##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_ENCODERS
		4.2::Critical Path Report for CLOCK_PWM
		4.3::Critical Path Report for CLOCK_PWM_BLINK
		4.4::Critical Path Report for CLOCK_UART
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for SD_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_BLINK:R)
		5.6::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.7::Critical Path Report for (SD_Clock_1:R vs. SD_Clock_1:R)
		5.8::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
		5.9::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
		5.10::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
		5.11::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
		5.12::Critical Path Report for (CLOCK_PWM_BLINK:R vs. CLOCK_PWM_BLINK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 22
Clock: ADC_Ext_CP_Clk                   | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)           | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                      | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)      | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_ENCODERS                   | Frequency: 35.70 MHz  | Target: 1.00 MHz    | 
Clock: CLOCK_PWM                        | Frequency: 64.69 MHz  | Target: 0.30 MHz    | 
Clock: CLOCK_PWM_BLINK                  | Frequency: 64.94 MHz  | Target: 0.00 MHz    | 
Clock: CLOCK_UART                       | Frequency: 43.33 MHz  | Target: 16.00 MHz   | 
Clock: CyBUS_CLK                        | Frequency: 54.80 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)        | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                        | N/A                   | Target: 48.00 MHz   | 
Clock: SD_Clock_1                       | Frequency: 52.51 MHz  | Target: 48.00 MHz   | 
Clock: SPI_IMU_IntClock                 | N/A                   | Target: 2.00 MHz    | 
Clock: SPI_IMU_IntClock(routed)         | N/A                   | Target: 2.00 MHz    | 
Clock: \ADC:DSM\/dec_clock              | N/A                   | Target: 100.00 MHz  | 
Clock: counter_cyc_clk                  | N/A                   | Target: 0.00 MHz    | 
Clock: counter_cyc_clk(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: timer_clock                      | N/A                   | Target: 1.00 MHz    | 
Clock: timer_clock(fixed-function)      | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_ENCODERS   CLOCK_ENCODERS   1e+006           974231      500000           485995      1e+006           983027      N/A              N/A         
CLOCK_PWM        CLOCK_PWM        3.33333e+006     3317875     N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_PWM_BLINK  CLOCK_PWM_BLINK  2e+009           1999984602  N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_UART       CLOCK_UART       62500            39422       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CLOCK_ENCODERS   20833.3          4344        20833.3          13706       N/A              N/A         N/A              N/A         
CyBUS_CLK        CLOCK_PWM_BLINK  20833.3          13018       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CLOCK_UART       20833.3          2586        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        20833.3          3522        N/A              N/A         N/A              N/A         N/A              N/A         
SD_Clock_1       SD_Clock_1       20833.3          1788        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
MISO(0)_PAD        22064         CyBUS_CLK:R       
\SD:miso0(0)_PAD\  16181         SD_Clock_1:R      


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase   
----------------------  ------------  -----------------  
CLK_ENCODER(0)_PAD      26397         CLOCK_ENCODERS:R   
CS0(0)_PAD              30409         CyBUS_CLK:R        
CS1(0)_PAD              30970         CyBUS_CLK:R        
CS2(0)_PAD              31006         CyBUS_CLK:R        
CS3(0)_PAD              31292         CyBUS_CLK:R        
CS_ENCODER0(0)_PAD      31418         CLOCK_ENCODERS:F   
CS_ENCODER0(0)_PAD      29999         CyBUS_CLK:R        
CS_ENCODER1(0)_PAD      32775         CLOCK_ENCODERS:F   
CS_ENCODER1(0)_PAD      31357         CyBUS_CLK:R        
CS_on_board_IMU(0)_PAD  32529         CyBUS_CLK:R        
LED_GREEN(0)_PAD        31279         CLOCK_PWM_BLINK:R  
LED_GREEN(0)_PAD        30830         CyBUS_CLK:R        
LED_RED(0)_PAD          31354         CLOCK_PWM_BLINK:R  
LED_RED(0)_PAD          30892         CyBUS_CLK:R        
MOSI(0)_PAD             33076         CyBUS_CLK:R        
MOTOR_1A(0)_PAD         25233         CLOCK_PWM:R        
MOTOR_1B(0)_PAD         33725         CLOCK_PWM:R        
MOTOR_2A(0)_PAD         23485         CLOCK_PWM:R        
MOTOR_2B(0)_PAD         30816         CLOCK_PWM:R        
MOTOR_EN_1(0)_PAD       29652         CyBUS_CLK:R        
MOTOR_EN_2(0)_PAD       31644         CyBUS_CLK:R        
RS485_TX(0)_PAD         31220         CLOCK_UART:R       
RS_485_EN(0)_PAD        24273         CLOCK_UART:R       
SCLK(0)_PAD             24216         CyBUS_CLK:R        
\SD:mosi0(0)_PAD\       34186         SD_Clock_1:R       
\SD:sclk0(0)_PAD\       23910         SD_Clock_1:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_ENCODERS
********************************************
Clock: CLOCK_ENCODERS
Frequency: 35.70 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 485995p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11905
-------------------------------------   ----- 
End-of-path arrival time (ps)           11905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell12  10655  11905  485995  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1


===================================================================== 
4.2::Critical Path Report for CLOCK_PWM
***************************************
Clock: CLOCK_PWM
Frequency: 64.69 MHz | Target: 0.30 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3317875p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2598   6098  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11228  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11228  3317875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_PWM_BLINK
*********************************************
Clock: CLOCK_PWM_BLINK
Frequency: 64.94 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2538   6038  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11168  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11168  1999984602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 43.33 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 39422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17718
-------------------------------------   ----- 
End-of-path arrival time (ps)           17718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_2  macrocell9   10192  11442  39422  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell9    3350  14792  39422  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2927  17718  39422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.80 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 2586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14737
-------------------------------------   ----- 
End-of-path arrival time (ps)           14737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell       1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell110   4174   5194   2586  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell110   3350   8544   2586  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell75    6194  14737   2586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SD_Clock_1
****************************************
Clock: SD_Clock_1
Frequency: 52.51 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 1788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15535
-------------------------------------   ----- 
End-of-path arrival time (ps)           15535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1      4587   9947   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell1      3350  13297   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell87     2238  15535   1788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell87         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -8480
------------------------------------------------   ----- 
End-of-path required time (ps)                     12353

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell96     1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   7581   8831   3522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 2586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14737
-------------------------------------   ----- 
End-of-path arrival time (ps)           14737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell       1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell110   4174   5194   2586  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell110   3350   8544   2586  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell75    6194  14737   2586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4344p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#48 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10299
-------------------------------------   ----- 
End-of-path arrival time (ps)           10299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell14       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell14    2050   2050   4344  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell31      2609   4659   4344  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell31      3350   8009   4344  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell11   2290  10299   4344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MISO_ENCODER(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 13706p

Capture Clock Arrival Time                                500000
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. CLOCK_ENCODERS:F#1)   -479167
- Setup time                                               -3500
------------------------------------------------------   ------- 
End-of-path required time (ps)                             17333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3627
-------------------------------------   ---- 
End-of-path arrival time (ps)           3627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MISO_ENCODER(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
MISO_ENCODER(0)_SYNC/out                           synccell         1020   1020  13706  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell12   2607   3627  13706  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_BLINK:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_0
Path End       : \BLINK_05HZ:PWMUDB:runmode_enable\/main_1
Capture Clock  : \BLINK_05HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 13018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_0    controlcell6   2050   2050  13018  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/main_1  macrocell105   2255   4305  13018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell105        0      0  RISE       1


5.6::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 39422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17718
-------------------------------------   ----- 
End-of-path arrival time (ps)           17718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_2  macrocell9   10192  11442  39422  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell9    3350  14792  39422  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2927  17718  39422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


5.7::Critical Path Report for (SD_Clock_1:R vs. SD_Clock_1:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 1788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15535
-------------------------------------   ----- 
End-of-path arrival time (ps)           15535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1      4587   9947   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell1      3350  13297   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell87     2238  15535   1788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell87         0      0  RISE       1


5.8::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3317875p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2598   6098  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11228  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11228  3317875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1


5.9::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
*********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 974231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19579
-------------------------------------   ----- 
End-of-path arrival time (ps)           19579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                           macrocell114     1250   1250  974231  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell34      8131   9381  974231  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell34      3350  12731  974231  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell11   6848  19579  974231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1


5.10::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 485995p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11905
-------------------------------------   ----- 
End-of-path arrival time (ps)           11905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell12  10655  11905  485995  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1


5.11::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
**********************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 983027p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        10963
-------------------------------------   ------ 
End-of-path arrival time (ps)           510963
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1210  501210  983027  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell14   9753  510963  983027  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell14      0  500000  FALL       1


5.12::Critical Path Report for (CLOCK_PWM_BLINK:R vs. CLOCK_PWM_BLINK:R)
************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2538   6038  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11168  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11168  1999984602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 1788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15535
-------------------------------------   ----- 
End-of-path arrival time (ps)           15535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell1      4587   9947   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell1      3350  13297   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell87     2238  15535   1788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2465p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14859
-------------------------------------   ----- 
End-of-path arrival time (ps)           14859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell6   5360   5360   1788  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell112    3268   8628   2465  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell112    3350  11978   2465  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell87     2881  14859   2465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_pre_reg\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 2586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14737
-------------------------------------   ----- 
End-of-path arrival time (ps)           14737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell       1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell110   4174   5194   2586  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell110   3350   8544   2586  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell75    6194  14737   2586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -8480
------------------------------------------------   ----- 
End-of-path required time (ps)                     12353

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell96     1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   7581   8831   3522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4012p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -2850
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13972
-------------------------------------   ----- 
End-of-path arrival time (ps)           13972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0   count7cell      1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/main_4  macrocell12     6043   7983   4012  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/q       macrocell12     3350  11333   4012  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   2639  13972   4012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 4230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -8480
------------------------------------------------   ----- 
End-of-path required time (ps)                     12353

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q            macrocell95     1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   6873   8123   4230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4344p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#48 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                             -6190
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10299
-------------------------------------   ----- 
End-of-path arrival time (ps)           10299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell14       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell14    2050   2050   4344  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell31      2609   4659   4344  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell31      3350   8009   4344  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell11   2290  10299   4344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 4827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell49   3991  12497   4827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell49         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_4/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 4827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_4/main_0  macrocell52   3991  12497   4827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell52         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_5/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 4827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_5/main_0  macrocell53   3991  12497   4827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell53         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_10/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 4827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                      macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1   macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q        macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_10/main_0  macrocell58   3991  12497   4827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell58         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 5045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -8480
------------------------------------------------   ----- 
End-of-path required time (ps)                     12353

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell94     1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   6059   7309   5045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_IMU:BSPIM:RxStsReg\/clock
Path slack     : 5350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14984
-------------------------------------   ----- 
End-of-path arrival time (ps)           14984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580   5350  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/main_5          macrocell21     5123   8703   5350  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/q               macrocell21     3350  12053   5350  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/status_6           statusicell6    2931  14984   5350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 5393p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell6   5360   5360   1788  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell86     6570  11930   5393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SD:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 5393p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell6   5360   5360   1788  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell89     6570  11930   5393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_3/main_2
Capture Clock  : Net_5190_3/clock_0
Path slack     : 5629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell40   1250   1250   4827  RISE       1
Net_5460/main_1    macrocell2    3697   4947   5629  RISE       1
Net_5460/q         macrocell2    3350   8297   5629  RISE       1
Net_5190_3/main_2  macrocell39   3397  11694   5629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_2/main_1
Capture Clock  : Net_5190_2/clock_0
Path slack     : 5629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell40   1250   1250   4827  RISE       1
Net_5460/main_1    macrocell2    3697   4947   5629  RISE       1
Net_5460/q         macrocell2    3350   8297   5629  RISE       1
Net_5190_2/main_1  macrocell40   3397  11694   5629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 5629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell40   1250   1250   4827  RISE       1
Net_5460/main_1    macrocell2    3697   4947   5629  RISE       1
Net_5460/q         macrocell2    3350   8297   5629  RISE       1
Net_5190_1/main_1  macrocell41   3397  11694   5629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 5629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell40   1250   1250   4827  RISE       1
Net_5460/main_1    macrocell2    3697   4947   5629  RISE       1
Net_5460/q         macrocell2    3350   8297   5629  RISE       1
Net_5190_0/main_1  macrocell42   3397  11694   5629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 5640p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14693
-------------------------------------   ----- 
End-of-path arrival time (ps)           14693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0   count7cell     1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/main_4  macrocell12    6043   7983   4012  RISE       1
\SD:SPI0:BSPIM:load_rx_data\/q       macrocell12    3350  11333   4012  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/status_3    statusicell3   3360  14693   5640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_6/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 5743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_6/main_0  macrocell54   3075  11581   5743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell54         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_7/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 5743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_7/main_0  macrocell55   3075  11581   5743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell55         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_9/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 5743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_9/main_0  macrocell57   3075  11581   5743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell57         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_11/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 5743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                      macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1   macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q        macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_11/main_0  macrocell59   3075  11581   5743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell59         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell48   3060  11565   5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell48         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell50   3060  11565   5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell50         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_3/main_0  macrocell51   3060  11565   5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell51         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_one_hot_8/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                     macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_is_active/main_1  macrocell3    3906   5156   4827  RISE       1
AMuxHw_Decoder_is_active/q       macrocell3    3350   8506   4827  RISE       1
AMuxHw_Decoder_one_hot_8/main_0  macrocell56   3060  11565   5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell56         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 6047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14286
-------------------------------------   ----- 
End-of-path arrival time (ps)           14286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   6047  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   5286  14286   6047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 6211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11112
-------------------------------------   ----- 
End-of-path arrival time (ps)           11112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580   6211  RISE       1
\SPI_IMU:BSPIM:state_2\/main_8              macrocell94     7532  11112   6211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 6211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11112
-------------------------------------   ----- 
End-of-path arrival time (ps)           11112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580   6211  RISE       1
\SPI_IMU:BSPIM:state_0\/main_3              macrocell96     7532  11112   6211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_8
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 6211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11112
-------------------------------------   ----- 
End-of-path arrival time (ps)           11112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580   6211  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_8          macrocell102    7532  11112   6211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5205/main_1
Capture Clock  : Net_5205/clock_0
Path slack     : 6405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10918
-------------------------------------   ----- 
End-of-path arrival time (ps)           10918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q     macrocell40   1250   1250   4827  RISE       1
Net_5460/main_1  macrocell2    3697   4947   5629  RISE       1
Net_5460/q       macrocell2    3350   8297   5629  RISE       1
Net_5205/main_1  macrocell43   2621  10918   6405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 6659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb   datapathcell7   5360   5360   6659  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_3  macrocell98     5304  10664   6659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 6659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10664
-------------------------------------   ----- 
End-of-path arrival time (ps)           10664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb        datapathcell7   5360   5360   6659  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/main_0  macrocell101    5304  10664   6659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell101        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SD:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 6673p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13661
-------------------------------------   ----- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell     1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:rx_status_6\/main_4  macrocell16    6043   7983   6673  RISE       1
\SD:SPI0:BSPIM:rx_status_6\/q       macrocell16    3350  11333   6673  RISE       1
\SD:SPI0:BSPIM:RxStsReg\/status_6   statusicell4   2328  13661   6673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 6705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10618
-------------------------------------   ----- 
End-of-path arrival time (ps)           10618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580   6211  RISE       1
\SPI_IMU:BSPIM:state_1\/main_8              macrocell95     7038  10618   6705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 7039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10285
-------------------------------------   ----- 
End-of-path arrival time (ps)           10285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_7    macrocell88   8345  10285   7039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 7084p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10240
-------------------------------------   ----- 
End-of-path arrival time (ps)           10240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q         macrocell83   1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_1  macrocell88   8990  10240   7084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 7808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q           macrocell83   1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell86   8266   9516   7808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 7808p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9516
-------------------------------------   ---- 
End-of-path arrival time (ps)           9516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q          macrocell83   1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_1  macrocell91   8266   9516   7808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 7816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4665  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_5    macrocell88   7567   9507   7816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_2
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 7869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell96   1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_2  macrocell99   8204   9454   7869  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 7896p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q            macrocell82     1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   5678   6928   7896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 7922p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q           macrocell82   1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell86   8151   9401   7922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 7922p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q          macrocell82   1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_0  macrocell91   8151   9401   7922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 8028p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell79   8275   9295   8028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 8028p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell81   8275   9295   8028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 8116p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4878  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_4    macrocell88   7267   9207   8116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 8118p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   5306  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_6    macrocell88   7265   9205   8118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 8148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q           macrocell84   1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell86   7925   9175   8148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 8148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q          macrocell84   1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_2  macrocell91   7925   9175   8148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 8238p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q            macrocell84     1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   5336   6586   8238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 8255p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9069
-------------------------------------   ---- 
End-of-path arrival time (ps)           9069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5464  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_3    macrocell88   7129   9069   8255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SD:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 8563p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q           macrocell83    1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:tx_status_0\/main_1  macrocell14    4907   6157   8563  RISE       1
\SD:SPI0:BSPIM:tx_status_0\/q       macrocell14    3350   9507   8563  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/status_0   statusicell3   2263  11770   8563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 8766p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q         macrocell82   1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_0  macrocell88   7307   8557   8766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SD:SPI0:BSPIM:BitCounter\/clock
Path slack     : 8786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -4060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       16773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:cnt_enable\/q       macrocell91   1250   1250   8786  RISE       1
\SD:SPI0:BSPIM:BitCounter\/enable  count7cell    6737   7987   8786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 8995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q            macrocell95   1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_1  macrocell99   7079   8329   8995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 9001p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8322
-------------------------------------   ---- 
End-of-path arrival time (ps)           8322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q         macrocell84   1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_2  macrocell88   7072   8322   9001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_3
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 9036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb    datapathcell7   5360   5360   6659  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_3  macrocell99     2927   8287   9036  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 9278p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580   9278  RISE       1
\SD:SPI0:BSPIM:state_2\/main_8              macrocell82     4465   8045   9278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 9278p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580   9278  RISE       1
\SD:SPI0:BSPIM:state_0\/main_8              macrocell84     4465   8045   9278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 9280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell94    1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/main_0  macrocell19    4145   5395   9280  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/q       macrocell19    3350   8745   9280  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_0   statusicell5   2308  11053   9280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 9294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell83   1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:state_2\/main_1  macrocell82   6780   8030   9294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 9294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell83   1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:state_0\/main_1  macrocell84   6780   8030   9294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 9340p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:state_1\/main_7      macrocell83   6043   7983   9340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 9340p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_7     macrocell90   6043   7983   9340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 9435p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020   9435  RISE       1
cy_srff_1/main_1              macrocell64   6869   7889   9435  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:Net_1\/main_0
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 9501p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q  macrocell82   1250   1250   4189  RISE       1
\SD:Net_1\/main_0          macrocell85   6572   7822   9501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SD:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9534p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q            macrocell83     1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   4039   5289   9534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 9752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10581
-------------------------------------   ----- 
End-of-path arrival time (ps)           10581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0    count7cell     1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:dpcounter_one\/main_4  macrocell18    2976   4916   9752  RISE       1
\SPI_IMU:BSPIM:dpcounter_one\/q       macrocell18    3350   8266   9752  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_3     statusicell5   2315  10581   9752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 9790p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell        1020   1020   2586  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   6554   7574   9790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 9895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q         macrocell95    1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_1  macrocell100   6178   7428   9895  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 9895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q        macrocell95    1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_1  macrocell104   6178   7428   9895  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:Net_1\/main_1
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 9987p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q  macrocell83   1250   1250   4362  RISE       1
\SD:Net_1\/main_1          macrocell85   6086   7336   9987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:load_rx_data\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2850
------------------------------------------------   ----- 
End-of-path required time (ps)                     17983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:load_rx_data\/q     macrocell93     1250   1250  10149  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load  datapathcell7   6584   7834  10149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 10298p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell80   6006   7026  10298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_1459/main_2
Capture Clock  : Net_1459/clock_0
Path slack     : 10450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell95   1250   1250   4230  RISE       1
Net_1459/main_2            macrocell60   5623   6873  10450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_3044/main_1
Capture Clock  : Net_3044/clock_0
Path slack     : 10450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell95   1250   1250   4230  RISE       1
Net_3044/main_1            macrocell97   5623   6873  10450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                            macrocell97         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 10455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4878  RISE       1
\SD:SPI0:BSPIM:state_2\/main_4      macrocell82   4928   6868  10455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4878  RISE       1
\SD:SPI0:BSPIM:state_0\/main_4      macrocell84   4928   6868  10455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 10575p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:state_2\/main_7      macrocell82   4808   6748  10575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_0
Path End       : \SD:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10575p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   3669  RISE       1
\SD:SPI0:BSPIM:state_0\/main_7      macrocell84   4808   6748  10575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_1459/main_1
Capture Clock  : Net_1459/clock_0
Path slack     : 10591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell94   1250   1250   5045  RISE       1
Net_1459/main_1            macrocell60   5482   6732  10591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_3044/main_0
Capture Clock  : Net_3044/clock_0
Path slack     : 10591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell94   1250   1250   5045  RISE       1
Net_3044/main_0            macrocell97   5482   6732  10591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                            macrocell97         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell94   1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_0  macrocell98   5452   6702  10621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 10624p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   5306  RISE       1
\SD:SPI0:BSPIM:state_2\/main_6      macrocell82   4759   6699  10624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10624p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   5306  RISE       1
\SD:SPI0:BSPIM:state_0\/main_6      macrocell84   4759   6699  10624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_8
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0   count7cell    1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_8  macrocell99   4753   6693  10630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 10742p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4665  RISE       1
\SD:SPI0:BSPIM:state_2\/main_5      macrocell82   4641   6581  10742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10742p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4665  RISE       1
\SD:SPI0:BSPIM:state_0\/main_5      macrocell84   4641   6581  10742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 10749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell84   1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:state_1\/main_2  macrocell83   5324   6574  10749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 10749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q        macrocell84   1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_2  macrocell90   5324   6574  10749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 10759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell48   5315   6565  10759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell48         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 10759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell50   5315   6565  10759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell50         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 10759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_3/main_3  macrocell51   5315   6565  10759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell51         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_8/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 10759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_8/main_3  macrocell56   5315   6565  10759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell56         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_4
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4   count7cell    1940   1940   9283  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_4  macrocell99   4605   6545  10778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:Net_1\/main_2
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 10780p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q  macrocell84   1250   1250   5438  RISE       1
\SD:Net_1\/main_2          macrocell85   5294   6544  10780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 10780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell48   5293   6543  10780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell48         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 10780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell50   5293   6543  10780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell50         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 10780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_3/main_1  macrocell51   5293   6543  10780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell51         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_8/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 10780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_8/main_1  macrocell56   5293   6543  10780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell56         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 10786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell96   1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:state_1\/main_2  macrocell95   5288   6538  10786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 10786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q          macrocell96    1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_2  macrocell103   5288   6538  10786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_7
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1   count7cell    1940   1940   9322  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_7  macrocell99   4592   6532  10792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q           macrocell96   1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_2  macrocell98   5282   6532  10792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 10805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell49   5268   6518  10805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_4/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 10805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_4/main_3  macrocell52   5268   6518  10805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_5/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 10805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_5/main_3  macrocell53   5268   6518  10805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell53         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_10/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 10805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q         macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_10/main_3  macrocell58   5268   6518  10805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell58         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 10831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell49   5242   6492  10831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell49         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_4/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 10831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_4/main_1  macrocell52   5242   6492  10831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell52         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_5/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 10831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_5/main_1  macrocell53   5242   6492  10831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell53         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_10/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 10831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q         macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_10/main_1  macrocell58   5242   6492  10831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell58         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 10890p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q       macrocell83   1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:state_1\/main_1  macrocell83   5184   6434  10890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 10890p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q        macrocell83   1250   1250   4362  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_1  macrocell90   5184   6434  10890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell94   1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_0  macrocell99   5133   6383  10940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_5
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell    1940   1940   9488  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_5  macrocell99   4403   6343  10981  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_6
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 10989p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2   count7cell    1940   1940   9493  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_6  macrocell99   4394   6334  10989  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SD:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11121p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:sR8:Dp:u0\/clock                            datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580   9278  RISE       1
\SD:SPI0:BSPIM:state_1\/main_8              macrocell83     2622   6202  11121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_1\/q
Path End       : \SD:Net_22\/main_1
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 11166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_1\/q  macrocell83   1250   1250   4362  RISE       1
\SD:Net_22\/main_1         macrocell92   4907   6157  11166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell92         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 11171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_1/main_4  macrocell49   4902   6152  11171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell49         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_4/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 11171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_4/main_4  macrocell52   4902   6152  11171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell52         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_5/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 11171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_5/main_4  macrocell53   4902   6152  11171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell53         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_10/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 11171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q         macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_10/main_4  macrocell58   4902   6152  11171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell58         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 11191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell71   5113   6133  11191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 11191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   2586  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell72   5113   6133  11191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_2836/main_0
Capture Clock  : Net_2836/clock_0
Path slack     : 11256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell       1020   1020  11256  RISE       1
Net_2836/main_0                 macrocell116   5047   6067  11256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2836/clock_0                                            macrocell116        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_6/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 11313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_6/main_3  macrocell54   4760   6010  11313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell54         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_7/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 11313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_7/main_3  macrocell55   4760   6010  11313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_9/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 11313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_9/main_3  macrocell57   4760   6010  11313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_11/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 11313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q         macrocell46   1250   1250   5811  RISE       1
AMuxHw_Decoder_one_hot_11/main_3  macrocell59   4760   6010  11313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell59         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_6/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 11337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_6/main_1  macrocell54   4737   5987  11337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell54         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_7/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 11337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_7/main_1  macrocell55   4737   5987  11337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell55         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_9/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 11337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q        macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_9/main_1  macrocell57   4737   5987  11337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell57         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_3/q
Path End       : AMuxHw_Decoder_one_hot_11/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 11337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_3/q         macrocell44   1250   1250   5825  RISE       1
AMuxHw_Decoder_one_hot_11/main_1  macrocell59   4737   5987  11337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell59         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 11454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell49   4620   5870  11454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell49         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_4/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_4/clock_0
Path slack     : 11454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_4/main_2  macrocell52   4620   5870  11454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_4/clock_0                            macrocell52         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_5/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_5/clock_0
Path slack     : 11454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_5/main_2  macrocell53   4620   5870  11454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_5/clock_0                            macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_10/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_10/clock_0
Path slack     : 11454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q         macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_10/main_2  macrocell58   4620   5870  11454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_10/clock_0                           macrocell58         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11516p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell82   1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:state_1\/main_0  macrocell83   4557   5807  11516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11516p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q        macrocell82   1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_0  macrocell90   4557   5807  11516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11533p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4878  RISE       1
\SD:SPI0:BSPIM:state_1\/main_4      macrocell83   3851   5791  11533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_3
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11533p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4878  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_4     macrocell90   3851   5791  11533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_4
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 11560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0   count7cell    1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_4  macrocell93   3824   5764  11560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 11560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell     1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_7    macrocell100   3824   5764  11560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11568p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   5306  RISE       1
\SD:SPI0:BSPIM:state_1\/main_6      macrocell83   3815   5755  11568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_1
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11568p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   5306  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_6     macrocell90   3815   5755  11568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11581p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell82   1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:state_2\/main_0  macrocell82   4493   5743  11581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11581p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q       macrocell82   1250   1250   4189  RISE       1
\SD:SPI0:BSPIM:state_0\/main_0  macrocell84   4493   5743  11581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5205/main_2
Capture Clock  : Net_5205/clock_0
Path slack     : 11619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell18   2050   2050  11619  RISE       1
Net_5205/main_2                    macrocell43     3654   5704  11619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_2836/main_1
Capture Clock  : Net_2836/clock_0
Path slack     : 11619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell18   2050   2050  11619  RISE       1
Net_2836/main_1                    macrocell116    3654   5704  11619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2836/clock_0                                            macrocell116        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_1459/main_3
Capture Clock  : Net_1459/clock_0
Path slack     : 11621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell96   1250   1250   3522  RISE       1
Net_1459/main_3            macrocell60   4453   5703  11621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_3044/main_2
Capture Clock  : Net_3044/clock_0
Path slack     : 11621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell96   1250   1250   3522  RISE       1
Net_3044/main_2            macrocell97   4453   5703  11621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                            macrocell97         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11646p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4665  RISE       1
\SD:SPI0:BSPIM:state_1\/main_5      macrocell83   3737   5677  11646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_2
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 11646p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4665  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_5     macrocell90   3737   5677  11646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 11675p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5464  RISE       1
\SD:SPI0:BSPIM:state_2\/main_3      macrocell82   3708   5648  11675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11675p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5464  RISE       1
\SD:SPI0:BSPIM:state_0\/main_3      macrocell84   3708   5648  11675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 11685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940   9283  RISE       1
\SPI_IMU:BSPIM:state_1\/main_3      macrocell95   3698   5638  11685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 11685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell     1940   1940   9283  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_3   macrocell103   3698   5638  11685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_0
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 11699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4   count7cell    1940   1940   9283  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_0  macrocell93   3685   5625  11699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 11699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell     1940   1940   9283  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_3    macrocell100   3685   5625  11699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 11707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940   9322  RISE       1
\SPI_IMU:BSPIM:state_1\/main_6      macrocell95   3676   5616  11707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 11707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell     1940   1940   9322  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_6   macrocell103   3676   5616  11707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_3
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 11715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1   count7cell    1940   1940   9322  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_3  macrocell93   3668   5608  11715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 11715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell     1940   1940   9322  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_6    macrocell100   3668   5608  11715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 11718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q         macrocell94    1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_0  macrocell100   4355   5605  11718  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 11718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q        macrocell94    1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_0  macrocell104   4355   5605  11718  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 11742p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell42   1250   1250   5320  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell47   4331   5581  11742  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_3/q
Path End       : AMuxHw_Decoder_old_id_3/main_0
Capture Clock  : AMuxHw_Decoder_old_id_3/clock_0
Path slack     : 11746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_3/q                    macrocell39   1250   1250   5339  RISE       1
AMuxHw_Decoder_old_id_3/main_0  macrocell44   4327   5577  11746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_3/clock_0                             macrocell44         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 11756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell94   1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:state_1\/main_0  macrocell95   4318   5568  11756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 11756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q          macrocell94    1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_0  macrocell103   4318   5568  11756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_3/main_0
Capture Clock  : Net_5190_3/clock_0
Path slack     : 11772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_3/main_0               macrocell39   4531   5551  11772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_2/main_0
Capture Clock  : Net_5190_2/clock_0
Path slack     : 11772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_2/main_0               macrocell40   4531   5551  11772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 11772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_1/main_0               macrocell41   4531   5551  11772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 11772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_0/main_0               macrocell42   4531   5551  11772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 11824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:state_1\/main_7      macrocell95   3559   5499  11824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 11824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell     1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_7   macrocell103   3559   5499  11824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 11878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940   9493  RISE       1
\SPI_IMU:BSPIM:state_1\/main_5      macrocell95   3505   5445  11878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 11878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell     1940   1940   9493  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_5   macrocell103   3505   5445  11878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 11880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940   9488  RISE       1
\SPI_IMU:BSPIM:state_1\/main_4      macrocell95   3504   5444  11880  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 11880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell     1940   1940   9488  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_4   macrocell103   3504   5444  11880  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:Net_22\/main_2
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 11891p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q  macrocell84   1250   1250   5438  RISE       1
\SD:Net_22\/main_2         macrocell92   4182   5432  11891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell92         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 11901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell41   1250   1250   5163  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell46   4172   5422  11901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell46         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_1
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 11906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell    1940   1940   9488  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_1  macrocell93   3477   5417  11906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 11906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell     1940   1940   9488  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_4    macrocell100   3477   5417  11906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_2
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 11910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2   count7cell    1940   1940   9493  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_2  macrocell93   3473   5413  11910  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 11910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell     1940   1940   9493  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_5    macrocell100   3473   5413  11910  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 11928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell94   1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:state_2\/main_0  macrocell94   4145   5395  11928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 11928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell94   1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:state_0\/main_0  macrocell96   4145   5395  11928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_0
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 11928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell94    1250   1250   5045  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_0  macrocell102   4145   5395  11928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_6/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 12087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_6/main_4  macrocell54   3986   5236  12087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell54         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_7/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 12087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_7/main_4  macrocell55   3986   5236  12087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell55         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_9/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 12087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_9/main_4  macrocell57   3986   5236  12087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell57         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_11/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 12087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q         macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_11/main_4  macrocell59   3986   5236  12087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell59         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_0/main_4  macrocell48   3967   5217  12107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell48         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_2/main_4  macrocell50   3967   5217  12107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell50         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_3/main_4  macrocell51   3967   5217  12107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell51         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_8/main_4
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 12107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell47   1250   1250   5823  RISE       1
AMuxHw_Decoder_one_hot_8/main_4  macrocell56   3967   5217  12107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell56         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : AMuxHw_Decoder_old_id_2/main_0
Capture Clock  : AMuxHw_Decoder_old_id_2/clock_0
Path slack     : 12154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q                    macrocell40   1250   1250   4827  RISE       1
AMuxHw_Decoder_old_id_2/main_0  macrocell45   3919   5169  12154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_IMU:BSPIM:BitCounter\/clock
Path slack     : 12188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -4060
------------------------------------------------   ----- 
End-of-path required time (ps)                     16773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell103   1250   1250  12188  RISE       1
\SPI_IMU:BSPIM:BitCounter\/enable  count7cell     3336   4586  12188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 12196p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell64   1250   1250  12196  RISE       1
cy_srff_1/main_0  macrocell64   3877   5127  12196  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 12227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q         macrocell96    1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_2  macrocell100   3846   5096  12227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 12227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q        macrocell96    1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_2  macrocell104   3846   5096  12227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_2\/q
Path End       : \SD:Net_22\/main_0
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 12250p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_2\/q  macrocell82   1250   1250   4189  RISE       1
\SD:Net_22\/main_0         macrocell92   3824   5074  12250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell92         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:state_1\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 12264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell      1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:state_1\/clk_en     macrocell95   5449   6469  12264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:cnt_enable\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 12264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell       1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clk_en  macrocell103   5449   6469  12264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 12267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out   synccell      1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clk_en  macrocell98   5446   6466  12267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:mosi_from_dp_reg\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 12267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out        synccell       1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clk_en  macrocell101   5446   6466  12267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell101        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2836/q
Path End       : Net_2836/main_2
Capture Clock  : Net_2836/clock_0
Path slack     : 12292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2836/clock_0                                            macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_2836/q       macrocell116   1250   1250  12292  RISE       1
Net_2836/main_2  macrocell116   3781   5031  12292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2836/clock_0                                            macrocell116        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:Net_22\/q
Path End       : \SD:Net_22\/main_3
Capture Clock  : \SD:Net_22\/clock_0
Path slack     : 12296p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell92         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
\SD:Net_22\/q       macrocell92   1250   1250  12296  RISE       1
\SD:Net_22\/main_3  macrocell92   3777   5027  12296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_22\/clock_0                                        macrocell92         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 12298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell95   1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:state_2\/main_1  macrocell94   3775   5025  12298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 12298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell95   1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:state_0\/main_1  macrocell96   3775   5025  12298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_1
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 12298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q           macrocell95    1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_1  macrocell102   3775   5025  12298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 12349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  12349  RISE       1
cy_srff_1/main_2                    macrocell64    2924   4974  12349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_6/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_6/clock_0
Path slack     : 12368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_6/main_2  macrocell54   3705   4955  12368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_6/clock_0                            macrocell54         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_7/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_7/clock_0
Path slack     : 12368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_7/main_2  macrocell55   3705   4955  12368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_7/clock_0                            macrocell55         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_9/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_9/clock_0
Path slack     : 12368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_9/main_2  macrocell57   3705   4955  12368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_9/clock_0                            macrocell57         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_11/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_11/clock_0
Path slack     : 12368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q         macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_11/main_2  macrocell59   3705   4955  12368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_11/clock_0                           macrocell59         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell48   3701   4951  12372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell48         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell50   3701   4951  12372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell50         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_3/main_2  macrocell51   3701   4951  12372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell51         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_2/q
Path End       : AMuxHw_Decoder_one_hot_8/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_8/clock_0
Path slack     : 12372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_2/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_2/q        macrocell45   1250   1250   5805  RISE       1
AMuxHw_Decoder_one_hot_8/main_2  macrocell56   3701   4951  12372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_8/clock_0                            macrocell56         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12386p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell90   1250   1250   6820  RISE       1
\SD:SPI0:BSPIM:state_2\/main_9  macrocell82   3688   4938  12386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12386p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell90   1250   1250   6820  RISE       1
\SD:SPI0:BSPIM:state_0\/main_9  macrocell84   3688   4938  12386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12421p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell84   1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:state_2\/main_2  macrocell82   3653   4903  12421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:state_0\/q
Path End       : \SD:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SD:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12421p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:state_0\/q       macrocell84   1250   1250   5438  RISE       1
\SD:SPI0:BSPIM:state_0\/main_2  macrocell84   3653   4903  12421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_0\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 12423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:state_2\/main_7      macrocell94   2961   4901  12423  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_7
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 12423p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell     1940   1940   9137  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_7  macrocell102   2961   4901  12423  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 12538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell96   1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:state_2\/main_2  macrocell94   3536   4786  12538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 12538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell96   1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:state_0\/main_2  macrocell96   3536   4786  12538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_2
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 12538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_0\/q           macrocell96    1250   1250   3522  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_2  macrocell102   3536   4786  12538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 12571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940   9283  RISE       1
\SPI_IMU:BSPIM:state_2\/main_3      macrocell94   2813   4753  12571  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_3
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 12571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell     1940   1940   9283  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_3  macrocell102   2813   4753  12571  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12576p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5464  RISE       1
\SD:SPI0:BSPIM:state_1\/main_3      macrocell83   2807   4747  12576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:BitCounter\/count_4
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12576p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   5464  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_3     macrocell90   2807   4747  12576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 12588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940   9322  RISE       1
\SPI_IMU:BSPIM:state_2\/main_6      macrocell94   2795   4735  12588  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_6
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 12588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell     1940   1940   9322  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_6  macrocell102   2795   4735  12588  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_3/clk_en
Capture Clock  : Net_5190_3/clock_0
Path slack     : 12595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_3/clk_en               macrocell39   5118   6138  12595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_2/clk_en
Capture Clock  : Net_5190_2/clock_0
Path slack     : 12595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_2/clk_en               macrocell40   5118   6138  12595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 12595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_1/clk_en               macrocell41   5118   6138  12595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 12595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  11256  RISE       1
Net_5190_0/clk_en               macrocell42   5118   6138  12595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:cnt_enable\/q
Path End       : \SD:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SD:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 12661p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:cnt_enable\/q       macrocell91   1250   1250   8786  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/main_3  macrocell91   3412   4662  12661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:cnt_enable\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:ld_ident\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_10
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 12686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:ld_ident\/q            macrocell104   1250   1250  12686  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_10  macrocell99    3387   4637  12686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 12768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940   9493  RISE       1
\SPI_IMU:BSPIM:state_2\/main_5      macrocell94   2615   4555  12768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_5
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 12768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell     1940   1940   9493  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_5  macrocell102   2615   4555  12768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 12773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940   9488  RISE       1
\SPI_IMU:BSPIM:state_2\/main_4      macrocell94   2610   4550  12773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_4
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 12773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell     1940   1940   9488  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_4  macrocell102   2610   4550  12773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_9
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 12910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q   macrocell102   1250   1250  12910  RISE       1
\SPI_IMU:BSPIM:state_1\/main_9  macrocell95    3163   4413  12910  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 12910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q      macrocell102   1250   1250  12910  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_8  macrocell103   3163   4413  12910  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_0
Path End       : \BLINK_05HZ:PWMUDB:runmode_enable\/main_1
Capture Clock  : \BLINK_05HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 13018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_0    controlcell6   2050   2050  13018  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/main_1  macrocell105   2255   4305  13018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_1
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 13025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4298
-------------------------------------   ---- 
End-of-path arrival time (ps)           4298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_1    controlcell6   2050   2050  13025  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_0  macrocell107   2248   4298  13025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q           macrocell95   1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_1  macrocell98   2993   4243  13080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 13092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell95   1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:state_1\/main_1  macrocell95   2981   4231  13092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 13092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                             macrocell95         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:state_1\/q          macrocell95    1250   1250   4230  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_1  macrocell103   2981   4231  13092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_3/main_3
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell40   1250   1250   4827  RISE       1
Net_5190_3/main_3  macrocell39   2957   4207  13116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_2/q
Path End       : Net_5190_2/main_2
Capture Clock  : Net_5190_2/clock_0
Path slack     : 13116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_2/q       macrocell40   1250   1250   4827  RISE       1
Net_5190_2/main_2  macrocell40   2957   4207  13116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3044/q
Path End       : Net_3044/main_3
Capture Clock  : Net_3044/clock_0
Path slack     : 13157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                            macrocell97         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3044/q       macrocell97   1250   1250  13157  RISE       1
Net_3044/main_3  macrocell97   2916   4166  13157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                            macrocell97         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SD:SPI0:BSPIM:state_1\/clock_0
Path slack     : 13280p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q      macrocell90   1250   1250   6820  RISE       1
\SD:SPI0:BSPIM:state_1\/main_9  macrocell83   2793   4043  13280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:state_1\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:ld_ident\/q
Path End       : \SD:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SD:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 13280p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:ld_ident\/q       macrocell90   1250   1250   6820  RISE       1
\SD:SPI0:BSPIM:ld_ident\/main_8  macrocell90   2793   4043  13280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:ld_ident\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:TxStsReg\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 13299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell       1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clk_en    statusicell5   4414   5434  13299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:state_2\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 13299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell      1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:state_2\/clk_en     macrocell94   4414   5434  13299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:state_0\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 13299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell      1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:state_0\/clk_en     macrocell96   4414   5434  13299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                             macrocell96         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:is_spi_done\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 13299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out   synccell       1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clk_en  macrocell102   4414   5434  13299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:BitCounter\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:BitCounter\/clock
Path slack     : 13303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell      1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clk_en  count7cell    4411   5431  13303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_3/main_4
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3907
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell41   1250   1250   5163  RISE       1
Net_5190_3/main_4  macrocell39   2657   3907  13416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_2/main_3
Capture Clock  : Net_5190_2/clock_0
Path slack     : 13416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3907
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell41   1250   1250   5163  RISE       1
Net_5190_2/main_3  macrocell40   2657   3907  13416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3907
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell41   1250   1250   5163  RISE       1
Net_5190_1/main_2  macrocell41   2657   3907  13416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_3/q
Path End       : Net_5190_3/main_1
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_3/q       macrocell39   1250   1250   5339  RISE       1
Net_5190_3/main_1  macrocell39   2635   3885  13438  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_3/main_5
Capture Clock  : Net_5190_3/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell42   1250   1250   5320  RISE       1
Net_5190_3/main_5  macrocell39   2632   3882  13442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_3/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_2/main_4
Capture Clock  : Net_5190_2/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell42   1250   1250   5320  RISE       1
Net_5190_2/main_4  macrocell40   2632   3882  13442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_2/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_3
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell42   1250   1250   5320  RISE       1
Net_5190_1/main_3  macrocell41   2632   3882  13442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell41         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell42   1250   1250   5320  RISE       1
Net_5190_0/main_2  macrocell42   2632   3882  13442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell42         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:ld_ident\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 13447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                            macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:ld_ident\/q       macrocell104   1250   1250  12686  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_3  macrocell104   2626   3876  13447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_9
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 13525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell103   1250   1250  12188  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_9  macrocell103   2548   3798  13525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_hs_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:mosi_hs_reg\/q       macrocell98   1250   1250  13541  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_4  macrocell98   2532   3782  13541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MISO_ENCODER(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 13706p

Capture Clock Arrival Time                                500000
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. CLOCK_ENCODERS:F#1)   -479167
- Setup time                                               -3500
------------------------------------------------------   ------- 
End-of-path required time (ps)                             17333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3627
-------------------------------------   ---- 
End-of-path arrival time (ps)           3627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MISO_ENCODER(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
MISO_ENCODER(0)_SYNC/out                           synccell         1020   1020  13706  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell12   2607   3627  13706  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13752p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell89   1250   1250  13752  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell86   2321   3571  13752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:load_cond\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 13763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:load_cond\/q       macrocell100   1250   1250  13763  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_8  macrocell100   2310   3560  13763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_pre_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_9
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 13768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:mosi_pre_reg\/q       macrocell99   1250   1250  13768  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_9  macrocell99   2305   3555  13768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5205/q
Path End       : Net_5205/main_0
Capture Clock  : Net_5205/clock_0
Path slack     : 13772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5205/q       macrocell43   1250   1250  13772  RISE       1
Net_5205/main_0  macrocell43   2302   3552  13772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5205/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1459/q
Path End       : Net_1459/main_0
Capture Clock  : Net_1459/clock_0
Path slack     : 13772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                            macrocell60         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1459/q       macrocell60   1250   1250  13772  RISE       1
Net_1459/main_0  macrocell60   2301   3551  13772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:Net_1\/q
Path End       : \SD:Net_1\/main_3
Capture Clock  : \SD:Net_1\/clock_0
Path slack     : 13775p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
\SD:Net_1\/q       macrocell85   1250   1250  13775  RISE       1
\SD:Net_1\/main_3  macrocell85   2299   3549  13775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:Net_1\/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \SD:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SD:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:mosi_hs_reg\/q       macrocell86   1250   1250  13776  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell86   2298   3548  13776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:mosi_hs_reg\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_9
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 13790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q   macrocell102   1250   1250  12910  RISE       1
\SPI_IMU:BSPIM:state_2\/main_9  macrocell94    2284   3534  13790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_9
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 13790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q       macrocell102   1250   1250  12910  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_9  macrocell102   2284   3534  13790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:BSPIM:mosi_from_dp_reg\/q  macrocell101   1250   1250  13832  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_5  macrocell98    2242   3492  13832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SD:SPI0:BSPIM:load_cond\/q
Path End       : \SD:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SD:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 13841p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (SD_Clock_1:R#1 vs. SD_Clock_1:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SD:SPI0:BSPIM:load_cond\/q       macrocell88   1250   1250  13841  RISE       1
\SD:SPI0:BSPIM:load_cond\/main_8  macrocell88   2232   3482  13841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SD:SPI0:BSPIM:load_cond\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : Net_1459/clk_en
Capture Clock  : Net_1459/clock_0
Path slack     : 14368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell      1020   1020  12264  RISE       1
Net_1459/clk_en                    macrocell60   3346   4366  14368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                            macrocell60         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:load_rx_data\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 14368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out    synccell      1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clk_en  macrocell93   3346   4366  14368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : Net_3044/clk_en
Capture Clock  : Net_3044/clock_0
Path slack     : 14368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell      1020   1020  12264  RISE       1
Net_3044/clk_en                    macrocell97   3346   4366  14368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3044/clock_0                                            macrocell97         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:load_cond\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 14368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell       1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:load_cond\/clk_en   macrocell100   3346   4366  14368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:ld_ident\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 14368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell       1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clk_en    macrocell104   3346   4366  14368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                            macrocell104        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:RxStsReg\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:RxStsReg\/clock
Path slack     : 14371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell       1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clk_en    statusicell6   3343   4363  14371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 14494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out  synccell        1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clk_en   datapathcell7   3219   4239  14494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:Net_276_local__SYNC\/out
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/clk_en
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 15426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3308
-------------------------------------   ---- 
End-of-path arrival time (ps)           3308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:Net_276_local__SYNC\/clock                         synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_IMU:Net_276_local__SYNC\/out    synccell      1020   1020  12264  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clk_en  macrocell99   2288   3308  15426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 16188p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#48 vs. CLOCK_ENCODERS:R#2)   20833
- Recovery time                                              0
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell14       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0       controlcell14   2050   2050   4344  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset  statusicell7    2595   4645  16188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 39422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17718
-------------------------------------   ----- 
End-of-path arrival time (ps)           17718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_2  macrocell9   10192  11442  39422  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell9    3350  14792  39422  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2927  17718  39422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 45491p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell76     1250   1250  40253  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   9749  10999  45491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 45508p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16492
-------------------------------------   ----- 
End-of-path arrival time (ps)           16492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  45508  RISE       1
\UART_RS485:BUART:tx_status_0\/main_3                 macrocell7      3428   7008  45508  RISE       1
\UART_RS485:BUART:tx_status_0\/q                      macrocell7      3350  10358  45508  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0                 statusicell1    6134  16492  45508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 45572p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6190
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell67     1250   1250  45572  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell6      3830   5080  45572  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell6      3350   8430  45572  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2308  10738  45572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 45810p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16190
-------------------------------------   ----- 
End-of-path arrival time (ps)           16190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  45810  RISE       1
\UART_RS485:BUART:rx_status_4\/main_1                 macrocell10     3666   7246  45810  RISE       1
\UART_RS485:BUART:rx_status_4\/q                      macrocell10     3350  10596  45810  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4                 statusicell2    5594  16190  45810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 47148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11842
-------------------------------------   ----- 
End-of-path arrival time (ps)           11842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell74  10592  11842  47148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 47148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11842
-------------------------------------   ----- 
End-of-path arrival time (ps)           11842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell80  10592  11842  47148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 47548p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11442
-------------------------------------   ----- 
End-of-path arrival time (ps)           11442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell75  10192  11442  47548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 47548p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11442
-------------------------------------   ----- 
End-of-path arrival time (ps)           11442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell77  10192  11442  47548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell77         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 48011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell74   9729  10979  48011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 48011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell80   9729  10979  48011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 48046p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell71   9694  10944  48046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 48046p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell72   9694  10944  48046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 48046p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell78   9694  10944  48046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 49041p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9949
-------------------------------------   ---- 
End-of-path arrival time (ps)           9949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell79   8699   9949  49041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 49078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell71   8662   9912  49078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 49078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell72   8662   9912  49078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 49078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell78   8662   9912  49078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 49673p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell75   8067   9317  49673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 49673p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell77   8067   9317  49673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell77         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  40133  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell73   7373   9313  49677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 49702p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell79   8038   9288  49702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9276
-------------------------------------   ---- 
End-of-path arrival time (ps)           9276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell73   8026   9276  49714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9258
-------------------------------------   ---- 
End-of-path arrival time (ps)           9258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  40133  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell74   7318   9258  49732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 49732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9258
-------------------------------------   ---- 
End-of-path arrival time (ps)           9258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  40133  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell80   7318   9258  49732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  40212  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell73   7294   9234  49756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9229
-------------------------------------   ---- 
End-of-path arrival time (ps)           9229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  40218  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell73   7289   9229  49761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell73   7943   9193  49797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49815p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  40212  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell74   7235   9175  49815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 49815p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  40212  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell80   7235   9175  49815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  40218  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell74   7233   9173  49817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 49817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  40218  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell80   7233   9173  49817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49846p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9144
-------------------------------------   ---- 
End-of-path arrival time (ps)           9144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  40309  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell74   7204   9144  49846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 49846p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9144
-------------------------------------   ---- 
End-of-path arrival time (ps)           9144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  40309  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell80   7204   9144  49846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 49853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9137
-------------------------------------   ---- 
End-of-path arrival time (ps)           9137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  40309  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell73   7197   9137  49853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 49872p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9118
-------------------------------------   ---- 
End-of-path arrival time (ps)           9118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell75   7868   9118  49872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 49872p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9118
-------------------------------------   ---- 
End-of-path arrival time (ps)           9118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell77   7868   9118  49872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell77         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 49887p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9103
-------------------------------------   ---- 
End-of-path arrival time (ps)           9103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell79   7853   9103  49887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 49909p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell72     1250   1250  41546  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   5331   6581  49909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 50196p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell71   7544   8794  50196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50196p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell72   7544   8794  50196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50196p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell78   7544   8794  50196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 50438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell67     1250   1250  45572  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   4802   6052  50438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50444p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  40133  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell72   6606   8546  50444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50444p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  40133  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell78   6606   8546  50444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50526p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  40212  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell72   6524   8464  50526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50526p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  40212  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell78   6524   8464  50526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50530p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  40218  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell72   6520   8460  50530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50530p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  40218  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell78   6520   8460  50530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50748p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  40309  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell72   6302   8242  50748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50748p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  40309  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell78   6302   8242  50748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 50837p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell71     1250   1250  41745  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   4403   5653  50837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 50952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell74   6788   8038  50952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 50952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell80   6788   8038  50952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 51025p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7965
-------------------------------------   ---- 
End-of-path arrival time (ps)           7965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell79   6715   7965  51025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 51078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7912
-------------------------------------   ---- 
End-of-path arrival time (ps)           7912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell74   1250   1250  39422  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell73   6662   7912  51078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51398p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  45508  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell67     4012   7592  51398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell74   6269   7519  51471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell80   6269   7519  51471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 51684p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  51684  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell65     2936   7306  51684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 51855p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell79   5885   7135  51855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 52093p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  40253  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell75   5647   6897  52093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52176p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell66     1250   1250  46345  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   3064   4314  52176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52699p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell73   5041   6291  52699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52860p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell73     1250   1250  48634  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   5260   6510  52860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 53021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  47191  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   3279   3469  53021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 53096p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell75   4644   5894  53096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 53096p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell75   1250   1250  40171  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell77   4644   5894  53096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell77         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell73   4563   5813  53177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53356p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell74   4384   5634  53356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53356p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell80   4384   5634  53356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 53490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell67   1250   1250  45572  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell66   4250   5500  53490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 53490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell67   1250   1250  45572  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell68   4250   5500  53490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 53490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell67   1250   1250  45572  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell70   4250   5500  53490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 53602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell79    1250   1250  53602  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell2   7148   8398  53602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell71   4132   5382  53608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell72   4132   5382  53608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53608p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell71   1250   1250  41745  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell78   4132   5382  53608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 53670p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell67   1250   1250  45572  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell65   4070   5320  53670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_6020/main_1
Capture Clock  : Net_6020/clock_0
Path slack     : 53670p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell67   1250   1250  45572  RISE       1
Net_6020/main_1                  macrocell69   4070   5320  53670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 53754p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell66   1250   1250  46345  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell65   3986   5236  53754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_6020/main_0
Capture Clock  : Net_6020/clock_0
Path slack     : 53754p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell66   1250   1250  46345  RISE       1
Net_6020/main_0                  macrocell69   3986   5236  53754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 53910p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell67   1250   1250  45572  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell67   3830   5080  53910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53987p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell71   3753   5003  53987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53987p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell72   3753   5003  53987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53987p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell72   1250   1250  41546  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell78   3753   5003  53987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54000p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell68   1250   1250  46590  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell65   3740   4990  54000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_6020/main_2
Capture Clock  : Net_6020/clock_0
Path slack     : 54000p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell68   1250   1250  46590  RISE       1
Net_6020/main_2                  macrocell69   3740   4990  54000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54045p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell70   1250   1250  54045  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell65   3695   4945  54045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  54111  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell76   2939   4879  54111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54113p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  54113  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell76   2937   4877  54113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54115p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  54115  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell76   2935   4875  54115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell76         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell80   1250   1250  43885  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell71   3422   4672  54318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell80   1250   1250  43885  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell72   3422   4672  54318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell80   1250   1250  43885  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell78   3422   4672  54318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell66   1250   1250  46345  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell67   3057   4307  54683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 54805p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell66   1250   1250  46345  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell66   2935   4185  54805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54805p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell66   1250   1250  46345  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell68   2935   4185  54805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54805p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell66   1250   1250  46345  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell70   2935   4185  54805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54928p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell68   1250   1250  46590  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell67   2812   4062  54928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 54942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell68   1250   1250  46590  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell66   2798   4048  54942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell68   1250   1250  46590  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell68   2798   4048  54942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell68   1250   1250  46590  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell70   2798   4048  54942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 54962p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell70   1250   1250  54045  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell66   2778   4028  54962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54962p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell70   1250   1250  54045  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell68   2778   4028  54962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell70   1250   1250  54045  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell67   2770   4020  54970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55102p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell80   1250   1250  43885  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell80   2638   3888  55102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55373p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3617
-------------------------------------   ---- 
End-of-path arrival time (ps)           3617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  55373  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell65     3427   3617  55373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55442p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell65   1250   1250  55442  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell65   2298   3548  55442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell65         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  47191  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell66     3295   3485  55505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  47191  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell68     3295   3485  55505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 55505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  47191  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell70     3295   3485  55505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  47191  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell67     3271   3461  55529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 56151p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2839
-------------------------------------   ---- 
End-of-path arrival time (ps)           2839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  55373  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell66     2649   2839  56151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 56151p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2839
-------------------------------------   ---- 
End-of-path arrival time (ps)           2839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  55373  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell68     2649   2839  56151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 57843p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell78    1250   1250  57843  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell2   2907   4157  57843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 485995p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11905
-------------------------------------   ----- 
End-of-path arrival time (ps)           11905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell12  10655  11905  485995  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 486563p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11337
-------------------------------------   ----- 
End-of-path arrival time (ps)           11337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell13  10087  11337  486563  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell13      0  500000  FALL       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 487472p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell15   9178  10428  487472  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell15      0  500000  FALL       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 488040p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9860
-------------------------------------   ---- 
End-of-path arrival time (ps)           9860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell14   8610   9860  488040  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell14      0  500000  FALL       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 488096p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                                   macrocell114    1250   1250  485995  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell13   8554   9804  488096  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell13       0  500000  FALL       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 488096p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                          macrocell114    1250   1250  485995  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/clk_en  statusicell10   8554   9804  488096  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell10       0  500000  FALL       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 488096p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell23   8554   9804  488096  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell23      0  500000  FALL       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 488450p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9450
-------------------------------------   ---- 
End-of-path arrival time (ps)           9450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell16   8200   9450  488450  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell16      0  500000  FALL       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 488625p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell22   8025   9275  488625  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell22      0  500000  FALL       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 489277p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8623
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_3376/q                          macrocell114   1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/clk_en  statusicell8   7373   8623  489277  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell8        0  500000  FALL       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 489277p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8623
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                                   macrocell114    1250   1250  485995  RISE       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell12   7373   8623  489277  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  500000  FALL       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 489378p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell20   7272   8522  489378  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell20      0  500000  FALL       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 489817p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3376/q                                   macrocell114    1250   1250  485995  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell11   6833   8083  489817  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  500000  FALL       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 489817p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_3376/q                          macrocell114   1250   1250  485995  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/clk_en  statusicell9   6833   8083  489817  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell9        0  500000  FALL       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 489928p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell21   6722   7972  489928  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell21      0  500000  FALL       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 491602p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell18   5048   6298  491602  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell18      0  500000  FALL       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:prevCompare\/q
Path End       : Net_3426/main_1
Capture Clock  : Net_3426/clock_0
Path slack     : 491605p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:prevCompare\/q  macrocell111   1250   1250  491605  RISE       1
Net_3426/main_1                         macrocell115   3635   4885  491605  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 492450p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell19   4200   5450  492450  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell19      0  500000  FALL       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:overflow_reg_i\/q
Path End       : Net_3426/main_0
Capture Clock  : Net_3426/clock_0
Path slack     : 492472p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell109        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:overflow_reg_i\/q  macrocell109   1250   1250  492472  RISE       1
Net_3426/main_0                            macrocell115   2768   4018  492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 492529p

Capture Clock Arrival Time                                   500000
+ Clock path delay                                                0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)        0
- Setup time                                                  -2100
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               497900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                       macrocell114     1250   1250  485995  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell17   4121   5371  492529  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell17      0  500000  FALL       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 974231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19579
-------------------------------------   ----- 
End-of-path arrival time (ps)           19579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_3376/q                                           macrocell114     1250   1250  974231  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell34      8131   9381  974231  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell34      3350  12731  974231  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell11   6848  19579  974231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 983027p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        10963
-------------------------------------   ------ 
End-of-path arrival time (ps)           510963
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1210  501210  983027  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell14   9753  510963  983027  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell14      0  500000  FALL       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 983587p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        10403
-------------------------------------   ------ 
End-of-path arrival time (ps)           510403
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1210  501210  983027  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell15   9193  510403  983587  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell15      0  500000  FALL       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 983660p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                        12840
-------------------------------------   ------ 
End-of-path arrival time (ps)           512840
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell15      0  500000  FALL       1

Data path
pin name                                           model name      delay      AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/so_comb   datapathcell15   5160  505160  983660  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell16   7680  512840  983660  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell16      0  500000  FALL       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 984385p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9605
-------------------------------------   ------ 
End-of-path arrival time (ps)           509605
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1210  501210  983027  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell13   8395  509605  984385  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell13      0  500000  FALL       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 984945p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9045
-------------------------------------   ------ 
End-of-path arrival time (ps)           509045
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell11       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell11    1210  501210  983027  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell12   7835  509045  984945  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 985993p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         7997
-------------------------------------   ------ 
End-of-path arrival time (ps)           507997
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell12    1210  501210  985993  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell16   6787  507997  985993  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell16      0  500000  FALL       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 986554p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         7436
-------------------------------------   ------ 
End-of-path arrival time (ps)           507436
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell12    1210  501210  985993  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell17   6226  507436  986554  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell17      0  500000  FALL       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 986754p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9746
-------------------------------------   ------ 
End-of-path arrival time (ps)           509746
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell19      0  500000  FALL       1

Data path
pin name                                           model name      delay      AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/so_comb   datapathcell19   5160  505160  986754  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/route_si  datapathcell20   4586  509746  986754  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell20      0  500000  FALL       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:count_stored_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:count_stored_i\/clock_0
Path slack     : 987109p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_3376/q                                      macrocell114   1250   1250  974231  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/main_0  macrocell113   8131   9381  987109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/clock_0            macrocell113        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 987381p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6609
-------------------------------------   ------ 
End-of-path arrival time (ps)           506609
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell12    1210  501210  985993  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell19   5399  506609  987381  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell19      0  500000  FALL       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 987699p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6291
-------------------------------------   ------ 
End-of-path arrival time (ps)           506291
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell13       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell13    1210  501210  987699  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell20   5081  506291  987699  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell20      0  500000  FALL       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 987935p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9215
-------------------------------------   ------ 
End-of-path arrival time (ps)           509215
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell13   7965  509215  987935  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell13      0  500000  FALL       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 987938p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         9212
-------------------------------------   ------ 
End-of-path arrival time (ps)           509212
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell12   7962  509212  987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988155p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell11   2430   2430  988155  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/main_0            macrocell32      3238   5668  988155  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/q                 macrocell32      3350   9018  988155  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0    statusicell7     2327  11345  988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 988245p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         5745
-------------------------------------   ------ 
End-of-path arrival time (ps)           505745
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell13       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell13    1210  501210  987699  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell21   4535  505745  988245  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell21      0  500000  FALL       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 988441p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         5549
-------------------------------------   ------ 
End-of-path arrival time (ps)           505549
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell12    1210  501210  985993  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell18   4339  505549  988441  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell18      0  500000  FALL       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 988465p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         8685
-------------------------------------   ------ 
End-of-path arrival time (ps)           508685
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell23   7435  508685  988465  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell23      0  500000  FALL       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 988465p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         8685
-------------------------------------   ------ 
End-of-path arrival time (ps)           508685
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell22   7435  508685  988465  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell22      0  500000  FALL       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:prevCompare\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:prevCompare\/clock_0
Path slack     : 988749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell11   2430   2430  988155  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/main_0         macrocell111     5311   7741  988749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell111        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 988977p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         8173
-------------------------------------   ------ 
End-of-path arrival time (ps)           508173
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell14   6923  508173  988977  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell14      0  500000  FALL       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 988981p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         8169
-------------------------------------   ------ 
End-of-path arrival time (ps)           508169
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell15   6919  508169  988981  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell15      0  500000  FALL       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989234p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell11   2300   2300  983573  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/main_0            macrocell33      2298   4598  989234  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/q                 macrocell33      3350   7948  989234  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     2318  10266  989234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 989682p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         7468
-------------------------------------   ------ 
End-of-path arrival time (ps)           507468
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell20   6218  507468  989682  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell20      0  500000  FALL       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 989683p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         7467
-------------------------------------   ------ 
End-of-path arrival time (ps)           507467
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell21   6217  507467  989683  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell21      0  500000  FALL       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 990081p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         3909
-------------------------------------   ------ 
End-of-path arrival time (ps)           503909
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell13       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell13    1210  501210  987699  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell23   2699  503909  990081  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell23      0  500000  FALL       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 990090p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1493990

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         3900
-------------------------------------   ------ 
End-of-path arrival time (ps)           503900
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell13       0  500000  FALL       1

Data path
pin name                                            model name      delay      AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell13    1210  501210  987699  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell22   2690  503900  990090  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell22      0  500000  FALL       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 990773p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6377
-------------------------------------   ------ 
End-of-path arrival time (ps)           506377
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/f1_load  datapathcell16   5127  506377  990773  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell16      0  500000  FALL       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 990773p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6377
-------------------------------------   ------ 
End-of-path arrival time (ps)           506377
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/f1_load  datapathcell17   5127  506377  990773  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell17      0  500000  FALL       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 990823p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1499500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         8677
-------------------------------------   ------ 
End-of-path arrival time (ps)           508677
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                              model name     delay      AT   slack  edge  Fanout
------------------------------------  -------------  -----  ------  ------  ----  ------
Net_3426/q                            macrocell115    1250  501250  987935  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/status_1  statusicell10   7427  508677  990823  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell10       0  500000  FALL       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991585p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell11   2290   2290  991585  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1   statusicell7     5625   7915  991585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell7        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 991892p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell11   2300   2300  983573  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0      macrocell109     2298   4598  991892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell109        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 992027p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         5123
-------------------------------------   ------ 
End-of-path arrival time (ps)           505123
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/f1_load  datapathcell19   3873  505123  992027  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell19      0  500000  FALL       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 992027p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -2850
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1497150

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         5123
-------------------------------------   ------ 
End-of-path arrival time (ps)           505123
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
Net_3426/q                                        macrocell115     1250  501250  987935  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/f1_load  datapathcell18   3873  505123  992027  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell18      0  500000  FALL       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 995144p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1499500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         4356
-------------------------------------   ------ 
End-of-path arrival time (ps)           504356
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                              model name    delay      AT   slack  edge  Fanout
------------------------------------  ------------  -----  ------  ------  ----  ------
Net_3426/q                            macrocell115   1250  501250  987935  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/status_1  statusicell9   3106  504356  995144  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell9        0  500000  FALL       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3426/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 995145p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1499500

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         4355
-------------------------------------   ------ 
End-of-path arrival time (ps)           504355
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
Net_3426/clock_0                                           macrocell115        0  500000  FALL       1

Data path
pin name                              model name    delay      AT   slack  edge  Fanout
------------------------------------  ------------  -----  ------  ------  ----  ------
Net_3426/q                            macrocell115   1250  501250  987935  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/status_1  statusicell8   3105  504355  995145  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell8        0  500000  FALL       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell12      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell12    520  500520  996460  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell13      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell13      0  500000  FALL       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell13      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell13    520  500520  996460  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell14      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell14      0  500000  FALL       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell14      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell14    520  500520  996460  RISE       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell15      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell15      0  500000  FALL       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell16      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell16    520  500520  996460  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell17      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell17      0  500000  FALL       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell17      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell17    520  500520  996460  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell18      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell18      0  500000  FALL       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell18      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell18    520  500520  996460  RISE       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell19      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell19      0  500000  FALL       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/clock             datapathcell20      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell20    520  500520  996460  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell21      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell21      0  500000  FALL       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/clock             datapathcell21      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell21    520  500520  996460  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell22      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell22      0  500000  FALL       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 996460p

Capture Clock Arrival Time                                    500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   1000000
- Setup time                                                   -3020
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1496980

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                          520
-------------------------------------   ------ 
End-of-path arrival time (ps)           500520
 
Launch Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/clock             datapathcell22      0  500000  FALL       1

Data path
pin name                                          model name      delay      AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  ------  ------  ----  ------
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell22    520  500520  996460  RISE       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell23      0  500520  996460  RISE       1

Capture Clock Path
pin name                                                   model name      delay      AT  edge  Fanout
---------------------------------------------------------  --------------  -----  ------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\/clock             datapathcell23      0  500000  FALL       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3317875p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2598   6098  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11228  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11228  3317875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3321175p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                     3327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2598   6098  3321175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3321175p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                     3327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  3317875  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2598   6098  3321175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3323089p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                     3327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q         macrocell61     1250   1250  3319792  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2935   4185  3323089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3323092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                     3327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q         macrocell61     1250   1250  3319792  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2931   4181  3323092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_9759/main_2
Capture Clock  : Net_9759/clock_0
Path slack     : 3323664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  3323664  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  3323664  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  3323664  RISE       1
Net_9759/main_2                             macrocell63     2290   6160  3323664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9759/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_9772/main_2
Capture Clock  : Net_9772/clock_0
Path slack     : 3323780p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  3323780  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  3323780  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  3323780  RISE       1
Net_9772/main_2                             macrocell62     2293   6043  3323780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9772/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : Net_9759/main_1
Capture Clock  : Net_9759/clock_0
Path slack     : 3323897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell1   1370   1370  3323897  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell2      0   1370  3323897  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell2   2260   3630  3323897  RISE       1
Net_9759/main_1                             macrocell63     2297   5927  3323897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9759/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_9772/main_1
Capture Clock  : Net_9772/clock_0
Path slack     : 3323988p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   1240   1240  3323988  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   1240  3323988  RISE       1
\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2270   3510  3323988  RISE       1
Net_9772/main_1                             macrocell62     2325   5835  3323988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9772/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_9772/main_0
Capture Clock  : Net_9772/clock_0
Path slack     : 3325647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell61   1250   1250  3319792  RISE       1
Net_9772/main_0                       macrocell62   2926   4176  3325647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9772/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_9759/main_0
Capture Clock  : Net_9759/clock_0
Path slack     : 3325647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell61   1250   1250  3319792  RISE       1
Net_9759/main_0                       macrocell63   2926   4176  3325647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9759/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTORS:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTORS:PWMUDB:runmode_enable\/clock_0
Path slack     : 3326294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   3333333
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                     3329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/clock                  controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  3326294  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/main_0      macrocell61    2319   3529  3326294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2538   6038  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11168  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11168  1999984602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BLINK_05HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_05HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 1999987708p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8782
-------------------------------------   ---- 
End-of-path arrival time (ps)           8782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  1999987708  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/main_0      macrocell105   7572   8782  1999987708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell105        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_1
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 1999987709p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/clock                  controlcell7        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  1999987709  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_1      macrocell107   7571   8781  1999987709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1999987902p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2538   6038  1999987902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999987903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  1999984602  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2537   6037  1999987903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999988229p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell105        0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q         macrocell105    1250   1250  1999985445  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   4461   5711  1999988229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1999988745p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell105        0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q         macrocell105    1250   1250  1999985445  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3945   5195  1999988745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999989351p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT       slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290  1999989351  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2299   4589  1999989351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999989665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                                    model name      delay     AT       slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:runmode_enable\/q        macrocell107     1250   1250  1999989665  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   3025   4275  1999989665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5579/main_2
Capture Clock  : Net_5579/clock_0
Path slack     : 1999990488p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6002
-------------------------------------   ---- 
End-of-path arrival time (ps)           6002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  1999990488  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  1999990488  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  1999990488  RISE       1
Net_5579/main_2                             macrocell106    2252   6002  1999990488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_5579/main_1
Capture Clock  : Net_5579/clock_0
Path slack     : 1999990741p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell8   1240   1240  1999990741  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell9      0   1240  1999990741  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell9   2270   3510  1999990741  RISE       1
Net_5579/main_1                             macrocell106    2239   5749  1999990741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_7667/main_2
Capture Clock  : Net_7667/clock_0
Path slack     : 1999991669p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  1999991669  RISE       1
Net_7667/main_2                            macrocell108     2311   4821  1999991669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_7667/main_1
Capture Clock  : Net_7667/clock_0
Path slack     : 1999991901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell10   2300   2300  1999991901  RISE       1
Net_7667/main_1                            macrocell108     2289   4589  1999991901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : Net_5579/main_0
Capture Clock  : Net_5579/clock_0
Path slack     : 1999992085p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT       slack  edge  Fanout
------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q  macrocell105   1250   1250  1999985445  RISE       1
Net_5579/main_0                       macrocell106   3155   4405  1999992085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell106        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:runmode_enable\/q
Path End       : Net_7667/main_0
Capture Clock  : Net_7667/clock_0
Path slack     : 1999992221p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT       slack  edge  Fanout
------------------------------------  ------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:runmode_enable\/q  macrocell107   1250   1250  1999989665  RISE       1
Net_7667/main_0                       macrocell108   3019   4269  1999992221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell108        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

