self_training_1|cs0447|lec14
-DOCSTART- -X- -X- O

# _ _ O
14 _ _ O
CS _ _ O
0447 _ _ O
Introduction _ _ O
to _ _ O
Computer _ _ O
Programming _ _ O
The _ _ O
single-cycle _ _ O
CPU _ _ O
Original _ _ O
slides _ _ O
by _ _ O
: _ _ O
Jarrett _ _ O
Billingsley _ _ O
Modified _ _ O
with _ _ O
bits _ _ O
from _ _ O
: _ _ O
Bruce _ _ O
Childers _ _ O
, _ _ O
David _ _ O
Wilkinson _ _ O
Luís _ _ O
Oliveira _ _ O
Fall _ _ O
2020 _ _ O

Class _ _ O
announcements _ _ O
● _ _ O
OMETs _ _ O
do _ _ O
n’t _ _ O
forget _ _ O
them _ _ O
! _ _ O
2 _ _ O

The _ _ O
single-cycle _ _ O
machine _ _ O
● _ _ O
we _ _ O
’ve _ _ O
been _ _ O
talking _ _ O
about _ _ O
a _ _ O
single-cycle _ _ O
machine _ _ O
and _ _ O
building _ _ O
one _ _ O
for _ _ O
project _ _ O
3 _ _ O
● _ _ O
this _ _ O
means _ _ O
each _ _ O
instruction _ _ O
takes _ _ O
one _ _ O
clock _ _ O
cycle _ _ O
to _ _ O
execute _ _ O
add _ _ O
t0 _ _ O
, _ _ O
t1 _ _ O
, _ _ O
t2 _ _ O
sb _ _ O
t0 _ _ O
, _ _ O
4 _ _ O
( _ _ O
s0 _ _ O
) _ _ O
store _ _ O
sum _ _ O
in _ _ O
t0 _ _ O
do _ _ O
the _ _ O
addition _ _ O
... _ _ O
calculate _ _ O
the _ _ O
address _ _ O
... _ _ O
store _ _ O
value _ _ O
in _ _ O
memory _ _ O
In _ _ O
this _ _ O
example _ _ O
each _ _ O
instruction _ _ O
ends _ _ O
on _ _ O
the _ _ O
rising _ _ O
edge _ _ O
of _ _ O
the _ _ O
clock _ _ O
since _ _ O
that _ _ O
's _ _ O
when _ _ O
the _ _ O
registers _ _ O
store _ _ O
their _ _ O
values _ _ O
3 _ _ O

A _ _ O
global _ _ O
view _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
+ _ _ O
4 _ _ O
4 _ _ O
immediate _ _ O
( _ _ O
jump _ _ O
target _ _ O
) _ _ O
PCSrc _ _ O
PC _ _ O
31 _ _ O
- _ _ O
26 _ _ O
Add _ _ O
25 _ _ O
- _ _ O
21 _ _ O
PC _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Instruction _ _ O
32 _ _ O
Memory _ _ O
Read _ _ O
address _ _ O
Control _ _ O
15 _ _ O
- _ _ O
11 _ _ O
10 _ _ O
- _ _ O
6 _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
5 _ _ O
- _ _ O
0 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
15 _ _ O
- _ _ O
0 _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Instruction _ _ O
memory _ _ O
20 _ _ O
- _ _ O
16 _ _ O
25 _ _ O
- _ _ O
0 _ _ O
M _ _ O
0 _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
u _ _ O
x _ _ O
1 _ _ O
opcode _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
rs _ _ O
MemRead _ _ O
MemtoReg _ _ O
PCSrc _ _ O
rt _ _ O
ALUOp _ _ O
MemWrite _ _ O
rd _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Data _ _ O
RegWrite _ _ O
shamt _ _ O
MemWrite _ _ O
Data _ _ O
Memory _ _ O
Read _ _ O
funct1 _ _ O
register _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
immediate _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
target _ _ O
register _ _ O
ALU _ _ O
ALU _ _ O
Register _ _ O
0 _ _ O
result _ _ O
M _ _ O
File _ _ O
Write _ _ O
data _ _ O
u _ _ O
x _ _ O
1 _ _ O
\ _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
1 _ _ O
16 _ _ O
Address _ _ O
Zero _ _ O
ALU _ _ O
Write _ _ O
data _ _ O
RegDataSrc _ _ O
32 _ _ O
Sign _ _ O
extend _ _ O
ALU _ _ O
field _ _ O
imm _ _ O
control _ _ O
Read _ _ O
data _ _ O
Address _ _ O
ALUSrc _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
ALUOp _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
4 _ _ O

A _ _ O
global _ _ O
view _ _ O
How _ _ O
big _ _ O
was _ _ O
an _ _ O
instruction _ _ O
in _ _ O
MIPS _ _ O
? _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
PC-in _ _ O
instruction-out _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
Bit _ _ O
Fields _ _ O
being _ _ O
decoded _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
5 _ _ O

A _ _ O
global _ _ O
view _ _ O
0 _ _ O
The _ _ O
brain _ _ O
! _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Why _ _ O
is _ _ O
this _ _ O
? _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
16 _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Address _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Separate _ _ O
ALU _ _ O
control _ _ O
, _ _ O
why _ _ O
? _ _ O
6 _ _ O

A _ _ O
global _ _ O
view _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
16 _ _ O
Immediates _ _ O
are _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
signed _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
7 _ _ O

A _ _ O
global _ _ O
view _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Recognise _ _ O
this _ _ O
? _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
8 _ _ O

A _ _ O
global _ _ O
view _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
Handling _ _ O
those _ _ O
branches _ _ O
! _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
9 _ _ O

Executing _ _ O
an _ _ O
r-type _ _ O
instruction _ _ O
10 _ _ O

Executing _ _ O
an _ _ O
r-type _ _ O
0 _ _ O
The _ _ O
instruction _ _ O
is _ _ O
read _ _ O
and _ _ O
PC _ _ O
is _ _ O
incremented _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
11 _ _ O

Executing _ _ O
an _ _ O
r-type _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
Two _ _ O
registers _ _ O
( _ _ O
rs _ _ O
, _ _ O
rt _ _ O
) _ _ O
are _ _ O
read _ _ O
, _ _ O
and _ _ O
the _ _ O
control _ _ O
unit _ _ O
determines _ _ O
the _ _ O
signals _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
12 _ _ O

Executing _ _ O
an _ _ O
r-type _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
The _ _ O
ALU _ _ O
performs _ _ O
the _ _ O
operation _ _ O
according _ _ O
to _ _ O
the _ _ O
lower _ _ O
6-bits _ _ O
of _ _ O
the _ _ O
instruction _ _ O
( _ _ O
func _ _ O
) _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
13 _ _ O

Executing _ _ O
an _ _ O
r-type _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
The _ _ O
result _ _ O
is _ _ O
written _ _ O
back _ _ O
to _ _ O
the _ _ O
register _ _ O
file _ _ O
( _ _ O
rd _ _ O
) _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
14 _ _ O

Executing _ _ O
a _ _ O
lw _ _ O
instruction _ _ O
15 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
lw _ _ O
0 _ _ O
The _ _ O
instruction _ _ O
is _ _ O
read _ _ O
and _ _ O
PC _ _ O
is _ _ O
incremented _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
16 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
lw _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
One _ _ O
register _ _ O
( _ _ O
rs _ _ O
) _ _ O
is _ _ O
read _ _ O
, _ _ O
and _ _ O
the _ _ O
control _ _ O
unit _ _ O
determines _ _ O
the _ _ O
signals _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
17 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
lw _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
The _ _ O
ALU _ _ O
adds _ _ O
the _ _ O
register _ _ O
value _ _ O
with _ _ O
the _ _ O
immediate _ _ O
( _ _ O
offset _ _ O
) _ _ O
extended _ _ O
to _ _ O
32-bits _ _ O
. _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
18 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
lw _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
The _ _ O
ALU _ _ O
result _ _ O
is _ _ O
the _ _ O
address _ _ O
we _ _ O
want _ _ O
to _ _ O
read _ _ O
. _ _ O
The _ _ O
memory _ _ O
is _ _ O
read _ _ O
in _ _ O
that _ _ O
address _ _ O
. _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
19 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
lw _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
The _ _ O
memory _ _ O
data _ _ O
is _ _ O
stored _ _ O
in _ _ O
the _ _ O
register _ _ O
( _ _ O
rt _ _ O
) _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
20 _ _ O

Executing _ _ O
a _ _ O
beq _ _ O
instruction _ _ O
21 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
beq _ _ O
0 _ _ O
The _ _ O
instruction _ _ O
is _ _ O
read _ _ O
and _ _ O
PC _ _ O
is _ _ O
incremented _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
22 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
beq _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
Two _ _ O
registers _ _ O
( _ _ O
rs _ _ O
, _ _ O
rt _ _ O
) _ _ O
are _ _ O
read _ _ O
, _ _ O
and _ _ O
the _ _ O
control _ _ O
unit _ _ O
determines _ _ O
the _ _ O
signals _ _ O
. _ _ O
The _ _ O
immediate _ _ O
is _ _ O
shifted _ _ O
and _ _ O
added _ _ O
to _ _ O
PC+4 _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
23 _ _ O

Executing _ _ O
an _ _ O
i-type _ _ O
: _ _ O
e.g. _ _ O
, _ _ O
beq _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
ALU _ _ O
Add _ _ O
result _ _ O
Add _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
26 _ _ O
] _ _ O
Control _ _ O
Instruction _ _ O
[ _ _ O
25 _ _ O
21 _ _ O
] _ _ O
PC _ _ O
Read _ _ O
address _ _ O
Instruction _ _ O
memory _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
11 _ _ O
] _ _ O
PCSrc _ _ O
ALUOp _ _ O
MemWrite _ _ O
ALUSrc _ _ O
RegWrite _ _ O
Read _ _ O
register _ _ O
1 _ _ O
Instruction _ _ O
[ _ _ O
20 _ _ O
16 _ _ O
] _ _ O
Instruction _ _ O
[ _ _ O
31 _ _ O
– _ _ O
0 _ _ O
] _ _ O
Shift _ _ O
left _ _ O
2 _ _ O
RegDst _ _ O
Branch _ _ O
MemRead _ _ O
MemtoReg _ _ O
4 _ _ O
1 _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Read _ _ O
data _ _ O
1 _ _ O
Read _ _ O
register _ _ O
2 _ _ O
Registers _ _ O
Read _ _ O
Write _ _ O
data _ _ O
2 _ _ O
register _ _ O
0 _ _ O
M _ _ O
u _ _ O
x _ _ O
1 _ _ O
Write _ _ O
data _ _ O
Zero _ _ O
ALU _ _ O
ALU _ _ O
result _ _ O
Address _ _ O
Write _ _ O
data _ _ O
Instruction _ _ O
[ _ _ O
15 _ _ O
0 _ _ O
] _ _ O
The _ _ O
ALU _ _ O
subtracts _ _ O
the _ _ O
contents _ _ O
of _ _ O
both _ _ O
registers _ _ O
. _ _ O
Depending _ _ O
on _ _ O
the _ _ O
result _ _ O
, _ _ O
the _ _ O
value _ _ O
of _ _ O
PC _ _ O
is _ _ O
set _ _ O
. _ _ O
16 _ _ O
Sign _ _ O
extend _ _ O
Read _ _ O
data _ _ O
Data _ _ O
memory _ _ O
1 _ _ O
M _ _ O
u _ _ O
x _ _ O
0 _ _ O
32 _ _ O
ALU _ _ O
control _ _ O
Instruction _ _ O
[ _ _ O
5 _ _ O
0 _ _ O
] _ _ O
24 _ _ O

Executing _ _ O
a _ _ O
jump _ _ O
instruction _ _ O
25 _ _ O

Extending _ _ O
the _ _ O
CPU _ _ O
26 _ _ O

Executing _ _ O
an _ _ O
j-type _ _ O
The _ _ O
instruction _ _ O
is _ _ O
read _ _ O
and _ _ O
PC _ _ O
is _ _ O
incremented _ _ O
27 _ _ O

Executing _ _ O
an _ _ O
j-type _ _ O
The _ _ O
new _ _ O
PC _ _ O
value _ _ O
is _ _ O
obtained _ _ O
by _ _ O
shifting _ _ O
the _ _ O
target _ _ O
field _ _ O
of _ _ O
the _ _ O
instruction _ _ O
left _ _ O
by _ _ O
2 _ _ O
. _ _ O
28 _ _ O

Real-world _ _ O
clocking _ _ O
issues _ _ O
29 _ _ O

Remember _ _ O
the _ _ O
Critical _ _ O
Path _ _ O
? _ _ O
● _ _ O
the _ _ O
critical _ _ O
path _ _ O
is _ _ O
the _ _ O
path _ _ O
through _ _ O
a _ _ O
circuit _ _ O
that _ _ O
requires _ _ O
the _ _ O
longest _ _ O
series _ _ O
of _ _ O
sequential _ _ O
operations _ _ O
o _ _ O
they _ _ O
depend _ _ O
on _ _ O
each _ _ O
other _ _ O
and _ _ O
ca _ _ O
n't _ _ O
be _ _ O
done _ _ O
in _ _ O
parallel _ _ O
! _ _ O
30 _ _ O

How _ _ O
fast _ _ O
can _ _ O
we _ _ O
clock _ _ O
it _ _ O
? _ _ O
● _ _ O
what _ _ O
's _ _ O
the _ _ O
thing _ _ O
that _ _ O
limits _ _ O
the _ _ O
clock _ _ O
speed _ _ O
? _ _ O
o _ _ O
the _ _ O
critical _ _ O
path _ _ O
. _ _ O
in _ _ O
our _ _ O
case _ _ O
it _ _ O
happens _ _ O
to _ _ O
be _ _ O
... _ _ O
o _ _ O
and _ _ O
here _ _ O
is _ _ O
the _ _ O
Achilles _ _ O
' _ _ O
heel _ _ O
of _ _ O
a _ _ O
single-cycle _ _ O
datapath _ _ O
: _ _ O
Memory _ _ O
is _ _ O
SLOW _ _ O
. _ _ O
A. _ _ O
F. _ _ O
rd _ _ O
rs _ _ O
rt _ _ O
Data _ _ O
Data _ _ O
Memory _ _ O
Address _ _ O
Register _ _ O
File _ _ O
ALU _ _ O
imm _ _ O
field _ _ O
31 _ _ O

Single-cycle _ _ O
CPU _ _ O
Any _ _ O
instruction _ _ O
executes _ _ O
during _ _ O
a _ _ O
single _ _ O
clock _ _ O
cycle _ _ O
Length _ _ O
of _ _ O
the _ _ O
clock _ _ O
cycle _ _ O
must _ _ O
accommodate _ _ O
the _ _ O
longest _ _ O
instruction _ _ O
● _ _ O
Faster _ _ O
instructions _ _ O
waste _ _ O
cycle _ _ O
time _ _ O
Clock _ _ O
cycle _ _ O
lw _ _ O
t0 _ _ O
, _ _ O
0 _ _ O
( _ _ O
t1 _ _ O
) _ _ O
add _ _ O
t2 _ _ O
, _ _ O
t2 _ _ O
, _ _ O
t3 _ _ O
0 _ _ O
Mem _ _ O
Reg _ _ O
1 _ _ O
Mem _ _ O
Reg _ _ O
Mem _ _ O
Reg _ _ O
Reg _ _ O
32 _ _ O

It _ _ O
's _ _ O
bad _ _ O
. _ _ O
● _ _ O
typical _ _ O
access _ _ O
times _ _ O
for _ _ O
modern _ _ O
DDR4 _ _ O
RAM _ _ O
is _ _ O
12 _ _ O
- _ _ O
15 _ _ O
ns _ _ O
o _ _ O
that _ _ O
's _ _ O
our _ _ O
single-cycle _ _ O
CPU _ _ O
's _ _ O
critical _ _ O
path _ _ O
time _ _ O
● _ _ O
the _ _ O
inverse _ _ O
of _ _ O
that _ _ O
is _ _ O
... _ _ O
66 _ _ O
- _ _ O
83 _ _ O
MHz _ _ O
o _ _ O
YEESH _ _ O
● _ _ O
the _ _ O
lw _ _ O
and _ _ O
sw _ _ O
instructions _ _ O
are _ _ O
holding _ _ O
us _ _ O
back _ _ O
● _ _ O
all _ _ O
the _ _ O
other _ _ O
instructions _ _ O
are _ _ O
gon _ _ O
na _ _ O
be _ _ O
WAY _ _ O
faster _ _ O
add _ _ O
or _ _ O
beq _ _ O
lw _ _ O
/ _ _ O
sw _ _ O
33 _ _ O



