/dts-v1/;
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0

/ {
	model = "Qualcomm Technologies, Inc. Ravelin QRD 4GB DDR";
	compatible = "qcom,ravelin-qrd", "qcom,ravelin", "qcom,qrd";
	qcom,msm-id = <602 0x10000 568 0x10000>;
	interrupt-parent = <1>;
	#address-cells = <2>;
	#size-cells = <2>;
	qcom,board-id = <0x1000b 0x600>;

	project-info {
		hwlevel = <0x4d500000 0 0 0>;
		hwid = <0x496e6469 0x61000000 0 0>;
		boardid = <0x53383830 0x31394550 0x31000000 0>;
	};

	chosen: chosen {
		linux,initrd-end = <0 0xb7ffeab8>;
		linux,initrd-start = <0 0xb5d79000>;
		kaslr-seed = <0 0>;
		stdout-path = "/soc/qcom,qup_uart@a88000:115200n8";
		bootargs = "console=ttyMSM0,115200n8 loglevel=6 log_buf_len=2M kernel.panic_on_rcu_stall=1 loop.max_part=7 pcie_ports=compat msm_rtb.filter=0x237 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 ftrace_dump_on_oops pstore.compress=none kpti=0 swiotlb=noforce cgroup.memory=nokmem,nosocket kswapd_per_node=1 slub_debug=- allow_file_spec_access cpufreq.default_governor=performance transparent_hugepage=never can.stats_timer=0 disable_dma32=on android12_only.will_be_removed_soon.memblock_nomap_remove=on pcie_ports=compat disable_dma32=on mtdoops.fingerprint=uvite-beta-sky-20240121 swinfo.fingerprint=uvite-beta-sky-20240121 bootconfig  bootinfo.pureason=0x40001 bootinfo.pdreason=0x2 msm_drm.dsi_display0=qcom,mdss_dsi_m19_36_02_0a_fhd_dsc_vid: msm_drm.debugpolicy=0x20 xiaomi_rpmb_enabled=1 rootwait ro init=/init";
	};

	memory {
		ddr_manufacturer_id = <19>;
		ddr_device_type = <7>;
		ufs_ffu_batterystatus = <0>;
		ufs_ffu_bootreason = <32>;
		ddr_size = <4>;
		device_type = "memory";
		reg = <0 0x80000000 0 0x68e00000 0 0xe9500000 0 0 0 0xf1300000 0 0xed00000 8 0 0 0x3fe00000 8 0x40000000 0 0x3c700000 8 0x7cd00000 0 0x1e00000>;
	};

	ddr-regions {
		region1 = <8 0 0 0x80000000 0 0 0 8 0 256>;
		region0 = <0 0x80000000 0 0x80000000 0 0 0 0 0 256>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		hyp_mem: hyp_region@80000000 {
			no-map;
			reg = <0 0x80000000 0 0x600000>;
		};

		xbl_dtlog_mem: xbl_dtlog_region@80600000 {
			no-map;
			reg = <0 0x80600000 0 0x40000>;
		};

		xbl_ramdump_mem: xbl_ramdump_region@80640000 {
			no-map;
			reg = <0 0x80640000 0 0x1c0000>;
		};

		aop_image_mem: aop_image_region@80800000 {
			no-map;
			reg = <0 0x80800000 0 0x60000>;
		};

		aop_cmd_db_mem: aop_cmd_db_region@80860000 {
			compatible = "qcom,cmd-db";
			no-map;
			reg = <0 0x80860000 0 0x20000>;
		};

		aop_config_mem: aop_config_region@80880000 {
			no-map;
			reg = <0 0x80880000 0 0x20000>;
		};

		tme_crash_dump_mem: tme_crash_dump_region@808a0000 {
			no-map;
			reg = <0 0x808a0000 0 0x40000>;
		};

		tme_log_mem: tme_log_region@808e0000 {
			no-map;
			reg = <0 0x808e0000 0 0x4000>;
		};

		uefi_log_mem: uefi_log_region@808e4000 {
			no-map;
			reg = <0 0x808e4000 0 0x10000>;
		};

		smem_mem: smem_region@80900000 {
			no-map;
			reg = <0 0x80900000 0 0x200000>;
		};

		cpucp_fw_mem: cpucp_fw_region@80b00000 {
			no-map;
			reg = <0 0x80b00000 0 0x100000>;
		};

		wlan_msa_mem: wlan_msa_mem_region@82a00000 {
			no-map;
			reg = <0 0x82a00000 0 0x300000>;
		};

		camera_mem: camera_region@84b00000 {
			no-map;
			reg = <0 0x84b00000 0 0x800000>;
		};

		wpss_moselle_mem: wpss_moselle_region@85300000 {
			no-map;
			reg = <0 0x85300000 0 0x1900000>;
		};

		video_mem: video_region@86c00000 {
			no-map;
			reg = <0 0x86c00000 0 0x700000>;
		};

		adsp_mem: adsp_region@87300000 {
			no-map;
			reg = <0 0x87300000 0 0x2900000>;
		};

		ipa_fw_mem: ipa_fw_region@89c00000 {
			no-map;
			reg = <0 0x89c00000 0 0x10000>;
		};

		ipa_gsi_mem: ipa_gsi_region@89c10000 {
			no-map;
			reg = <0 0x89c10000 0 0xa000>;
		};

		gpu_microcode_mem: gpu_microcode_region@89c1a000 {
			no-map;
			reg = <0 0x89c1a000 0 0x2000>;
		};

		mpss_mem: mpss_region@8a000000 {
			no-map;
			reg = <0 0x8a000000 0 0xd700000>;
		};

		xbl_sc_mem: xbl_sc_region@a6e00000 {
			no-map;
			reg = <0 0xa6e00000 0 0x40000>;
		};

		global_sync_mem: global_sync_region@a6f00000 {
			no-map;
			reg = <0 0xa6f00000 0 0x100000>;
		};

		cpusys_vm_mem: cpusys_vm_region@e0600000 {
			no-map;
			reg = <0 0xe0600000 0 0x400000>;
		};

		trust_ui_vm_mem: trust_ui_vm_region@e0b00000 {
			no-map;
			reg = <0 0xe0b00000 0 0x4af3000>;
		};

		trust_ui_vm_qrtr: trust_ui_vm_qrtr@e55f3000 {
			no-map;
			reg = <0 0xe55f3000 0 0x9000>;
		};

		trust_ui_vm_vblk0_ring: trust_ui_vm_vblk0_ring@e55fc000 {
			no-map;
			reg = <0 0xe55fc000 0 0x4000>;
			gunyah-label = <17>;
		};

		trust_ui_vm_swiotlb: trust_ui_vm_swiotlb@e5600000 {
			no-map;
			reg = <0 0xe5600000 0 0x100000>;
			gunyah-label = <18>;
		};

		tz_stat_mem: tz_stat_region@e8800000 {
			no-map;
			reg = <0 0xe8800000 0 0x100000>;
		};

		tags_mem: tags_region@e8900000 {
			no-map;
			reg = <0 0xe8900000 0 0x680000>;
		};

		qtee_mem: qtee_region@e8f80000 {
			no-map;
			reg = <0 0xe8f80000 0 0x500000>;
		};

		trusted_apps_mem: trusted_apps_region@e9480000 {
			no-map;
			reg = <0 0xe9480000 0 0x1200000>;
		};

		dump_mem: mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0xc00000>;
		};

		system_cma: linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x2000000>;
			linux,cma-default;
		};

		ramoops_mem: ramoops@97700000 {
			compatible = "ramoops";
			reg = <0 0x97700000 0 0x200000>;
			pmsg-size = <0x100000>;
			record-size = <0x40000>;
			console-size = <0x80000>;
		};

		va_md_mem: va_md_mem_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <1 0 0xfffffffe 0xffffffff>;
			reusable;
			size = <0 0x1000000>;
		};

		user_contig_mem: user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x1000000>;
		};

		qseecom_mem: qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x1400000>;
		};

		qseecom_ta_mem: qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x1000000>;
		};

		adsp_mem_heap: adsp_heap_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0xc00000>;
		};

		audio_cma_mem: audio_cma_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x1c00000>;
		};

		non_secure_display_memory: non_secure_display_region {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0 0 0xffffffff>;
			size = <0 0x5c00000>;
			alignment = <0 0x400000>;
		};

		cnss_wlan_mem: cnss_wlan_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			alignment = <0 0x400000>;
			size = <0 0x2000000>;
			status = "disabled";
		};

		splash_region {
			label = "cont_splash_region";
			reg = <0 0xb8000000 0 0x2b00000>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <1 0x40000000 0 0x40000000 1 0xc0000000 0 0x80000000 2 0xc0000000 1 0x40000000>;
		granule = <&usb_port0>;
		mboxes = <2 0>;
	};

	aliases: aliases {
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		serial0 = "/soc/qcom,qup_uart@a88000";
		serial1 = "/soc/qcom,qup_uart@980000";
		hsuart0 = "/soc/qcom,qup_uart@988000";
		ufshc1 = "/soc/ufshc@1d84000";
		mmc0 = "/soc/sdhci@7C4000";
		mmc1 = "/soc/sdhci@8804000";
	};

	sram: sram@17D09100 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mmio-sram";
		reg = <0 0x17d09100 0 512>;
		ranges = <0 0 0 0x17d09100 0 512>;

		cpu_scp_lpri: scp-shmem@0 {
			compatible = "arm,scp-shmem";
			reg = <0 0 0 512>;
		};
	};

	firmware: firmware {

		qcom_scm {
			compatible = "qcom,scm-v1.1", "qcom,scm";
			qcom,dload-mode = <3 0x13000>;
			qcom,max-queues = <2>;
			interrupts = <0x0 0x3a2 0x1>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0>;
			capacity-dmips-mhz = <1024>;
			dynamic-power-coefficient = <100>;
			enable-method = "psci";
			cpu-idle-states = <4 5>;
			power-domains = <6>;
			power-domain-names = "psci";
			qcom,freq-domain = <7 0 8>;
			next-level-cache = <8>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;

				L3_0: l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <3>;
				};
			};
		};

		CPU1: cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 256>;
			capacity-dmips-mhz = <1024>;
			dynamic-power-coefficient = <100>;
			enable-method = "psci";
			cpu-idle-states = <4 5>;
			power-domains = <10>;
			power-domain-names = "psci";
			qcom,freq-domain = <7 0 8>;
			next-level-cache = <11>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU2: cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 512>;
			capacity-dmips-mhz = <1024>;
			dynamic-power-coefficient = <100>;
			enable-method = "psci";
			cpu-idle-states = <4 5>;
			power-domains = <12>;
			power-domain-names = "psci";
			qcom,freq-domain = <7 0 8>;
			next-level-cache = <13>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU3: cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 768>;
			capacity-dmips-mhz = <1024>;
			dynamic-power-coefficient = <100>;
			enable-method = "psci";
			cpu-idle-states = <4 5>;
			power-domains = <14>;
			power-domain-names = "psci";
			qcom,freq-domain = <7 0 8>;
			next-level-cache = <15>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU4: cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 1024>;
			capacity-dmips-mhz = <1024>;
			dynamic-power-coefficient = <100>;
			enable-method = "psci";
			cpu-idle-states = <4 5>;
			power-domains = <16>;
			power-domain-names = "psci";
			next-level-cache = <17>;
			#cooling-cells = <2>;
			qcom,freq-domain = <7 0 8>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU5: cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0x500>;
			capacity-dmips-mhz = <1024>;
			dynamic-power-coefficient = <100>;
			enable-method = "psci";
			cpu-idle-states = <4 5>;
			power-domains = <18>;
			power-domain-names = "psci";
			qcom,freq-domain = <7 0 8>;
			next-level-cache = <19>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU6: cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0x600>;
			capacity-dmips-mhz = <0x799>;
			dynamic-power-coefficient = <&pcie0_wake_default>;
			enable-method = "psci";
			cpu-idle-states = <20 21>;
			power-domains = <22>;
			power-domain-names = "psci";
			qcom,freq-domain = <7 1 8>;
			next-level-cache = <23>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		CPU7: cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0 0x700>;
			capacity-dmips-mhz = <0x799>;
			dynamic-power-coefficient = <&pcie0_wake_default>;
			enable-method = "psci";
			cpu-idle-states = <20 21>;
			power-domains = <24>;
			power-domain-names = "psci";
			qcom,freq-domain = <7 1 8>;
			next-level-cache = <25>;
			#cooling-cells = <2>;

			L2_7: l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <2>;
				next-level-cache = <9>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <26>;
				};

				core1 {
					cpu = <27>;
				};

				core2 {
					cpu = <28>;
				};

				core3 {
					cpu = <29>;
				};

				core4 {
					cpu = <30>;
				};

				core5 {
					cpu = <31>;
				};
			};

			cluster1 {

				core0 {
					cpu = <32>;
				};

				core1 {
					cpu = <33>;
				};
			};
		};
	};

	idle-states {
		entry-method = "psci";

		SILVER_CPU_OFF: silver-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <&modem_smp2p_out>;
			exit-latency-us = <&cam_sensor_mclk3_suspend>;
			min-residency-us = <0x6ee>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
		};

		SILVER_CPU_RAIL_OFF: silver-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <&hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc>;
			exit-latency-us = <&qupv3_se6_spi_pins>;
			min-residency-us = <0xffa>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
		};

		GOLD_CPU_OFF: gold-c3 {
			compatible = "arm,idle-state";
			idle-state-name = "pc";
			entry-latency-us = <&clk_virt>;
			exit-latency-us = <&rx_macro>;
			min-residency-us = <0x89f>;
			arm,psci-suspend-param = <0x40000003>;
			local-timer-stop;
		};

		GOLD_CPU_RAIL_OFF: gold-c4 {
			compatible = "arm,idle-state";
			idle-state-name = "rail-pc";
			entry-latency-us = <&funnel_dl_south>;
			exit-latency-us = <&rx_macro>;
			min-residency-us = <0x12b7>;
			arm,psci-suspend-param = <0x40000004>;
			local-timer-stop;
		};

		CLUSTER_OFF: cluster-d4 {
			compatible = "domain-idle-state";
			idle-state-name = "l3-off";
			entry-latency-us = <&wsa_cdc_dma_0_rx>;
			exit-latency-us = <0x9c4>;
			min-residency-us = <0x14bd>;
			arm,psci-suspend-param = <0x41000044>;
		};

		CX_RET: cx-ret {
			compatible = "domain-idle-state";
			idle-state-name = "cx-ret";
			entry-latency-us = <&waipio_snd>;
			exit-latency-us = <0xaf1>;
			min-residency-us = <0x2166>;
			arm,psci-suspend-param = <0x41003344>;
		};
	};

	soc: soc {
		interrupt-parent = <1>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0 0 0xffffffff>;
		compatible = "simple-bus";

		kgsl_smmu: kgsl-smmu@3da0000 {
			compatible = "qcom,qsmmu-v500", "qcom,adreno-smmu";
			reg = <0x3da0000 0x10000 0x3dc2000 32>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <2>;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <5>;
			qcom,num-smr-override = <7>;
			#global-interrupts = <0x1>;
			#size-cells = <1>;
			#address-cells = <1>;
			ranges;
			dma-coherent;
			qcom,regulator-names = "vdd";
			vdd-supply = <34>;
			qcom,actlr = <0 0x1fff 811>;
			clocks = <0x23 0x8 0x23 0x1c 0x23 0x18 0x24 0x23 0x24 0x24 0x23 0x2>;
			clock-names = "gpu_cc_cx_gmu", "gpu_cc_hub_cx_int", "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			interrupts = <0x0 0x2a2 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x2b0 0x4 0x0 0x1a6 0x4>;

			gfx_0_tbu: gfx_0_tbu@3dc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc5000 0x1000 0x3dc2200 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0 1024>;
			};

			gfx_1_tbu: gfx_1_tbu@3dc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x3dc9000 0x1000 0x3dc2208 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <1024 1024>;
			};
		};

		apps_smmu: apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x151e2000 32>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <2>;
			qcom,use-3-lvl-tables;
			qcom,num-context-banks-override = <82>;
			qcom,num-smr-override = <&usb_port0>;
			qcom,handoff-smrs = <0x800 0x402>;
			#global-interrupts = <0x1>;
			#size-cells = <1>;
			#address-cells = <1>;
			ranges;
			dma-coherent;
			interrupts = <0x0 0x41 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x29e 0x4 0x0 0x29f 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x19c 0x4 0x0 0x1a5 0x4 0x0 0x2c3 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4>;
			qcom,actlr = <0x1980 63 259 0x1900 63 1 0x1800 255 1 0x800 0x7ff 1>;
			clocks = <0x24 0x90>;
			clock-names = "gcc_hlos1_vote_mmu_tcu_clk";
			interconnects = <0x25 0x2 0x26 0x24f>;
			qcom,active-only;

			anoc_1_tbu: anoc_1_tbu@151e5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e5000 0x1000 0x151e2200 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0 1024>;
				qcom,micro-idle;
				clocks = <0x24 0x8b>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_tbu1_clk";
				interconnects = <0x25 0x2 0x26 0x243>;
				qcom,active-only;
			};

			anoc_2_tbu: anoc_2_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151e9000 0x1000 0x151e2208 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <1024 1024>;
				qcom,micro-idle;
				clocks = <0x24 0x8c>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_tbu2_clk";
				interconnects = <0x25 0x2 0x26 0x243>;
				qcom,active-only;
			};

			mnoc_hf_0_tbu: mnoc_hf_0_tbu@151ed000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151ed000 0x1000 0x151e2210 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 1024>;
				qcom,micro-idle;
				qcom,regulator-names = "vdd";
				vdd-supply = <39>;
				clocks = <0x24 0x8d>;
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf0_clk";
				interconnects = <0x28 0xd 0x29 0x200>;
				qcom,active-only;
			};

			mnoc_hf_1_tbu: mnoc_hf_1_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f1000 0x1000 0x151e2218 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 1024>;
				qcom,micro-idle;
				qcom,regulator-names = "vdd";
				vdd-supply = <42>;
				clocks = <0x24 0x8e>;
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_hf1_clk";
				interconnects = <0x28 0xd 0x29 0x200>;
				qcom,active-only;
			};

			lpass_tbu: lpass_tbu@151f5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f5000 0x1000 0x151e2220 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 1024>;
				qcom,micro-idle;
				clocks = <0x24 0x89>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_audio_tbu_clk";
				interconnects = <0x2b 0x28 0x29 0x200>;
				qcom,active-only;
			};

			pcie_tbu: pcie_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151f9000 0x1000 0x151e2228 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 1024>;
				qcom,micro-idle;
				clocks = <0x24 0x8a>;
				clock-names = "gcc_hlos1_vote_aggre_noc_mmu_pcie_tbu_clk";
				interconnects = <0x2c 0x2f 0x29 0x200>;
				qcom,active-only;
			};

			sf_0_tbu: sf_0_tbu@151fd000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151fd000 0x1000 0x151e2230 8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1800 1024>;
				qcom,regulator-names = "vdd";
				vdd-supply = <45>;
				qcom,micro-idle;
				clocks = <0x24 0x8f>;
				clock-names = "gcc_hlos1_vote_mmnoc_mmu_tbu_sf0_clk";
				interconnects = <0x28 0xf 0x29 0x200>;
				qcom,active-only;
			};
		};

		dma_dev@0x0 {
			compatible = "qcom,iommu-dma";
			memory-region = <46>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <47 0x7e0 0>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <47 0x7e0 0>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <47 0x7e0 0>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <47 0x7e0 0>;
				qcom,iommu-dma = "atomic";
			};

			usecase4_apps_coherent {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <47 0x7e1 0>;
				dma-coherent;
			};

			usecase5_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <48 7 1024>;
			};

			usecase6_kgsl_coherent {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <48 0x407 1024>;
				dma-coherent;
			};

			usecase7_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <47 0x7e0 0>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-vmid = <10>;
			};
		};

		msm_gpu: qcom,kgsl-3d0@3d00000 {
			compatible = "qcom,kgsl-3d0", "qcom,adreno-gpu-gen6-3-26-0";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d7d000 0x1d000 0x3d9e000 0x1000 0x10900000 0x80000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "gmu_wrapper", "cx_misc", "qdss_gfx";
			interrupts = <0x0 0x12c 0x4 0x0 0x11e 0x4>;
			interrupt-names = "kgsl_3d0_irq", "freq_limiter_irq";
			resets = <35 9>;
			reset-names = "freq_limiter_irq_clear";
			clocks = <0x23 0x13 0x23 0x8 0x24 0x14 0x24 0x23 0x23 0x1c 0x23 0x18 0x31 0x23 0x8 0x23 0x1c 0x23 0x18 0x24 0x23 0x24 0x24 0x23 0x2>;
			clock-names = "core_clk", "gmu_clk", "mem_clk", "mem_iface_clk", "hub_cx_int_clk", "smmu_vote", "apb_pclk", "gpu_cc_cx_gmu", "gpu_cc_hub_cx_int", "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <34>;
			vdd-supply = <50>;
			qcom,chipid = <0x6010300>;
			qcom,gpu-model = "Adreno613v1";
			qcom,no-nap;
			qcom,min-access-length = <32>;
			qcom,ubwc-mode = <2>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,tzone-names = "gpuss";
			interconnects = <0x25 0x15 0x29 0x200>;
			interconnect-names = "gpu_icc_path";
			qcom,bus-table-ddr7 = <0 0xbebc2 0x209a8e 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x65ce03 0x7f22ff>;
			qcom,bus-table-ddr8 = <0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			nvmem-cells = <51>;
			nvmem-cell-names = "speed_bin";
			#cooling-cells = <2>;

			zap-shader {
				memory-region = <52>;
			};

			qcom,gpu-mempools {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
				};

				qcom,gpu-mempool@1 {
					reg = <1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <1024>;
				};

				qcom,gpu-mempool@2 {
					reg = <2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <&usb_port0>;
				};

				qcom,gpu-mempool@3 {
					reg = <3>;
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <128>;
				};

				qcom,gpu-mempool@4 {
					reg = <4>;
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <80>;
				};

				qcom,gpu-mempool@5 {
					reg = <5>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <32>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <0>;
					qcom,initial-pwrlevel = <6>;
					qcom,ca-target-pwrlevel = <5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x3c336080>;
						qcom,level = <&qupv3_se0_i2c_sleep>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <8>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <10>;
						qcom,bus-min-ddr8 = <10>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <&cx_pe>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <8>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <9>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <&ufsphy_mem>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <7>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <8>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <3>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <7>;
						qcom,bus-min-ddr7 = <6>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <8>;
						qcom,bus-min-ddr8 = <7>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <4>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <5>;
						qcom,bus-min-ddr7 = <4>;
						qcom,bus-max-ddr7 = <7>;
						qcom,bus-freq-ddr8 = <7>;
						qcom,bus-min-ddr8 = <6>;
						qcom,bus-max-ddr8 = <8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <5>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <128>;
						qcom,bus-freq-ddr7 = <4>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <5>;
						qcom,bus-freq-ddr8 = <6>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <6>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <64>;
						qcom,bus-freq-ddr7 = <2>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <4>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <3>;
						qcom,bus-max-ddr8 = <6>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <&usb_port0>;
					qcom,initial-pwrlevel = <6>;
					qcom,ca-target-pwrlevel = <5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x3c336080>;
						qcom,level = <&qupv3_se0_i2c_sleep>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <8>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <10>;
						qcom,bus-min-ddr8 = <10>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <&cx_pe>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <8>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <9>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <&ufsphy_mem>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <7>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <8>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <3>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <7>;
						qcom,bus-min-ddr7 = <6>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <8>;
						qcom,bus-min-ddr8 = <7>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <4>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <5>;
						qcom,bus-min-ddr7 = <4>;
						qcom,bus-max-ddr7 = <7>;
						qcom,bus-freq-ddr8 = <7>;
						qcom,bus-min-ddr8 = <6>;
						qcom,bus-max-ddr8 = <8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <5>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <128>;
						qcom,bus-freq-ddr7 = <4>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <5>;
						qcom,bus-freq-ddr8 = <6>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <6>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <64>;
						qcom,bus-freq-ddr7 = <2>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <4>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <3>;
						qcom,bus-max-ddr8 = <6>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <&usb_port0>;
					qcom,initial-pwrlevel = <5>;
					qcom,ca-target-pwrlevel = <4>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x38ec24c0>;
						qcom,level = <&cx_pe>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <8>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <10>;
						qcom,bus-min-ddr8 = <9>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,level = <&ufsphy_mem>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <7>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <9>;
						qcom,bus-min-ddr8 = <8>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <7>;
						qcom,bus-min-ddr7 = <6>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <8>;
						qcom,bus-min-ddr8 = <7>;
						qcom,bus-max-ddr8 = <9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <3>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <5>;
						qcom,bus-min-ddr7 = <4>;
						qcom,bus-max-ddr7 = <7>;
						qcom,bus-freq-ddr8 = <7>;
						qcom,bus-min-ddr8 = <6>;
						qcom,bus-max-ddr8 = <8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <4>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <128>;
						qcom,bus-freq-ddr7 = <4>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <5>;
						qcom,bus-freq-ddr8 = <6>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <5>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <64>;
						qcom,bus-freq-ddr7 = <2>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <4>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <3>;
						qcom,bus-max-ddr8 = <6>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,speed-bin = <&usb_port0>;
					qcom,initial-pwrlevel = <3>;
					qcom,ca-target-pwrlevel = <2>;

					qcom,gpu-pwrlevel@0 {
						reg = <0>;
						qcom,gpu-freq = <0x2d98f940>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <8>;
						qcom,bus-min-ddr7 = <6>;
						qcom,bus-max-ddr7 = <8>;
						qcom,bus-freq-ddr8 = <10>;
						qcom,bus-min-ddr8 = <7>;
						qcom,bus-max-ddr8 = <10>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <1>;
						qcom,gpu-freq = <0x240f9140>;
						qcom,level = <&usb_port0>;
						qcom,bus-freq-ddr7 = <5>;
						qcom,bus-min-ddr7 = <4>;
						qcom,bus-max-ddr7 = <7>;
						qcom,bus-freq-ddr8 = <7>;
						qcom,bus-min-ddr8 = <6>;
						qcom,bus-max-ddr8 = <8>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <2>;
						qcom,gpu-freq = <0x1dcd6500>;
						qcom,level = <128>;
						qcom,bus-freq-ddr7 = <4>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <5>;
						qcom,bus-freq-ddr8 = <6>;
						qcom,bus-min-ddr8 = <5>;
						qcom,bus-max-ddr8 = <7>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <3>;
						qcom,gpu-freq = <0x1443fd00>;
						qcom,level = <64>;
						qcom,bus-freq-ddr7 = <2>;
						qcom,bus-min-ddr7 = <2>;
						qcom,bus-max-ddr7 = <4>;
						qcom,bus-freq-ddr8 = <3>;
						qcom,bus-min-ddr8 = <3>;
						qcom,bus-max-ddr8 = <6>;
					};
				};
			};
		};

		kgsl_msm_iommu: qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <34>;

			gfx3d_user: gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <48 0 1024>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_secure: gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <48 2 1024>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,user_contig {
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <2>;
				memory-region = <53>;
			};

			qcom,qseecom {
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <2>;
				memory-region = <54>;
			};

			qcom,qseecom_ta {
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <2>;
				memory-region = <55>;
			};

			qcom,audio_ml {
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <2>;
				memory-region = <56>;
			};

			non_secure_display_dma_buf: qcom,display {
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <2>;
				qcom,max-align = <9>;
				memory-region = <57>;
			};
		};

		usb0: ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			USB3_GDSC-supply = <58>;
			clocks = <0x24 0x71 0x24 0x13 0x24 0xb 0x24 0x73 0x24 0x76>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			resets = <36 18>;
			reset-names = "core_reset";
			interrupts-extended = <0x3b 0xe 0x1 0x1 0x0 0x82 0x4 0x3b 0x11 0x4 0x3b 0xf 0x1>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,pm-qos-latency = <2>;
			qcom,num-gsi-evt-buffs = <3>;
			qcom,gsi-reg-offset = <252 272 288 304 324 420>;
			usb-role-switch;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x3c 0x36 0x29 0x200 0x3c 0x36 0x3d 0x20f 0x25 0x2 0x3d 0x226>;
			extcon = <62>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xd800>;
				iommus = <47 0x540 0>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				dma-coherent;
				interrupts = <0x0 0x85 0x4>;
				usb-phy = <63 64>;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,dis_u3_susphy_quirk;
				tx-fifo-resize;
				dr_mode = "otg";
				maximum-speed = "high-speed";
				usb-role-switch;
			};

			port {

				usb_port0_connector: endpoint {
					remote-endpoint = <65>;
				};
			};
		};

		usb2_phy0: hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 284 0x88e2000 4>;
			reg-names = "hsusb_phy_base", "eud_enable_reg";
			vdd-supply = <66>;
			vdda18-supply = <67>;
			vdda33-supply = <68>;
			qcom,vdd-voltage-level = <0 880000 920000>;
			clocks = <0x45 0x0 0x24 0x19>;
			clock-names = "ref_clk_src", "ref_clk";
			resets = <36 13>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <102 108 10 112 28 116>;
		};

		usb_nop_phy: usb_nop_phy {
			compatible = "usb-nop-xceiv";
		};

		usb_qmp_dp_phy: ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			status = "disabled";
			vdd-supply = <70>;
			qcom,vdd-voltage-level = <0 912000 912000>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <71>;
			clocks = <0x24 0x78 0x24 0x7b 0x24 0x7c 0x48 0x45 0x0 0x24 0x7a 0x24 0x77>;
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk", "ref_clk";
			resets = <36 19 36 21>;
			reset-names = "global_phy_reset", "phy_reset";
			pinctrl-names = "default";
			pinctrl-0 = <73>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 8 4 28 0 16 0x1c8c>;
			qcom,qmp-phy-init-seq = <0x1010 1 0x101c 49 0x1020 1 0x1024 222 0x1028 7 0x1030 222 0x1034 7 0x1050 10 0x1060 32 0x1074 6 0x1078 6 0x107c 22 0x1080 22 0x1084 54 0x1088 54 0x1094 26 0x10a4 4 0x10ac 20 0x10b0 52 0x10b4 52 0x10b8 130 0x10bc 130 0x10c4 130 0x10cc 171 0x10d0 234 0x10d4 2 0x10d8 171 0x10dc 234 0x10e0 2 0x110c 2 0x1110 36 0x1118 36 0x111c 2 0x1158 1 0x116c 8 0x11ac 202 0x11b0 30 0x11b4 202 0x11b8 30 0x11bc 17 0x1234 0 0x1238 0 0x123c 22 0x1240 14 0x1284 53 0x128c 63 0x1290 127 0x1294 63 0x12a4 18 0x12e4 33 0x1408 9 0x1414 4 0x1430 47 0x1434 127 0x143c 255 0x1440 15 0x1444 153 0x144c 8 0x1450 8 0x1454 0 0x1458 4 0x14d4 84 0x14d8 15 0x14ec 15 0x14f0 74 0x14f4 10 0x14f8 192 0x14fc 0 0x1510 71 0x151c 4 0x1524 14 0x155c 187 0x1560 123 0x1564 187 0x1568 61 0x156c 219 0x1570 100 0x1574 36 0x1578 210 0x157c 19 0x1580 169 0x15a0 4 0x15a4 56 0x1460 160 0x15a8 12 0x14dc 0 0x15b0 16 0x1634 0 0x1638 0 0x163c 22 0x1640 14 0x1684 53 0x168c 63 0x1690 127 0x1694 63 0x16a4 18 0x16e4 33 0x1808 9 0x1814 4 0x1830 47 0x1834 127 0x183c 255 0x1840 15 0x1844 153 0x184c 8 0x1850 8 0x1854 0 0x1858 4 0x18d4 84 0x18d8 15 0x18ec 15 0x18f0 74 0x18f4 10 0x18f8 192 0x18fc 0 0x1910 71 0x191c 4 0x1924 14 0x195c 187 0x1960 123 0x1964 187 0x1968 60 0x196c 219 0x1970 100 0x1974 36 0x1978 210 0x197c 19 0x1980 169 0x19a0 4 0x19a4 56 0x1860 160 0x19a8 12 0x18dc 0 0x1f40 64 0x1f44 0 0x1d90 231 0x1d94 3 0x19b0 16 0x1cc4 196 0x1cc8 137 0x1ccc 32 0x1cd8 19 0x1cdc 33 0x1d88 170 0x1db0 10 0x1dc0 136 0x1dc4 19 0x1dd0 12 0x1ddc 75 0x1dec 16 0x1f18 248 0x1f3c 7>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <47 0x100f 0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <15>;
			qcom,usb-audio-intr-num = <2>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <5>;
			atid = <40>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <74>;
					};
				};
			};
		};

		tpdm_lpass_lpi: tpdm_lpass_lpi {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			atid = <26>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <75>;
					};
				};
			};
		};

		tpdm_lpass: tpdm@10844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <74>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <76>;
					};
				};
			};
		};

		tpdm_dl_lpass: tpdm@10c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <74>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <77>;
					};
				};
			};
		};

		lpass_stm: lpass_stm {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			qcom,dummy-source;
			atid = <25>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <78>;
					};
				};
			};
		};

		tpdm_swao_prio_0: tpdm@10b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <79>;
					};
				};
			};
		};

		tpdm_swao_prio_1: tpdm@10b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <80>;
					};
				};
			};
		};

		tpdm_swao_prio_2: tpdm@10b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <81>;
					};
				};
			};
		};

		tpdm_swao_prio_3: tpdm@10b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <82>;
					};
				};
			};
		};

		tpdm_swao_1: tpdm@10b0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";
			atid = <71>;
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <83>;
					};
				};
			};
		};

		tpdm_ddr_ch01: tpdm@10d20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr-ch01";
			atid = <78>;
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <84>;
					};
				};
			};
		};

		tpdm_ddr: tpdm@10d00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <85>;
					};
				};
			};
		};

		tpdm_shrm: tpdm@10d01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-shrm";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <86>;
					};
				};
			};
		};

		tpdm_gpu: tpdm@10900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			atid = <79>;
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <87>;
					};
				};
			};
		};

		tpdm_prng: tpdm@10841000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			atid = <78>;
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <88>;
					};
				};
			};
		};

		tpdm_qm: tpdm@109d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <89>;
					};
				};
			};
		};

		tpdm_gcc: tpdm@1082c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-gcc";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <90>;
					};
				};
			};
		};

		tpdm_vsense: tpdm@10840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-vsense";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <91>;
					};
				};
			};
		};

		tpdm_emmc: tpdm@10c23000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c23000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-emmc";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <92>;
					};
				};
			};
		};

		tpdm_sdcc: tpdm@10c20000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-sdcc";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <93>;
					};
				};
			};
		};

		tpdm_ipa: tpdm@10c22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-ipa";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <94>;
					};
				};
			};
		};

		tpdm_pimem: tpdm@10850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10850000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <95>;
					};
				};
			};
		};

		tpdm_dlct: tpdm@10c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <96>;
					};
				};
			};
		};

		tpdm_ipcc: tpdm@10c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <97>;
					};
				};
			};
		};

		tpdm_dl_west: tpdm@10C48000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c48000 0x1000>;
			reg-names = "tpdm-base";
			atid = <101>;
			coresight-name = "coresight-tpdm-dl-west";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <98>;
					};
				};
			};
		};

		snoc: snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			atid = <125>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <99>;
					};
				};
			};
		};

		tpdm_spdm: tpdm@1000f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";
			atid = <65>;
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <100>;
					};
				};
			};
		};

		stm: stm@10002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			atid = <16>;
			coresight-name = "coresight-stm";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <101>;
					};
				};
			};
		};

		tpdm_dcc: tpdm@10003000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";
			atid = <65>;
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <102>;
					};
				};
			};
		};

		tpdm_dl_center2_dsb: tpdm@10ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <79>;
			coresight-name = "coresight-tpdm-dlct2-dsb";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <103>;
					};
				};
			};
		};

		tpdm_dl_center2_cmb: tpdm@10ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10ac1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <79>;
			coresight-name = "coresight-tpdm-dlct2-cmb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <104>;
					};
				};
			};
		};

		tpdm_dl_south0: tpdm@109c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <79>;
			coresight-name = "coresight-tpdm-dl-south-dsb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <105>;
					};
				};
			};
		};

		tpdm_dl_south1: tpdm@109c1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x109c1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <79>;
			coresight-name = "coresight-tpdm-dl-south-cmb";
			clocks = <0x31>;
			status = "disabled";
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <106>;
					};
				};
			};
		};

		tpdm_rdpm: tpdm@10c00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c00000 0x1000>;
			reg-names = "tpdm-base";
			atid = <79>;
			coresight-name = "coresight-tpdm-rdpm";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <107>;
					};
				};
			};
		};

		tpdm_rdpm_mx: tpdm@10c01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c01000 0x1000>;
			reg-names = "tpdm-base";
			atid = <79>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <108>;
					};
				};
			};
		};

		tpdm_llm_silver: tpdm@128a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x128a0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <109>;
					};
				};
			};
		};

		tpdm_actpm: tpdm@12860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x12860000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <110>;
					};
				};
			};
		};

		tpdm_apss: tpdm@12861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x12861000 0x1000>;
			reg-names = "tpdm-base";
			atid = <66>;
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <111>;
					};
				};
			};
		};

		tpdm_modem_0: tpdm@10800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";
			atid = <67>;
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <112>;
					};
				};
			};
		};

		tpdm_modem_1: tpdm@10801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			atid = <67>;
			coresight-name = "coresight-tpdm-modem-1";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <113>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <2>;
			atid = <36 37>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <114>;
					};
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <11>;
			atid = <39>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <115>;
					};
				};
			};
		};

		modem_diag: modem_diag {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			atid = <50>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <116>;
					};
				};
			};
		};

		tpdm_wcss: tpdm@109A4000 {
			compatible = "qcom,coresight-dummy";
			qcom,dummy-source;
			atid = <24>;
			coresight-name = "coresight-tpdm-wcss";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <117>;
					};
				};
			};
		};

		tpdm_tmess_prng: tpdm@10cc9000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			atid = <85>;
			coresight-name = "coresight-tpdm-tmess-prng";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <118>;
					};
				};
			};
		};

		tpdm_tmess_0: tpdm@10cc0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			atid = <85>;
			coresight-name = "coresight-tpdm-tmess-0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <119>;
					};
				};
			};
		};

		tpdm_tmess_1: tpdm@10cc1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";
			atid = <85>;
			coresight-name = "coresight-tpdm-tmess-1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <120>;
					};
				};
			};
		};

		tpdm_wpss: tpdm@10c70000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c70000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-wpss-dsb";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <121>;
					};
				};
			};
		};

		tpdm_wpss1: tpdm@10c71000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x10c71000 0x1000>;
			reg-names = "tpdm-base";
			atid = <78>;
			coresight-name = "coresight-tpdm-wpss-cmb";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <122>;
					};
				};
			};
		};

		wpss_etm: wpss_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-wpss-etm0";
			qcom,inst-id = <3>;
			atid = <44>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <123>;
					};
				};
			};
		};

		funnel_wpss: funnel@10c73000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c73000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-wpss";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <124>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <125>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <126>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <127>;
						source = <128>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_wpss1>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&wpss_etm>;
					};
				};
			};
		};

		funnel_lpass_lpi: funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@5 {
					reg = <5>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_gfx_dl: funnel@10902000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gfx_dl";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_lpass: funnel@10846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_ddr_ch01: funnel@10d22000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_ch01";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_ddr_dl0: funnel@10d03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10d03000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr_dl0";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@3 {
					reg = <3>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_ddr_ch01>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_ddr>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_shrm>;
					};
				};
			};
		};

		funnel_dlct_1: funnel@10c02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c02000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct1";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_rdpm>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_rdpm_mx>;
					};
				};
			};
		};

		tpda_tmess: tpda@10cc4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10cc4000 0x1000>;
			reg-names = "tpda-base";
			qcom,cmb-elem-size = <0 32 1 64 2 32>;
			qcom,dsb-elem-size = <1 32>;
			qcom,tpda-atid = <85>;
			coresight-name = "coresight-tpda-tmess";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_tmess: funnel@10cc5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10cc5000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-tmess";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_modem: tpda@10803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <67>;
			qcom,dsb-elem-size = <0 32>;
			qcom,cmb-elem-size = <0 64>;
			coresight-name = "coresight-tpda-modem";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_modem_q6_dup: funnel@1080d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-modem_q6_dup";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_modem_q6: funnel@1080c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem_q6";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_modem: funnel@10804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@3 {
					reg = <3>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_apss: tpda@12863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x12863000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <66>;
			qcom,dsb-elem-size = <4 32>;
			qcom,cmb-elem-size = <0 32 3 64>;
			coresight-name = "coresight-tpda-apss";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@3 {
					reg = <3>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@4 {
					reg = <4>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_apss: funnel@12810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x12810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@3 {
					reg = <3>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_dl_center: tpda@10c2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c2b000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <78>;
			qcom,dsb-elem-size = <5 32 9 32 11 32 20 32 21 32 25 32 26 32>;
			qcom,cmb-elem-size = <6 32 11 32 12 64 19 32 22 32 24 64 25 64 27 64>;
			coresight-name = "coresight-tpda-dlct0";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@5 {
					reg = <5>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@6 {
					reg = <6>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@9 {
					reg = <9>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@c {
					reg = <11>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@d {
					reg = <12>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@13 {
					reg = <19>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@14 {
					reg = <20>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@15 {
					reg = <21>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@16 {
					reg = <22>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@18 {
					reg = <24>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@19 {
					reg = <25>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1a {
					reg = <26>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1b {
					reg = <27>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_dlct0: funnel@10c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c2c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct0";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@4 {
					reg = <4>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@7 {
					reg = <7>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_dl_south: funnel@109c3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x109c3000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl_south";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@3 {
					reg = <3>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@4 {
					reg = <4>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_dl_south0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
						source = <&tpdm_dl_south1>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_dl_center2: tpda@10ac3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10ac3000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <79>;
			qcom,dsb-elem-size = <7 32 17 32 26 32>;
			qcom,cmb-elem-size = <8 64 13 64 14 64 27 64>;
			coresight-name = "coresight-tpda-dlct2";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@7 {
					reg = <7>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@8 {
					reg = <8>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@d {
					reg = <13>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@e {
					reg = <14>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@11 {
					reg = <17>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1a {
					reg = <26>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1b {
					reg = <27>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_dl_center2: funnel@10ac4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10ac4000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct2";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@4 {
					reg = <4>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@6 {
					reg = <6>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_dl_west: tpda@10c4a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c4a000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <101>;
			coresight-name = "coresight-tpda-dl-west";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0 32 10 32>;

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@10 {
					reg = <10>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_dl_west: funnel@10c4b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c4b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-west";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_dl_lpass: tpda@10c3a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <74>;
			coresight-name = "coresight-tpda-dl-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0 32>;
			qcom,dsb-elem-size = <2 32 10 32>;

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@10 {
					reg = <10>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_dl_lpass: funnel@10c3b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10c3b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-lpass";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_qdss: tpda@10004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";
			qcom,tpda-atid = <65>;
			coresight-name = "coresight-tpda-qdss";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cmb-elem-size = <0 32 1 32>;

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_in0: funnel@10041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@6 {
					reg = <6>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@7 {
					reg = <7>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_in1: funnel@10042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@4 {
					reg = <4>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@5 {
					reg = <5>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@6 {
					reg = <6>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@7 {
					reg = <7>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_merg: funnel@10045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tpda_aoss: tpda@10b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-aoss";
			qcom,tpda-atid = <71>;
			qcom,cmb-elem-size = <0 64 1 64 2 64 3 64>;
			qcom,dsb-elem-size = <4 32>;
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@3 {
					reg = <3>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@4 {
					reg = <4>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_aoss: funnel@10b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-aoss";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@5 {
					reg = <5>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@6 {
					reg = <6>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@7 {
					reg = <7>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		dummy_eud: dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tmc_etf: tmc@10b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		replicator_swao: replicator@10b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_swao";
			qcom,replicator-loses-context;
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		replicator_qdss: replicator@10046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_qdss";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		replicator_etr: replicator@1004e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator_etr";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tmc_etr: tmc@10048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base", "bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <47 0x4e0 0 47 0x520 0>;
			qcom,iommu-dma-addr-pool = <0 0xffc00000>;
			qcom,sw-usb;
			dma-coherent;
			coresight-name = "coresight-tmc-etr";
			coresight-csr = <&csr>;
			csr-atid-offset = <&usb_port0>;
			csr-irqctrl-offset = <108>;
			byte-cntr-name = "byte-cntr";
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		tmc_etr1: tmc@1004f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etr1";
			iommus = <47 0x500 0>;
			qcom,iommu-dma-addr-pool = <0 0xffc00000>;
			dma-coherent;
			coresight-csr = <&csr>;
			csr-atid-offset = <&usb_port0>;
			csr-irqctrl-offset = <112>;
			byte-cntr-name = "byte-cntr1";
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			interrupts = <0x0 0x10d 0x1>;
			interrupt-names = "byte-cntr-irq";
			arm,scatter-gather;
			clocks = <0x31>;
			clock-names = "apb_pclk";

			in-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		csr: csr@10001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,perflsheot-set-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <1>;
		};

		swao_csr: csr@10b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x10b11000 0x1000 0x10b110f8 80>;
			reg-names = "csr-base", "msr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,msr-support;
			qcom,blk-size = <1>;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		qc_cti: cti@10010000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10010000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-qc_cti";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <16>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <&trigout_a>;
		};

		cti0: cti@10c2a000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c2a000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		south_cti: cti@109C2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109c2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dl_south_cti0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		ddr_dl_0_cti_0: cti@10d02000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d02000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		ddr_dl_1_cti_0: cti@10d0c000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d0c000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		ddr_ch01_dl_cti_0: cti@10d21000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d21000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch01_dl_cti_0";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		lpass_dl_cti: cti@10845000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10845000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		gpu_isdb_cti: cti@10961000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10961000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_isdb_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		gpu_cortex_m3: cti@10962000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10962000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-gpu_cortex_m3";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		turing_dl_cti_0: cti@10982000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10982000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			status = "disabled";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		turing_q6_cti: cti@1098b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1098b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_q6_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		wlan_q6_cti: cti@10C7B000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c7b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wlan_q6_cti";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		swao_cti: cti@10b00000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b00000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-swao_cti";
			clocks = <0x31>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cortex_m3: cti@10b13000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b13000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cortex_m3";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		lpass_lpi_cti: cti@10b41000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b41000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_lpi_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		lpass_q6_cti: cti@10b4b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10b4b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_q6_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		apss_cti0: cti@128e0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x128e0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		apss_cti1: cti@128f0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x128f0000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		apss_cti2: cti@12900000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x12900000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		riscv_cti: cti@1282b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1282b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-riscv_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		mss_q6_cti: cti@1080b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x1080b000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_q6_cti";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		mss_vq6_cti: cti@10813000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10813000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_vq6_cti";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		tmess_cti_0: cti@10cc2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc2000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_0";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		tmess_cti_1: cti@10cc3000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cc3000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cti_1";
			qcom,extended_cti;
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		tmess_cpu: cti@10cd1000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10cd1000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-tmess_cpu";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		apss_atb_cti: cti@12862000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x12862000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_atb_cti";
			qcom,extended_cti;
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		ddrss_shrm2: cti@10d11000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10d11000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddrss_shrm2";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		Sierra_A6: cti@10C13000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x10c13000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-sierra_a6";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		wcss0: cti@109AC000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109ac000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-sierra_a6";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		wcss1: cti@109ad000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109ad000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wcss1";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		wcss2: cti@109Ae000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x109ae000 0x1000>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-wcss2";
			status = "disabled";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		ipcb_tgu: tgu@10b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <3>;
			tgu-conditions = <4>;
			tgu-regs = <4>;
			tgu-timer-counters = <8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		spmi_tgu0: tgu@10b0f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <3>;
			tgu-conditions = <4>;
			tgu-regs = <9>;
			tgu-timer-counters = <8>;
			coresight-name = "coresight-tgu-spmi0";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		spmi_tgu1: tgu@10b10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <3>;
			tgu-conditions = <4>;
			tgu-regs = <9>;
			tgu-timer-counters = <8>;
			coresight-name = "coresight-tgu-spmi1";
			clocks = <0x31>;
			clock-names = "apb_pclk";
		};

		etm0 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12040000 0x1000>;
			cpu = <26>;
			coresight-name = "coresight-etm0";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <1>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		etm1 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12140000 0x1000>;
			cpu = <27>;
			coresight-name = "coresight-etm1";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <2>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		etm2 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12240000 0x1000>;
			cpu = <28>;
			coresight-name = "coresight-etm2";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <3>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		etm3 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12340000 0x1000>;
			cpu = <29>;
			coresight-name = "coresight-etm3";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <4>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		etm4 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12440000 0x1000>;
			cpu = <30>;
			coresight-name = "coresight-etm4";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <5>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		etm5 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12540000 0x1000>;
			cpu = <31>;
			coresight-name = "coresight-etm5";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <6>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		etm6 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12640000 0x1000>;
			cpu = <32>;
			coresight-name = "coresight-etm6";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <7>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		etm7 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x12740000 0x1000>;
			cpu = <33>;
			coresight-name = "coresight-etm7";
			qcom,skip-power-up;
			clocks = <0x31>;
			clock-names = "apb_pclk";
			atid = <8>;

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		funnel_etm: funnel@12800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x12800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-etm";
			clocks = <0x31>;
			clock-names = "apb_pclk";

			out-ports {

				port {

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@1 {
					reg = <1>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@2 {
					reg = <2>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@3 {
					reg = <3>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@4 {
					reg = <4>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@5 {
					reg = <5>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@6 {
					reg = <6>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};

				port@7 {
					reg = <7>;

					usb_port0_connector: endpoint {
						remote-endpoint = <&usb_port0>;
					};
				};
			};
		};

		dcc: dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			qcom,transaction_timeout = <0>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0>;

			link_list_0 {
				qcom,curr-link-list = <6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0 0xc222004 1 0 0 0xc263014 1 0 0 0xc2630e0 1 0 0 0xc2630ec 1 0 0 0xc2630a0 16 0 0 0xc2630e8 1 0 0 0xc26313c 1 0 0 0xc223004 1 0 0 0xc265014 1 0 0 0xc2650e0 1 0 0 0xc2650ec 1 0 0 0xc2650a0 16 0 0 0xc2650e8 1 0 0 0xc26513c 1 0 0 0x1780005c 1 0 0 0x1781005c 1 0 0 0x1782005c 1 0 0 0x1783005c 1 0 0 0x1784005c 1 0 0 0x1785005c 1 0 0 0x1786005c 1 0 0 0x1787005c 1 0 0 0x1740003c 1 0 0 0x17600238 1 0 0 0x17600240 11 0 0 0x17600404 1 0 0 0x1760041c 2 0 0 0x17600434 1 0 0 0x1760043c 2 0 0 0x17400438 1 0 0 0x17600044 1 0 0 0x17600500 1 0 0 0x17600504 5 0 0 0x17900908 1 0 0 0x17900c18 1 0 0 0x17ba0810 1 0 0 0x17ba0c50 1 0 0 0x17ba0814 1 0 0 0x17ba0c54 1 0 0 0x17ba0818 1 0 0 0x17ba0c58 1 0 0 0x17ba3a84 2 0 0 0x17ba3500 40 0 0 0x17a80000 16 0 0 0x17a82000 6 0 0 0x17a84000 16 0 0 0x17a86000 6 0 0 0x17a88000 16 0 0 0x17a8a000 6 0 0 0xc201244 1 0 0 0xc202244 1 0 0 0x17b00000 1 0 0 0x17a94030 1 0 0 0x17a9408c 1 0 1 0x17a9409c 120 0 1 0x17a9409c 0 0 1 0x17a94048 1 0 1 0x17a94090 0 0 1 0x17a94090 37 0 0 0x17a94098 1 0 1 0x17a94048 29 0 1 0x17a94090 0 0 1 0x17a94090 37 0 0 0x17a94098 1 0 0 0x17a90030 1 0 0 0x17a9008c 1 0 1 0x17a9009c 120 0 1 0x17a9009c 0 0 1 0x17a90048 1 0 1 0x17a90090 0 0 1 0x17a90090 37 0 0 0x17a90098 1 0 1 0x17a90048 29 0 1 0x17a90090 0 0 1 0x17a90090 37 0 0 0x17a90098 1 0 0 0x17a92030 1 0 0 0x17a9208c 1 0 1 0x17a9209c 120 0 1 0x17a9209c 0 0 1 0x17a92048 1 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 1 0x17a92048 29 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 0 0x221c20a4 1 0 0 0x221c21c4 1 0 0 0x1fc8000 1 0 0 0x17400038 1 0 0 0x17d91020 1 0 0 0x17d92020 1 0 0 0x17d90020 1 0 0 0x17d9134c 1 0 0 0x17d9234c 1 0 0 0x17d9034c 1 0 0 0x17d91300 1 0 0 0x17d92300 1 0 0 0x17d90300 1 0 0 0x17b784a0 12 0 0 0x17b78520 1 0 0 0x17b78588 1 0 0 0x17b78d90 8 0 0 0x17b79010 6 0 0 0x17b79090 6 0 0 0x17b79a90 4 0 0 0x19100010 1 0 0 0x19100020 6 0 0 0x19140010 1 0 0 0x19140020 6 0 0 0x19180010 1 0 0 0x19180020 6 0 0 0x19180410 1 0 0 0x19180420 6 0 0 0x19180848 1 0 0 0x19120008 1 0 0 0x1912000c 1 0 0 0x19160008 1 0 0 0x1916000c 1 0 0 0x191b0008 1 0 0 0x191b000c 1 0 0 0x191b0408 1 0 0 0x191b040c 1 0 0 0x191b1080 1 0 0 0x191b1084 1 0 0 0x191b1088 1 0 2 9 0 0 0 0x191b1090 2 0 2 1 0 0 0 0x191b1098 1 0 0 0x19161080 1 0 0 0x19161084 1 0 0 0x19161088 1 0 2 4 0 0 0 0x19161090 2 0 2 1 0 0 0 0x19161098 1 0 0 0x19121080 1 0 0 0x19121084 1 0 0 0x19121088 1 0 2 4 0 0 0 0x19121090 2 0 2 1 0 0 0 0x19121098 1 0 0 0x191b1000 1 0 0 0x191b1004 1 0 0 0x191b1008 1 0 2 3 0 0 0 0x191b1010 2 0 2 1 0 0 0 0x191b1018 1 0 0 0x19121000 1 0 0 0x19121004 1 0 0 0x19121008 1 0 2 2 0 0 0 0x19121010 2 0 2 1 0 0 0 0x19121018 1 0 0 0x19161000 1 0 0 0x19161004 1 0 0 0x19161008 1 0 2 2 0 0 0 0x19161010 2 0 2 1 0 0 0 0x19161018 1 0 0 0x19130010 1 0 0 0x19131010 1 0 0 0x19132010 1 0 0 0x19170010 1 0 0 0x19171010 1 0 0 0x19172010 1 0 0 0x191b3010 1 0 0 0x191b5010 1 0 0 0x191b6010 1 0 0 0x191b7010 1 0 0 0x191b8010 1 0 0 0x191b9010 1 0 0 0x191ba010 1 0 0 0x191bb010 1 0 0 0x191bc010 1 0 0 0x19120010 1 0 2 4 0 0 0 0x19120030 3 0 2 1 0 0 0 0x19120008 2 0 2 198 0 0 0 0x19120020 2 0 2 1 0 0 0 0x19160010 1 0 2 4 0 0 0 0x19160030 3 0 2 1 0 0 0 0x19160008 2 0 2 198 0 0 0 0x19160020 2 0 2 1 0 0 0 0x191b0010 1 0 2 4 0 0 0 0x191b0030 3 0 2 1 0 0 0 0x191b0008 2 0 2 106 0 0 0 0x191b0020 2 0 2 1 0 0 0 0x191b0410 1 0 2 4 0 0 0 0x191b0430 3 0 2 1 0 0 0 0x191b0408 2 0 2 102 0 0 0 0x191b0420 2 0 2 1 0 0 0 0x19184100 4 0 0 0x19186100 1 0 0 0x17800010 1 0 0 0x17800024 1 0 0 0x17800038 6 0 0 0x17800058 4 0 0 0x1780006c 1 0 0 0x178000f0 2 0 0 0x17810010 1 0 0 0x17810024 1 0 0 0x17810038 6 0 0 0x17810058 4 0 0 0x1781006c 1 0 0 0x178100f0 2 0 0 0x17820010 1 0 0 0x17820024 1 0 0 0x17820038 6 0 0 0x17820058 4 0 0 0x178200f0 2 0 0 0x17830010 1 0 0 0x17830024 1 0 0 0x17830038 6 0 0 0x17830058 4 0 0 0x178300f0 2 0 0 0x17840010 1 0 0 0x17840024 1 0 0 0x17840038 6 0 0 0x17840058 4 0 0 0x178400f0 2 0 0 0x17850010 1 0 0 0x17850024 1 0 0 0x17850038 6 0 0 0x17850058 4 0 0 0x178500f0 2 0 0 0x17860010 1 0 0 0x17860024 1 0 0 0x17860038 6 0 0 0x17860058 4 0 0 0x178600f0 2 0 0 0x17870010 1 0 0 0x17870024 1 0 0 0x17870038 6 0 0 0x17870058 4 0 0 0x178700f0 2 0 0 0x17880010 1 0 0 0x17880024 1 0 0 0x17880038 6 0 0 0x17880058 4 0 0 0x178800f0 2 0 0 0x1788006c 5 0 0 0x17880084 1 0 0 0x178800f4 5 0 0 0x17880118 9 0 0 0x178801c8 1 0 0 0x1782006c 1 0 0 0x1783006c 1 0 0 0x1784006c 1 0 0 0x1785006c 1 0 0 0x1786006c 1 0 0 0x1787006c 1 0 0 0x17880080 1 0 0 0x17880090 5 0 0 0x178800e0 4 0 0 0x17880108 4 0 0 0x17880140 2 0 0 0x1788019c 2 0 0 0x178801b0 6 0 0 0x178801f0 5 0 0 0x17880258 1 0 0 0x17200104 29 0 0 0x17200204 29 0 0 0x17200384 29 0 0 0x17880250 2 0 0 0x1788025c 1 0 0 0x3000304 1 0 0 0x3002028 1 0 0 0x30b0208 3 0 0 0x30b0228 3 0 0 0x30b0248 3 0 0 0x30b0268 3 0 0 0x30b0288 3 0 0 0x30b02a8 3 0 0 0x30b0400 3 0 0 0x3480400 3 0 0 0x17a00010 1 0 0 0x17a10010 1 0 0 0x17a20010 1 0 0 0x17a30010 1 0 0 0x17a00030 1 0 0 0x17a10030 1 0 0 0x17a20030 1 0 0 0x17a20d00 3 0 0 0x17a20d10 3 0 0 0x17a20d30 9 0 0 0x17a30030 1 0 0 0x17a00038 1 0 0 0x17a10038 1 0 0 0x17a20038 1 0 0 0x17a30038 1 0 0 0x17a00040 1 0 0 0x17a10040 1 0 0 0x17a20040 1 0 0 0x17a30040 1 0 0 0x17a00048 1 0 0 0x17a00400 3 0 0 0x17a10400 3 0 0 0x17a20400 3 0 0 0x17a30400 3 0 0 0xb200010 1 0 0 0xb200110 1 0 0 0xb200900 1 0 0 0xb201020 1 0 0 0xb201030 1 0 0 0xb20103c 1 0 0 0xb201200 3 0 0 0xb204510 2 0 0 0xb204520 1 0 0 0x19080024 1 0 0 0x1908002c 1 0 0 0x19080034 1 0 0 0x1908003c 1 0 0 0x19080044 1 0 0 0x1908004c 1 0 0 0x19080058 2 0 0 0x190800c8 1 0 0 0x19080144 1 0 0 0x1908014c 1 0 0 0x19080174 1 0 0 0x1908017c 1 0 0 0x19080184 1 0 0 0x1908018c 1 0 0 0x19080194 1 0 0 0x1908019c 1 0 0 0x190801a4 1 0 0 0x190801ac 3 0 0 0x19091000 1 0 0 0x19092000 1 0 0 0x19093000 1 0 0 0x19093104 1 0 0 0x19094000 1 0 0 0x19094104 1 0 0 0x19095220 1 0 0 0x190a80e4 2 0 0 0x190a80f8 1 0 0 0x190a80f8 5 0 0 0x190a8150 2 0 0 0x190a8164 2 0 0 0x190a8174 4 0 0 0x190a819c 1 0 0 0x190a81cc 1 0 0 0x190a8804 1 0 0 0x190a880c 1 0 0 0x190a8834 1 0 0 0x190a8840 2 0 0 0x190a8854 1 0 0 0x190a8860 3 0 0 0x190a8878 1 0 0 0x190a888c 1 0 0 0x190a9140 10 0 0 0x190a9188 2 0 0 0x190a9198 2 0 0 0x190a91ac 1 0 0 0x190a91b4 1 0 0 0x190a91c4 2 0 0 0x190a91d0 1 0 0 0x190a91e4 1 0 0 0x190aa034 4 0 0 0x190aa04c 1 0 0 0x190aa058 1 0 0 0x190aa064 1 0 0 0x190aa070 1 0 0 0x190a0008 2 0 0 0x190a1008 2 0 0 0x19243400 7 0 0 0x19243420 2 0 0 0x19243430 5 0 0 0x19243460 5 0 0 0x1924390c 1 0 0 0x19243920 1 0 0 0x19250400 2 0 0 0x19250410 3 0 0 0x19250420 2 0 0 0x19250430 1 0 0 0x19250440 1 0 0 0x19250448 1 0 0 0x192504a0 1 0 0 0x192504b0 4 0 0 0x192504d0 2 0 0 0x192504e0 1 0 0 0x19252400 2 0 0 0x19252410 1 0 0 0x19252418 1 0 0 0x19252450 9 0 0 0x19253400 9 0 0 0x19255110 1 0 0 0x19255130 1 0 0 0x19255150 1 0 0 0x19255170 1 0 0 0x19255190 1 0 0 0x19255210 1 0 0 0x19255230 1 0 0 0x192553b0 2 0 0 0x19255840 1 0 0 0x19255920 4 0 0 0x19255b00 8 0 0 0x19255b28 9 0 0 0x19256400 1 0 0 0x19256410 5 0 0 0x19259100 1 0 0 0x19259110 1 0 0 0x19259120 1 0 0 0x19260304 1 0 0 0x19260400 2 0 0 0x19260410 6 0 0 0x19260430 1 0 0 0x19260440 1 0 0 0x19260448 1 0 0 0x192604a0 1 0 0 0x192604b0 4 0 0 0x192604d0 2 0 0 0x192604e0 1 0 0 0x19262400 2 0 0 0x19262410 1 0 0 0x19262418 1 0 0 0x19262420 29 0 0 0x19263400 11 0 0 0x19265110 1 0 0 0x19265130 1 0 0 0x19265150 1 0 0 0x19265170 1 0 0 0x19265190 1 0 0 0x19265210 1 0 0 0x19265230 1 0 0 0x192653b0 2 0 0 0x19265c00 8 0 0 0x19265c28 8 0 0 0x19265c4c 6 0 0 0x19265c70 18 0 0 0x19266400 1 0 0 0x19266410 1 0 0 0x19266418 3 0 0 0x19269100 1 0 0 0x19269110 1 0 0 0x19269120 1 0 0 0x19281814 1 0 0 0x19283814 1 0 0 0x19285014 1 0 0 0x19286c04 1 0 0 0x19286d04 1 0 0 0x1928729c 1 0 0 0x192872a8 1 0 0 0x1928759c 1 0 0 0x192875a8 1 0 0 0x192e0610 4 0 0 0x192e0624 5 0 0 0x192e0640 1 0 0 0x192e0650 4 0 0 0x192e0670 1 0 0 0x192e0680 4 0 0 0x19343400 7 0 0 0x19343420 2 0 0 0x19343430 5 0 0 0x19343460 5 0 0 0x1934390c 1 0 0 0x19343920 1 0 0 0x19350400 2 0 0 0x19350410 3 0 0 0x19350420 2 0 0 0x19350430 1 0 0 0x19350440 1 0 0 0x19350448 1 0 0 0x193504a0 1 0 0 0x193504b0 4 0 0 0x193504d0 2 0 0 0x193504e0 1 0 0 0x19352400 2 0 0 0x19352410 1 0 0 0x19352418 1 0 0 0x19352450 9 0 0 0x19353400 9 0 0 0x19355110 1 0 0 0x19355130 1 0 0 0x19355150 1 0 0 0x19355170 1 0 0 0x19355190 1 0 0 0x19355210 1 0 0 0x19355230 1 0 0 0x193553b0 2 0 0 0x19355840 1 0 0 0x19355920 4 0 0 0x19355b00 8 0 0 0x19355b28 9 0 0 0x19356400 1 0 0 0x19356410 5 0 0 0x19359100 1 0 0 0x19359110 1 0 0 0x19359120 1 0 0 0x19360304 1 0 0 0x19360400 2 0 0 0x19360410 6 0 0 0x19360430 1 0 0 0x19360440 1 0 0 0x19360448 1 0 0 0x193604a0 1 0 0 0x193604b0 4 0 0 0x193604d0 2 0 0 0x193604e0 1 0 0 0x19362400 2 0 0 0x19362410 1 0 0 0x19362418 1 0 0 0x19362420 29 0 0 0x19363400 11 0 0 0x19365110 1 0 0 0x19365130 1 0 0 0x19365150 1 0 0 0x19365170 1 0 0 0x19365190 1 0 0 0x19365210 1 0 0 0x19365230 1 0 0 0x193653b0 2 0 0 0x19365c00 8 0 0 0x19365c28 8 0 0 0x19365c4c 6 0 0 0x19365c70 18 0 0 0x19366400 1 0 0 0x19366410 1 0 0 0x19366418 3 0 0 0x19369100 1 0 0 0x19369110 1 0 0 0x19369120 1 0 0 0x19381814 1 0 0 0x19383814 1 0 0 0x19385014 1 0 0 0x19386c04 1 0 0 0x19386d04 1 0 0 0x1938729c 1 0 0 0x193872a8 1 0 0 0x1938759c 1 0 0 0x193875a8 1 0 0 0x193e0610 4 0 0 0x193e0624 5 0 0 0x193e0640 1 0 0 0x193e0650 4 0 0 0x193e0670 1 0 0 0x193e0680 4 0 0 0x610110 5 0 0 0x19385758 1 0 0 0x19285530 1 0 0 0x1908e008 1 0 0 0x1908e01c 1 0 0 0x1908e030 1 0 0 0x1908e050 1 0 0 0x1908e070 1 0 0 0x1908e948 1 0 0 0x1908f04c 1 0 1 0x19030040 1 0 1 0x1903005c 0x22c000 0 0 0x19030010 1 0 1 0x1903005c 0x22c001 0 0 0x19030010 1 0 1 0x1903005c 0x22c002 0 0 0x19030010 1 0 1 0x1903005c 0x22c003 0 0 0x19030010 1 0 1 0x1903005c 0x22c004 0 0 0x19030010 1 0 1 0x1903005c 0x22c005 0 0 0x19030010 1 0 1 0x1903005c 0x22c006 0 0 0x19030010 1 0 1 0x1903005c 0x22c007 0 0 0x19030010 1 0 1 0x1903005c 0x22c008 0 0 0x19030010 1 0 1 0x1903005c 0x22c009 0 0 0x19030010 1 0 1 0x1903005c 0x22c00a 0 0 0x19030010 1 0 1 0x1903005c 0x22c00b 0 0 0x19030010 1 0 1 0x1903005c 0x22c00c 0 0 0x19030010 1 0 1 0x1903005c 0x22c00d 0 0 0x19030010 1 0 1 0x1903005c 0x22c00e 0 0 0x19030010 1 0 1 0x1903005c 0x22c00f 0 0 0x19030010 1 0 1 0x1903005c 0x22c010 0 0 0x19030010 1 0 1 0x1903005c 0x22c011 0 0 0x19030010 1 0 1 0x1903005c 0x22c012 0 0 0x19030010 1 0 1 0x1903005c 0x22c013 0 0 0x19030010 1 0 1 0x1903005c 0x22c014 0 0 0x19030010 1 0 1 0x1903005c 0x22c015 0 0 0x19030010 1 0 1 0x1903005c 0x22c016 0 0 0x19030010 1 0 1 0x1903005c 0x22c017 0 0 0x19030010 1 0 1 0x1903005c 0x22c018 0 0 0x19030010 1 0 1 0x1903005c 0x22c019 0 0 0x19030010 1 0 1 0x1903005c 0x22c01a 0 0 0x19030010 1 0 1 0x1903005c 0x22c01b 0 0 0x19030010 1 0 1 0x1903005c 0x22c01c 0 0 0x19030010 1 0 1 0x1903005c 0x22c01d 0 0 0x19030010 1 0 1 0x1903005c 0x22c01e 0 0 0x19030010 1 0 1 0x1903005c 0x22c01f 0 0 0x19030010 1 0 1 0x1903005c 0x22c300 0 0 0x19030010 1 0 1 0x1903005c 0x22c341 0 0 0x19030010 1 0 1 0x1903005c 0x22c7b1 0 0 0x19030010 1 0>;
			};

			link_list_1 {
				qcom,curr-link-list = <4>;
				qcom,data-sink = "sram";
				qcom,link-list = <0 0x190e0008 1 0 0 0x190e0010 1 0 0 0x190e0018 1 0 0 0x190e0020 8 0 0 0x190e0240 1 0 0 0x190e0248 1 0 0 0x190e5008 1 0 0 0x190e5018 1 0 2 6 0 0 0 0x190e5010 2 0 2 1 0 0 0 0x3c40008 1 0 0 0x3c40010 1 0 0 0x3c40018 1 0 0 0x3c40020 8 0 0 0x3c4b040 1 0 0 0x3c4b048 1 0 0 0x3c44010 1 0 0 0x3c46010 1 0 0 0x3c41008 1 0 0 0x3c41018 1 0 2 5 0 0 0 0x3c41010 2 0 2 1 0 0 0 0x3c4a100 1 0 0 0x1740008 1 0 0 0x1740010 1 0 0 0x1740018 1 0 0 0x1740020 1 0 0 0x1740024 1 0 0 0x1740028 1 0 0 0x174002c 1 0 0 0x1740030 1 0 0 0x1740240 1 0 0 0x1740248 1 0 0 0x1741008 1 0 0 0x1741018 1 0 2 6 0 0 0 0x1741010 2 0 2 1 0 0 0 0x1753010 1 0 0 0x1754010 1 0 0 0x1755010 1 0 0 0x1756010 1 0 0 0x1757010 1 0 0 0x1758010 1 0 0 0x1759010 1 0 0 0x1740300 2 0 0 0x1680008 1 0 0 0x1680010 1 0 0 0x1680018 1 0 0 0x1680020 8 0 0 0x1680240 1 0 0 0x1680248 1 0 0 0x1691010 1 0 0 0x1694010 1 0 0 0x1695010 1 0 0 0x1696010 1 0 0 0x1697010 1 0 0 0x1698010 1 0 0 0x1699010 1 0 0 0x1681008 1 0 0 0x1681018 1 0 2 6 0 0 0 0x1681010 2 0 2 1 0 0 0 0x16e0000 3 0 0 0x16e0010 1 0 0 0x16e0018 1 0 0 0x16e0020 8 0 0 0x16e0240 1 0 0 0x16e0248 1 0 0 0x1711010 1 0 0 0x1713010 1 0 0 0x1716010 1 0 0 0x16f2010 1 0 0 0x16c0008 1 0 0 0x16c0010 1 0 0 0x16c0018 1 0 0 0x16c0020 8 0 0 0x16c0240 1 0 0 0x16c0248 1 0 0 0x16c7010 1 0 0 0x1700008 1 0 0 0x1700010 1 0 0 0x1700018 1 0 0 0x1700020 5 0 0 0x1700240 1 0 0 0x1700248 1 0 0 0x170e010 1 0 0 0x170f010 1 0 0 0x1710010 1 0 0 0x1711010 1 0 0 0x1712010 1 0 0 0x1713010 1 0 0 0x1714010 1 0 0 0x1716010 1 0 0 0x16e1008 1 0 0 0x16e1018 1 0 2 3 0 0 0 0x16e1010 2 0 2 1 0 0 0 0x16c1008 1 0 0 0x16c1018 1 0 2 3 0 0 0 0x16c1010 2 0 2 1 0 0 0 0x1701008 1 0 0 0x1701018 1 0 2 6 0 0 0 0x1701010 2 0 2 1 0 0 0 0x16e1008 1 0 0 0x16e1018 1 0 2 2 0 0 0 0x16e1010 2 0 2 1 0 0 0 0x1500008 1 0 0 0x1500010 1 0 0 0x1500018 1 0 0 0x1500020 8 0 0 0x1500240 5 0 0 0x1500258 1 0 0 0x1500440 1 0 0 0x1500448 1 0 0 0x1502008 1 0 0 0x1502018 1 0 2 8 0 0 0 0x1502010 2 0 2 1 0 0 0 0x1502088 1 0 0 0x1502098 1 0 2 3 0 0 0 0x1502090 2 0 2 1 0 0 0 0x1502288 1 0 0 0x1502298 1 0 2 2 0 0 0 0x1502290 2 0 2 1 0 0 0 0x1502188 1 0 0 0x1502198 1 0 2 2 0 0 0 0x1502190 2 0 2 1 0 0 0 0x1502208 1 0 0 0x1502218 1 0 2 2 0 0 0 0x1502210 2 0 2 1 0 0 0 0x1502288 1 0 0 0x1502298 1 0 2 2 0 0 0 0x1502290 2 0 2 1 0 0 0 0x1510008 1 0 0 0x1510010 1 0 0 0x1510018 1 0 0 0x1510020 8 0 0 0x1510240 1 0 0 0x1510248 1 0 0 0x1510440 1 0 0 0x1510448 1 0 0 0x1512008 1 0 0 0x1512018 1 0 2 11 0 0 0 0x1512010 2 0 2 1 0 0 0 0x1512088 1 0 0 0x1512098 1 0 2 2 0 0 0 0x1512090 2 0 2 1 0 0 0 0x1506100 1 0 0 0x1515100 1 0 0 0x1513100 1 0 0 0xb281024 1 0 0 0xbde1034 1 0 0 0xb201020 2 0 0 0xb211020 2 0 0 0xb221020 2 0 0 0xb231020 2 0 0 0xb204520 1 0 0 0xbde182c 1 0 0 0xbdf0234 1 0 0 0xbbf3904 1 0 0 0xbbf0004 1 0 0 0xbbf034c 1 0 0 0xbbf0800 1 0 0 0xc230000 6 0 0 0x17d80100 200 0 0 0x17d9001c 1 0 0 0x17d900dc 1 0 0 0x17d900e8 1 0 0 0x17d90320 1 0 0 0x17d9101c 1 0 0 0x17d910dc 1 0 0 0x17d910e8 1 0 0 0x17d91320 6 0 0 0x17d9201c 1 0 0 0x17d920dc 1 0 0 0x17d920e8 1 0 0 0x17d92320 1 0 0 0x17d80000 3 0 0 0x17d80010 2 0 0 0x17d90000 4 0 0 0x17d90014 2 0 0 0x17d90024 22 0 0 0x17d90080 5 0 0 0x17d900b0 1 0 0 0x17d900b8 2 0 0 0x17d900d0 3 0 0 0x17d900e0 2 0 0 0x17d900ec 2 0 0 0x17d90100 40 0 0 0x17d90200 40 0 0 0x17d90304 4 0 0 0x17d90350 30 0 0 0x17d903e0 2 0 0 0x17d90404 1 0 0 0x17d91000 4 0 0 0x17d91014 2 0 0 0x17d91024 22 0 0 0x17d91080 8 0 0 0x17d910b0 1 0 0 0x17d910b8 2 0 0 0x17d910d0 3 0 0 0x17d910e0 2 0 0 0x17d910ec 2 0 0 0x17d91100 40 0 0 0x17d91200 40 0 0 0x17d91304 4 0 0 0x17d91324 3 0 0 0x17d91350 34 0 0 0x17d913e0 5 0 0 0x17d91404 1 0 0 0x17d92000 4 0 0 0x17d92014 2 0 0 0x17d92024 22 0 0 0x17d92080 6 0 0 0x17d920b0 1 0 0 0x17d920b8 2 0 0 0x17d920d0 3 0 0 0x17d920e0 2 0 0 0x17d920ec 2 0 0 0x17d92100 40 0 0 0x17d92200 40 0 0 0x17d92304 4 0 0 0x17d92320 2 0 0 0x17d92350 31 0 0 0x17d923e0 3 0 0 0x17d92404 1 0 0 0x17d98000 8 0 0 0x17d98020 2 0 0 0x17220000 1 0 0 0x17220008 1 0 0 0x17220010 1 0 0 0x17220018 1 0 0 0x17220020 1 0 0 0x17220028 1 0 0 0x17220040 1 0 0 0x17220048 1 0 0 0x17220050 1 0 0 0x17220060 1 0 0 0x17220068 1 0 0 0x17220080 1 0 0 0x17220088 1 0 0 0x17220090 1 0 0 0x172200a0 1 0 0 0x172200a8 1 0 0 0x172200c0 1 0 0 0x172200c8 1 0 0 0x172200d0 1 0 0 0x172200e0 1 0 0 0x172200e8 1 0 0 0x17220100 1 0 0 0x17220108 1 0 0 0x17220110 1 0 0 0x17220120 1 0 0 0x17220128 1 0 0 0x17220140 1 0 0 0x17220148 1 0 0 0x17220150 1 0 0 0x17220160 1 0 0 0x17220168 1 0 0 0x17220180 1 0 0 0x17220188 1 0 0 0x17220190 1 0 0 0x172201a0 1 0 0 0x172201a8 1 0 0 0x172201c0 1 0 0 0x172201c8 1 0 0 0x172201d0 1 0 0 0x172201e0 1 0 0 0x172201e8 1 0 0 0x17220200 1 0 0 0x17220208 1 0 0 0x17220210 1 0 0 0x17220220 1 0 0 0x17220228 1 0 0 0x17220240 1 0 0 0x17220248 1 0 0 0x17220250 1 0 0 0x17220260 1 0 0 0x17220268 1 0 0 0x17220280 1 0 0 0x17220288 1 0 0 0x17220290 1 0 0 0x172202a0 1 0 0 0x172202a8 1 0 0 0x172202c0 1 0 0 0x172202c8 1 0 0 0x172202d0 1 0 0 0x172202e0 1 0 0 0x172202e8 1 0 0 0x17220300 1 0 0 0x17220308 1 0 0 0x17220310 1 0 0 0x17220320 1 0 0 0x17220328 1 0 0 0x17220340 1 0 0 0x17220348 1 0 0 0x17220350 1 0 0 0x17220360 1 0 0 0x17220368 1 0 0 0x1722e000 1 0 0 0x1722e800 1 0 0 0x1722e808 1 0 0 0x1722ffbc 1 0 0 0x1722ffc8 1 0 0 0x1722ffd0 12 0 0 0xec80010 1 0 0 0xec81000 1 0 0 0xec81010 16 0 0 0xec81050 16 0 0 0xec81090 16 0 0 0xec810d0 16 0 0 0x4080304 1 0 0 0x4082028 1 0 0 0x4130208 3 0 0 0x4130228 3 0 0 0x4130248 3 0 0 0x4130268 3 0 0 0x4130288 3 0 0 0x41302a8 3 0 0 0x4130400 3 0 0 0x4200400 3 0 0 0x19142010 1 0 0 0x19102010 1 0 0 0x8a00304 1 0 0 0x8a02028 1 0 0 0x8ab0208 3 0 0 0x8ab0228 3 0 0 0x8ab0248 3 0 0 0x8ab0268 3 0 0 0x8ab0288 3 0 0 0x8ab02a8 3 0 0 0x8ab0400 3 0 0 0x8b00400 3 0 0 0x8a8c124 1 0 0 0x8a8c01c 1 0 0 0x8b00038 1 0 0 0x8b00040 1 0 0 0x8a8c138 1 0 0 0x8b00208 3 0 0 0x8b00228 3 0 0 0x8b00248 3 0 0 0x8b00268 3 0 0 0x8a8c124 1 0 0 0x8a8c01c 1 0 0 0x8b00038 1 0 0 0x8b00040 1 0 0 0x8a8c138 1 0 0 0x8aa3020 2 0 0 0x8aa3000 2 0 0 0x8aa2000 2 0 0 0x8a90500 32 0 0 0x12015c 2 0 0 0x120464 2 0 0 0x12c15c 2 0 0 0x12c464 2 0 0 0x188040 1 0 0 0x1a0884 1 0 0 0x120018 4 0 0 0x12002c 3 0 0 0x12015c 2 0 0 0x120464 2 0 0 0x121004 1 0 0 0x12100c 2 0 0 0x124004 1 0 0 0x12400c 2 0 0 0x125004 1 0 0 0x125010 1 0 0 0x127004 3 0 0 0x127140 1 0 0 0x127274 1 0 0 0x1273a8 1 0 0 0x1274dc 1 0 0 0x128004 3 0 0 0x128140 1 0 0 0x128274 1 0 0 0x1283a8 1 0 0 0x1284dc 1 0 0 0x12c15c 2 0 0 0x12c464 2 0 0 0x12a004 1 0 0 0x12b004 1 0 0 0x12b00c 1 0 0 0x12c018 1 0 0 0x12c020 1 0 0 0x12c028 1 0 0 0x12c030 5 0 0 0x12c174 1 0 0 0x12c2a8 1 0 0 0x12c2c8 7 0 0 0x12d004 2 0 0 0x12f004 3 0 0 0x12f014 18 0 0 0x12f77c 7 0 0 0x130004 2 0 0 0x131000 2 0 0 0x132004 1 0 0 0x133000 1 0 0 0x13300c 1 0 0 0x133140 1 0 0 0x13314c 1 0 0 0x134004 1 0 0 0x135004 2 0 0 0x136004 7 0 0 0x137004 3 0 0 0x137014 1 0 0 0x142004 2 0 0 0x142014 2 0 0 0x143004 3 0 0 0x144004 6 0 0 0x146004 2 0 0 0x147004 2 0 0 0x148004 1 0 0 0x149018 1 0 0 0x149020 2 0 0 0x14905c 3 0 0 0x149084 3 0 0 0x14a004 2 0 0 0x14b004 3 0 0 0x14b028 2 0 0 0x14c004 3 0 0 0x14d000 1 0 0 0x150004 7 0 0 0x151004 1 0 0 0x15100c 2 0 0 0x153000 6 0 0 0x154004 8 0 0 0x156004 4 0 0 0x15602c 2 0 0 0x157000 6 0 0 0x15701c 2 0 0 0x158000 4 0 0 0x158174 3 0 0 0x159004 1 0 0 0x15e004 2 0 0 0x172008 2 0 0 0x172018 1 0 0 0x174000 1 0 0 0x175000 1 0 0 0x176000 1 0 0 0x17a004 1 0 0 0x17b018 3 0 0 0x17b028 1 0 0 0x17b030 2 0 0 0x17b03c 1 0 0 0x17b044 1 0 0 0x17b08c 3 0 0 0x181004 6 0 0 0x181154 1 0 0 0x184004 24 0 0 0x184794 1 0 0 0x18479c 1 0 0 0x1847a4 1 0 0 0x1847ac 2 0 0 0x1847b8 10 0 0 0x186004 6 0 0 0x187018 1 0 0 0x187020 3 0 0 0x187064 1 0 0 0x18706c 1 0 0 0x1870a4 1 0 0 0x1870c0 1 0 0 0x1870d4 1 0 0 0x188040 1 0 0 0x18a004 6 0 0 0x18a04c 5 0 0 0x192004 15 0 0 0x1923f0 1 0 0 0x1923f8 3 0 0 0x193004 2 0 0 0x193140 1 0 0 0x194004 1 0 0 0x198004 1 0 0 0x199018 1 0 0 0x199020 1 0 0 0x199028 2 0 0 0x199164 3 0 0 0x19a000 9 0 0 0x19a28c 3 0 0 0x19b004 3 0 0 0x1a0884 1 0 0 0x1a915c 2 0 0 0x1a9464 2 0 0 0x1a0004 1 0 0 0x1a000c 1 0 0 0x1a0014 1 0 0 0x1a8004 1 0 0 0x1b0134 2 0 0 0x1b0154 9 0 0 0x1b017c 1 0 0 0x1b2004 7 0 0 0x1b3004 2 0 0 0x1b3028 1 0 0 0x1b3048 1 0 0 0x100000 2 0 0 0x101000 2 0 0 0x102000 2 0 0 0x103000 2 0 0 0x104000 2 0 0 0x105000 2 0 0 0x106000 2 0 0 0x107000 2 0 0 0x108000 2 0 0 0x109000 2 0 0 0x10a000 2 0 0 0x116100 1 0 0 0x120004 2 0 0 0x127028 1 0 0 0x12715c 1 0 0 0x127290 1 0 0 0x1273c4 1 0 0 0x1274f8 1 0 0 0x128028 1 0 0 0x12815c 1 0 0 0x128290 1 0 0 0x1283c4 1 0 0 0x1284f8 1 0 0 0x12c004 2 0 0 0x12c058 1 0 0 0x133028 1 0 0 0x146020 1 0 0 0x149004 2 0 0 0x151028 1 0 0 0x154164 1 0 0 0x16301c 1 0 0 0x163024 1 0 0 0x16302c 1 0 0 0x163034 1 0 0 0x165000 1 0 0 0x165008 1 0 0 0x165010 1 0 0 0x165018 1 0 0 0x166000 1 0 0 0x166008 1 0 0 0x166010 1 0 0 0x166018 1 0 0 0x167000 1 0 0 0x167008 1 0 0 0x167010 1 0 0 0x167018 1 0 0 0x16a000 1 0 0 0x16a008 1 0 0 0x16a010 1 0 0 0x16a018 1 0 0 0x17901c 1 0 0 0x179024 1 0 0 0x17902c 1 0 0 0x179034 1 0 0 0x17b004 2 0 0 0x184078 1 0 0 0x186038 1 0 0 0x187004 2 0 0 0x193024 1 0 0 0x199004 2 0 0 0x199044 1 0 0 0x1b101c 1 0 0 0x1b1024 1 0 0 0x1b102c 1 0 0 0x1b1034 1 0 0 0xc2a0000 2 0 0 0xc2a1000 2 0 0 0xc2a900c 1 0 0 0xc2a901c 1 0 0 0xc2a9024 1 0 0 0x17260000 1 0 0 0x17260014 1 0 0 0x17280000 1 0 0 0x17280014 1 0 0 0x172a0000 1 0 0 0x172a0014 1 0 0 0x172c0000 1 0 0 0x172c0014 1 0 0 0x172e0000 1 0 0 0x172e0014 1 0 0 0x17421000 16 0 0 0x17206138 1 0 0 0x17206140 1 0 0 0x17206148 1 0 0 0xc2f0000 1 0 0 0xc2f1000 1 0 0 0xc2f1004 1 0 0 0xc2a8014 1 0 0 0xc2a8030 1 0 0 0xc2a8028 1 0 0 0xc2a8130 1 0 0 0x190a8188 1 0 0 0x190a818c 1 0 0 0x190a8198 1 0 0 0x190a8194 1 0 0 0xc2f3000 1 0 0 0xc2a8038 1 0 0 0xc2a80dc 1 0 0 0xc2a80e0 1 0 0 0xc2a80e4 1 0 0 0xc2a80e8 1 0 0 0xc2a803c 1 0 0 0xc2a81a0 1 0 0 0xc2a8180 1 0 0 0xc2a8178 1 0 0 0xc2a817c 1 0 0 0xc2a8048 1 0 0 0xadf4004 1 0 0 0xadf2004 1 0 0 0xadf3004 1 0 0 0xadf302c 1 0 0 0xadf300c 1 0>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <&dump_mem>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <1>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <2>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <3>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <4>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <5>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <6>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <7>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <&usb_port0>;
			};

			l1_icache0 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <96>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <97>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <98>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <99>;
			};

			l1_icache400 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <100>;
			};

			l1_icache500 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <101>;
			};

			l1_icache600 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <102>;
			};

			l1_icache700 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <103>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <128>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&usb_port0>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&tpdm_wpss1>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&usb_port0>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&wpss_etm>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&usb_port0>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&usb_port0>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <&usb_port0>;
			};

			l1_itlb600 {
				qcom,dump-size = <&ts_spi_reset_suspend>;
				qcom,dump-id = <38>;
			};

			l1_itlb700 {
				qcom,dump-size = <&ts_spi_reset_suspend>;
				qcom,dump-id = <39>;
			};

			l1_dtlb600 {
				qcom,dump-size = <&ts_spi_reset_suspend>;
				qcom,dump-id = <70>;
			};

			l1_dtlb700 {
				qcom,dump-size = <&ts_spi_reset_suspend>;
				qcom,dump-id = <71>;
			};

			l2_cache600 {
				qcom,dump-size = <0x48100>;
				qcom,dump-id = <&usb_port0>;
			};

			l2_cache700 {
				qcom,dump-size = <0x48100>;
				qcom,dump-id = <&usb_port0>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <&usb_port0>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <&usb_port0>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <&dump_mem>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <&CLUSTER_PD>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <&VDD_CX_LEVEL>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <&VDD_MX_LEVEL>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <&tlmm>;
			};

			l2_tlb700 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <&L21B>;
			};

			rpmh {
				qcom,dump-size = <0x400000>;
				qcom,dump-id = <&usb_port0>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <&usb_port0>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <&usb_port0>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <&usb_port0>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <&usb_port0>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&usb_port0>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&usb_port0>;
			};

			etr1_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&usb_port0>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&usb_port0>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <&usb_port0>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <&usb_port0>;
			};

			osm_reg {
				qcom,dump-size = <1024>;
				qcom,dump-id = <&usb_port0>;
			};

			pcu_reg {
				qcom,dump-size = <1024>;
				qcom,dump-id = <&qmi_sensor>;
			};

			fsm_data {
				qcom,dump-size = <1024>;
				qcom,dump-id = <&tsens0>;
			};
		};

		cpu_feature_id: cpufeatureid@0x221C8E14 {
			compatible = "qcom,cpu-feature-id";
			reg = <0x221c8e14 4>;
			reg-names = "cpu-feature-id";
		};

		intc: interrupt-controller@17200000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			interrupt-controller;
			#redistributor-regions = <1>;
			redistributor-stride = <0 0x20000>;
			reg = <0x17200000 0x10000 0x17260000 0x100000>;
			interrupts = <0x1 0x9 0x8>;
		};

		wdog: qcom,wdt@17410000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17410000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x4 0x0 0x1 0x4>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			status = "disabled";
		};

		arch_timer: timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			clock-frequency = <0x124f800>;
			always-on;
		};

		apps_rsc: rsc@17a00000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <2>;
			qcom,tcs-config = <2 2 0 3 1 3 3 0 4 0>;
			power-domains = <&CLUSTER_PD>;

			rpmhcc: qcom,rpmhclk {
				compatible = "qcom,ravelin-rpmh-clk";
				#clock-cells = <1>;
			};

			disp_bcm_voter: bcm_voter {
				compatible = "qcom,bcm-voter";
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				pm6450_s1_level: regulator-pm6450-s1-level {
					regulator-name = "pm6450_s1_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";
				proxy-supply = <&VDD_CX_LEVEL>;

				pm6450_s5_level: regulator-pm6450-s5-level {
					regulator-name = "pm6450_s5_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <&cx_pe>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <384 65535>;
				};

				pm6450_s5_level_ao: regulator-pm6450-s5-level-ao {
					regulator-name = "pm6450_s5_level_ao";
					qcom,set = <1>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};

				cx_cdev: regulator-cdev {
					compatible = "qcom,rpmh-reg-cdev";
					mboxes = <2 0>;
					qcom,reg-resource-name = "cx";
					#cooling-cells = <2>;
				};
			};

			rpmh-regulator-ebilvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "ebi.lvl";

				pm6450_s6_level: regulator-pm6450-s6-level {
					regulator-name = "pm6450_s6_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-smpb7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb7";

				pm6450_s7: regulator-pm6450-s7 {
					regulator-name = "pm6450_s7";
					qcom,set = <3>;
					regulator-min-microvolt = <1010000>;
					regulator-max-microvolt = <1170000>;
					qcom,init-voltage = <1120000>;
				};
			};

			rpmh-regulator-smpb8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb8";

				pm6450_s8: regulator-pm6450-s8 {
					regulator-name = "pm6450_s8";
					qcom,set = <3>;
					regulator-min-microvolt = <382000>;
					regulator-max-microvolt = <1744000>;
					qcom,init-voltage = <1352000>;
				};
			};

			rpmh-regulator-smpb9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpb9";

				pm6450_s9: regulator-pm6450-s9 {
					regulator-name = "pm6450_s9";
					qcom,set = <3>;
					regulator-min-microvolt = <1856000>;
					regulator-max-microvolt = <2040000>;
					qcom,init-voltage = <1872000>;
				};
			};

			rpmh-regulator-ldob1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l1: regulator-pm6450-l1 {
					regulator-name = "pm6450_l1";
					qcom,set = <3>;
					regulator-min-microvolt = <312000>;
					regulator-max-microvolt = <650000>;
					qcom,init-voltage = <504000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				pm6450_l2_level: regulator-pm6450-l2-level {
					regulator-name = "pm6450_l2_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ldob3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l3: regulator-pm6450-l3 {
					regulator-name = "pm6450_l3";
					qcom,set = <3>;
					regulator-min-microvolt = <870000>;
					regulator-max-microvolt = <970000>;
					qcom,init-voltage = <904000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l4: regulator-pm6450-l4 {
					regulator-name = "pm6450_l4";
					qcom,set = <3>;
					regulator-min-microvolt = <530000>;
					regulator-max-microvolt = <860000>;
					qcom,init-voltage = <808000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l5: regulator-pm6450-l5 {
					regulator-name = "pm6450_l4";
					qcom,set = <3>;
					regulator-min-microvolt = <312000>;
					regulator-max-microvolt = <1052000>;
					qcom,init-voltage = <880000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l6: regulator-pm6450-l6 {
					regulator-name = "pm6450_l6";
					qcom,set = <3>;
					regulator-min-microvolt = <751000>;
					regulator-max-microvolt = <824000>;
					qcom,init-voltage = <824000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l7: regulator-pm6450-l7 {
					regulator-name = "pm6450_l7";
					qcom,set = <3>;
					regulator-min-microvolt = <830000>;
					regulator-max-microvolt = <920000>;
					qcom,init-voltage = <912000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				pm6450_l8_level: regulator-pm6450-l8-level {
					regulator-name = "pm6450_l8_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ldob9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l9: regulator-pm6450-l9 {
					regulator-name = "pm6450_l9";
					qcom,set = <3>;
					regulator-min-microvolt = <504000>;
					regulator-max-microvolt = <824000>;
					qcom,init-voltage = <752000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l10: regulator-pm6450-l10 {
					regulator-name = "pm6450_l10";
					qcom,set = <3>;
					regulator-min-microvolt = <824000>;
					regulator-max-microvolt = <901000>;
					qcom,init-voltage = <824000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l11: regulator-pm6450-l11 {
					regulator-name = "pm6450_l11";
					qcom,set = <3>;
					regulator-min-microvolt = <312000>;
					regulator-max-microvolt = <752000>;
					qcom,init-voltage = <348000>;
				};
			};

			rpmh-regulator-ldob12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l12: regulator-pm6450-l12 {
					regulator-name = "pm6450_l12";
					qcom,set = <3>;
					regulator-min-microvolt = <1080000>;
					regulator-max-microvolt = <1304000>;
					qcom,init-voltage = <1080000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l13: regulator-pm6450-l13 {
					regulator-name = "pm6450_l13";
					qcom,set = <3>;
					regulator-min-microvolt = <1080000>;
					regulator-max-microvolt = <1304000>;
					qcom,init-voltage = <1200000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob14";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l14: regulator-pm6450-l14 {
					regulator-name = "pm6450_l14";
					qcom,set = <3>;
					regulator-min-microvolt = <1245000>;
					regulator-max-microvolt = <1304000>;
					qcom,init-voltage = <1150000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob15";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l15: regulator-pm6450-l15 {
					regulator-name = "pm6450_l15";
					qcom,set = <3>;
					regulator-min-microvolt = <1000000>;
					regulator-max-microvolt = <1304000>;
					qcom,init-voltage = <1150000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob16";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l16: regulator-pm6450-l16 {
					regulator-name = "pm6450_l16";
					qcom,set = <3>;
					regulator-min-microvolt = <312000>;
					regulator-max-microvolt = <1260000>;
					qcom,init-voltage = <1200000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob17 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob17";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,disable-mode = <2>;

				pm6450_l17: regulator-pm6450-l17 {
					regulator-name = "pm6450_l17";
					qcom,set = <3>;
					regulator-min-microvolt = <1200000>;
					regulator-max-microvolt = <1200000>;
					qcom,init-voltage = <1200000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob18";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l18: regulator-pm6450-l18 {
					regulator-name = "pm6450_l18";
					qcom,set = <3>;
					regulator-min-microvolt = <1504000>;
					regulator-max-microvolt = <2000000>;
					qcom,init-voltage = <1504000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob19 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob19";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l19: regulator-pm6450-l19 {
					regulator-name = "pm6450_l19";
					qcom,set = <3>;
					regulator-min-microvolt = <1700000>;
					regulator-max-microvolt = <1950000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob20 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob20";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l20: regulator-pm6450-l20 {
					regulator-name = "pm6450_l20";
					qcom,set = <3>;
					regulator-min-microvolt = <1700000>;
					regulator-max-microvolt = <1900000>;
					qcom,init-voltage = <1700000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob21 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob21";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l21: regulator-pm6450-l21 {
					regulator-name = "pm6450_l21";
					qcom,set = <3>;
					regulator-min-microvolt = <1504000>;
					regulator-max-microvolt = <2000000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob22 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob22";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l22: regulator-pm6450-l22 {
					regulator-name = "pm6450_l22";
					qcom,set = <3>;
					regulator-min-microvolt = <1504000>;
					regulator-max-microvolt = <2000000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob23 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob23";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l23: regulator-pm6450-l23 {
					regulator-name = "pm6450_l23";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <1980000>;
					qcom,init-voltage = <1800000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob24 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob24";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l24: regulator-pm6450-l24 {
					regulator-name = "pm6450_l24";
					qcom,set = <3>;
					regulator-min-microvolt = <2700000>;
					regulator-max-microvolt = <3544000>;
					qcom,init-voltage = <2700000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob25 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob25";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l25: regulator-pm6450-l25 {
					regulator-name = "pm6450_l25";
					qcom,set = <3>;
					regulator-min-microvolt = <2700000>;
					regulator-max-microvolt = <3544000>;
					qcom,init-voltage = <3072000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob26 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob26";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l26: regulator-pm6450-l26 {
					regulator-name = "pm6450_l26";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <3300000>;
					qcom,init-voltage = <1620000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob27 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob27";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l27: regulator-pm6450-l27 {
					regulator-name = "pm6450_l27";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <3300000>;
					qcom,init-voltage = <1620000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldob28 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldob28";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm6450_l28: regulator-pm6450-l28 {
					regulator-name = "pm6450_l28";
					qcom,set = <3>;
					regulator-min-microvolt = <1620000>;
					regulator-max-microvolt = <3300000>;
					qcom,init-voltage = <2700000>;
					qcom,init-mode = <4>;
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <2 4>;
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,disable-mode = <2>;

				pm8010l_l1: regulator-pm8010-l1 {
					regulator-name = "pm8010_l1";
					qcom,set = <3>;
					regulator-min-microvolt = <530000>;
					regulator-max-microvolt = <864000>;
					qcom,init-voltage = <530000>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";

				pm8010l_l3: regulator-pm8010-l3 {
					regulator-name = "pm8010_l3";
					qcom,set = <3>;
					regulator-min-microvolt = <3000000>;
					regulator-max-microvolt = <3000000>;
					qcom,init-voltage = <3000000>;
					regulator-boot-on;
					regulator-always-on;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";

				pm8010_l4: regulator-pm8010-l4 {
					regulator-name = "pm8010_l4";
					qcom,set = <3>;
					regulator-min-microvolt = <2600000>;
					regulator-max-microvolt = <3312000>;
					qcom,init-voltage = <2700000>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";

				pm8010_l5: regulator-pm8010-l5 {
					regulator-name = "pm8010_l5";
					qcom,set = <3>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";

				pm8010_l6: regulator-pm8010-l6 {
					regulator-name = "pm8010_l6";
					qcom,set = <3>;
					regulator-min-microvolt = <2800000>;
					regulator-max-microvolt = <3312000>;
					qcom,init-voltage = <3000000>;
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe7";
				qcom,regulator-type = "pmic5-ldo";

				pm8010_l7: regulator-pm8010-l7 {
					regulator-name = "pm8010_l7";
					qcom,set = <3>;
					regulator-min-microvolt = <2500000>;
					regulator-max-microvolt = <3544000>;
					qcom,init-voltage = <3000000>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";
				proxy-supply = <&VDD_MX_LEVEL>;

				pmg1110_s1_level: regulator-pmg1110-s1-level {
					regulator-name = "pmg1110_s1_level";
					qcom,set = <3>;
					regulator-min-microvolt = <16>;
					regulator-max-microvolt = <65535>;
					qcom,init-voltage-level = <&cx_pe>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <384 65535>;
				};
			};

			rpmh-regulator-sf1-vreg-enable {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpioi7";
				status = "disabled";

				sf1_vreg_enable: regulator-sf1-vreg-enable {
					regulator-name = "sf1_vreg_enable";
					qcom,set = <3>;
				};
			};

			rpmh-regulator-sf1-vreg-mode {
				compatible = "qcom,rpmh-xob-regulator";
				qcom,resource-name = "gpioi10";
				status = "disabled";

				sf1_vreg_mode: regulator-sf1-vreg-mode {
					regulator-name = "sf1_vreg_mode";
					qcom,set = <3>;
				};
			};

			rpmh-regulator-vrmsd {
				compatible = "qcom,rpmh-pbs-regulator";
				qcom,resource-name = "vrm.sd";

				pm6450_l24_pbs: regulator-pm6450-l24-pbs {
					regulator-name = "pm6450_l24_pbs";
					qcom,set = <3>;
				};
			};

			rpmh-regulator-vrmpx2 {
				compatible = "qcom,rpmh-pbs-regulator";
				qcom,resource-name = "vrm.px2";

				pm6450_l28_pbs: regulator-pm6450-l28-pbs {
					regulator-name = "pm6450_l28_pbs";
					qcom,set = <3>;
				};
			};
		};

		bluetooth: bt_wcn3990 {
			compatible = "qcom,wcn3990";
			qcom,bt-sw-ctrl-gpio = <&tlmm>;
			qcom,bt-vdd-io-supply = <&L21B>;
			qcom,bt-vdd-core-supply = <&L14B>;
			qcom,bt-vdd-pa-supply = <&L7E>;
			qcom,bt-vdd-xtal-supply = <67>;
			qcom,bt-vdd-io-config = <0x19f0a0 0x1cfde0 1 0>;
			qcom,bt-vdd-core-config = <0x13e5c0 0x13e5c0 1 0>;
			qcom,bt-vdd-pa-config = <0x2dc6c0 0x328980 1 0>;
			qcom,bt-vdd-xtal-config = <0x19f0a0 0x1cfde0 1 0>;
		};

		disp_rsc: rsc@af20000 {
			lable = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x0 0x81 0x4>;
			clocks = <0x12a 0x16>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0>;
			qcom,tcs-config = <2 0 0 1 1 1 3 0 4 0>;

			disp_bcm_voter: bcm_voter {
				compatible = "qcom,bcm-voter";
				qcom,tcs-wait = <1>;
			};

			sde_rsc_rpmh {
				cell-index = <0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		pdc: interrupt-controller@b220000 {
			compatible = "qcom,ravelin-pdc", "qcom,pdc";
			reg = <0xb220000 0x30000 0x174000f0 100>;
			reg-names = "pdc-interrupt-base", "apps-shared-spi-cfg";
			qcom,pdc-ranges = <0 480 94 94 609 31 125 63 1 126 716 12>;
			#interrupt-cells = <2>;
			interrupt-parent = <1>;
			interrupt-controller;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			CPU_PD0: cpu-pd0 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CPU_PD1: cpu-pd1 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CPU_PD2: cpu-pd2 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CPU_PD3: cpu-pd3 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CPU_PD4: cpu-pd4 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CPU_PD5: cpu-pd5 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CPU_PD6: cpu-pd6 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CPU_PD7: cpu-pd7 {
				#power-domain-cells = <0>;
				power-domains = <&CLUSTER_PD>;
			};

			CLUSTER_PD: cluster-pd {
				#power-domain-cells = <0>;
				domain-idle-states = <299 300>;
			};
		};

		slimbam: bamdma@3304000 {
			compatible = "qcom,bam-v1.7.0";
			qcom,controlled-remotely;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			reg-names = "bam", "bam_remote_mem";
			num-channels = <31>;
			interrupts = <0x0 0xa4 0x4>;
			#dma-cells = <1>;
			qcom,ee = <1>;
			qcom,num-ees = <2>;
		};

		slim_msm: slim@3340000 {
			compatible = "qcom,slim-ngd-v1.5.0";
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			reg-names = "ctrl", "slimbus_remote_mem";
			interrupts = <0x0 0xa3 0x4>;
			qcom,apps-ch-pipes = <0>;
			qcom,ea-pc = <&afe_proxy_tx_1>;
			dmas = <301 3 301 4>;
			dma-names = "rx", "tx";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "ok";

			ngd@1 {
				reg = <1>;
				#address-cells = <1>;
				#size-cells = <1>;

				slimbus: btfmslim-driver {
					compatible = "slim217,221";
					reg = <1 0>;
				};
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <&CLUSTER_PD>;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			reg = <0x17800054 4 0x17810054 4 0x17820054 4 0x17830054 4 0x17840054 4 0x17850054 4 0x17860054 4 0x17870054 4 0x17880098 4 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1", "seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3", "seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5", "seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7", "l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
			num-cpus = <8>;
		};

		rpmh-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			reg = <0xc3f0000 1024>;
			ss-name = "modem", "adsp", "adsp_island", "apss", "wpss";
			mboxes = <2 0>;
			ddr-freq-update;
		};

		subsystem-sleep-stats@c3f0000 {
			compatible = "qcom,subsystem-sleep-stats";
			reg = <0xc3f0000 1024>;
			ddr-freq-update;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-ravelin";
			reg = <0xc320000 1024>;
			mboxes = <2 0>;
			mbox-names = "aop";
		};

		memtimer: timer@17420000 {
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17420000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@17421000 {
				frame-number = <0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		rimps: qcom,rimps@17400000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "qcom,rimps";
			reg = <0x17400000 16 0x17d90000 0x2000>;
			#mbox-cells = <1>;
			interrupts = <0x0 0x3e 0x4>;
		};

		scmi: qcom,scmi {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "arm,scmi";
			mboxes = <302 0>;
			mbox-names = "tx";
			shmem = <&cpu_scp_lpri>;

			scmi_pmu: protocol@86 {
				reg = <&usb_port0>;
				#clock-cells = <1>;
			};

			scmi_plh: protocol@81 {
				reg = <&usb_port0>;
				#clock-cells = <1>;
			};

			scmi_cpufreqstat: protocol@84 {
				reg = <&wpss_etm>;
				#clock-cells = <1>;
			};

			scmi_shared_rail: protocol@88 {
				reg = <&usb_port0>;
				#clock-cells = <1>;
			};
		};

		rimps_log: qcom,rimps_log@17d09c00 {
			compatible = "qcom,rimps-log";
			reg = <0x17d09c00 512 0x17d09e00 512>;
			mboxes = <302 1>;
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <3>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0 0x300000>;
			reg-names = "rmtfs";
			qcom,client-id = <1>;
		};

		qcom_tzlog: tz-log@146AA720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <&loopback1>;
			hyplog-size-offset = <&dai_mi2s1>;
			status = "ok";
		};

		qcom_qseecom: qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <54>;
			qseecom_mem = <54>;
			qseecom_ta_mem = <55>;
			user_contig_mem = <53>;
			qcom,hlos-num-ce-hw-instances = <1>;
			qcom,hlos-ce-hw-instance = <0>;
			qcom,qsee-ce-hw-instance = <0>;
			qcom,disk-encrypt-pipe-pair = <2>;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <2>;
		};

		ipcc_mproc: qcom,ipcc@ed18000 {
			compatible = "qcom,ipcc";
			reg = <0xed18000 0x1000>;
			interrupts = <0x0 0xe5 0x4>;
			interrupt-controller;
			#interrupt-cells = <3>;
			#mbox-cells = <2>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0>;
				qcom,client-id = <0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0>;
				qcom,client-id = <2>;
				label = "modem";
			};

			mem_client_3_size: qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <1>;
				qcom,allocate-on-request;
				label = "modem";
			};
		};

		clocks {

			xo_board: xo_board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0>;
			};

			sleep_clk: sleep_clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0>;
			};

			pcie_0_pipe_clk: pcie_0_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <1000>;
				clock-output-names = "pcie_0_pipe_clk";
				#clock-cells = <0>;
			};

			ufs_phy_rx_symbol_0_clk: ufs_phy_rx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <1000>;
				clock-output-names = "ufs_phy_rx_symbol_0_clk";
				#clock-cells = <0>;
			};

			ufs_phy_rx_symbol_1_clk: ufs_phy_rx_symbol_1_clk {
				compatible = "fixed-clock";
				clock-frequency = <1000>;
				clock-output-names = "ufs_phy_rx_symbol_1_clk";
				#clock-cells = <0>;
			};

			ufs_phy_tx_symbol_0_clk: ufs_phy_tx_symbol_0_clk {
				compatible = "fixed-clock";
				clock-frequency = <1000>;
				clock-output-names = "ufs_phy_tx_symbol_0_clk";
				#clock-cells = <0>;
			};

			usb3_phy_wrapper_gcc_usb30_pipe_clk: usb3_phy_wrapper_gcc_usb30_pipe_clk {
				compatible = "fixed-clock";
				clock-frequency = <1000>;
				clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
				#clock-cells = <0>;
			};
		};

		camcc: clock-controller@ade0000 {
			compatible = "qcom,ravelin-camcc", "syscon";
			reg = <0xade0000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <&VDD_CX_LEVEL>;
			vdd_mx-supply = <&VDD_MX_LEVEL>;
			clocks = <0x45 0x0 0x24 0xd>;
			clock-names = "bi_tcxo", "iface";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		dispcc: clock-controller@af00000 {
			compatible = "qcom,ravelin-dispcc", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_cx-supply = <&VDD_CX_LEVEL>;
			vdd_mx-supply = <&VDD_MX_LEVEL>;
			clocks = <0x45 0x0 0x45 0x1 0x130 0x24 0x16>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		gcc: clock-controller@100000 {
			compatible = "qcom,ravelin-gcc", "syscon";
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <&VDD_CX_LEVEL>;
			vdd_mx-supply = <&VDD_MX_LEVEL>;
			clocks = <0x45 0x0 0x130 0x131 0x132 0x133 0x134 0x48>;
			clock-names = "bi_tcxo", "sleep_clk", "pcie_0_pipe_clk", "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk", "ufs_phy_tx_symbol_0_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk";
			#clock-cells = <1>;
			#reset-cells = <1>;
			qcom,critical-devices = <&qupv3_se8_i2c>;
		};

		gpucc: clock-controller@3d90000 {
			compatible = "qcom,ravelin-gpucc", "syscon";
			reg = <0x3d90000 0xa000>;
			reg-name = "cc_base";
			vdd_cx-supply = <&VDD_CX_LEVEL>;
			vdd_mx-supply = <&VDD_MX_LEVEL>;
			clocks = <0x45 0x0 0x24 0x21 0x24 0x22 0x24 0x24>;
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div", "gcc_gpu_snoc_dvm_gfx_clk";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		apsscc: syscon@17aa0000 {
			compatible = "syscon";
			reg = <0x17aa0000 28>;
		};

		mccc: syscon@190ba000 {
			compatible = "syscon";
			reg = <0x190ba000 84>;
		};

		debugcc: debug-clock-controller@0 {
			compatible = "qcom,ravelin-debugcc";
			qcom,gcc = <36>;
			qcom,dispcc = <&dispcc>;
			qcom,camcc = <&camcc>;
			qcom,gpucc = <35>;
			qcom,apsscc = <&apsscc>;
			qcom,mccc = <&mccc>;
			clocks = <0x45 0x0 0x24 0x0 0x135 0x0 0x12a 0x0 0x23 0x0>;
			clock-names = "xo_clk_src", "gcc", "camcc", "dispcc", "gpucc";
			#clock-cells = <1>;
		};

		cpufreq_hw: qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0x17d91000 0x1000 0x17d92000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1";
			clocks = <0x45 0x0 0x24 0x0>;
			clock-names = "xo", "alternate";
			qcom,lut-row-size = <4>;
			qcom,skip-enable-check;
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4>;
			interrupt-names = "dcvsh0_int", "dcvsh1_int";
			#freq-domain-cells = <2>;
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <7 0 7 1>;
		};

		tcsr: syscon@1fc0000 {
			compatible = "syscon";
			reg = <0x1fc0000 0x30000>;
		};

		tcsr_mutex_block: syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
		};

		tcsr_mutex: hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <312 0 0x1000>;
			#hwlock-cells = <1>;
		};

		smem: qcom,smem {
			compatible = "qcom,smem";
			memory-region = <&smem_mem>;
			hwlocks = <314 3>;
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <435 428>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <315 2 2>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <1>;

			wpss_smp2p_out: master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <1>;
			};

			wpss_smp2p_in: slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <2>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <443 429>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <315 3 2>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <2>;

			wpss_smp2p_out: master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <1>;
			};

			wpss_smp2p_in: slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			sleepstate_smp2p_out: sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <1>;
			};

			sleepstate_smp2p_in: qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <2>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <316 0>;
			interrupt-parent = <&sleepstate_smp2p_in>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-wpss {
			compatible = "qcom,smp2p";
			qcom,smem = <617 616>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x18 0x2 0x1>;
			mboxes = <315 24 2>;
			qcom,local-pid = <0>;
			qcom,remote-pid = <13>;

			wpss_smp2p_out: master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <1>;
			};

			wpss_smp2p_in: slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_wlan_1_out: qcom,smp2p-wlan-1-out {
				qcom,entry-name = "wlan";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_wlan_2_in: qcom,smp2p-wlan-2-in {
				qcom,entry-name = "wlan_soc_wake";
				interrupt-controller;
				#interrupt-cells = <2>;
			};

			smp2p_wlan_2_out: qcom,smp2p-wlan-2-out {
				qcom,entry-name = "wlan_soc_wake";
				#qcom,smem-state-cells = <1>;
			};

			smp2p_wlan_3_out: qcom,smp2p-wlan-3-out {
				qcom,entry-name = "wlan_ep_power_save";
				#qcom,smem-state-cells = <1>;
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		aoss_qmp: power-controller@c300000 {
			compatible = "qcom,ravelin-aoss-qmp";
			reg = <0xc300000 1024>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x0 0x0 0x1>;
			mboxes = <315 0 0>;
			#power-domain-cells = <1>;
			#clock-cells = <0>;
		};

		qmp_aop: qcom,qmp-aop {
			compatible = "qcom,qmp-mbox";
			qcom,qmp = <49>;
			label = "aop";
			#mbox-cells = <1>;
		};

		qmp_tme: qcom,qmp-tme {
			compatible = "qcom,qmp-mbox";
			qcom,remote-pid = <14>;
			mboxes = <315 23 0>;
			mbox-names = "tme_qmp";
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x17 0x0 0x1>;
			label = "tme";
			qcom,early-boot;
			priority = <0>;
			mbox-desc-offset = <0>;
			#mbox-cells = <1>;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			mboxes = <318 0>;
			mbox-names = "tmecom";
			label = "tmecom";
			depends-on-supply = <&qmp_tme>;
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
		};

		qcom_cedev: qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x4>;
			qcom,bam-pipe-pair = <2>;
			qcom,ce-hw-instance = <0>;
			qcom,ce-device = <0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			interconnect-names = "data_path";
			interconnects = <0x3c 0x26 0x29 0x200>;
			iommus = <47 0x480 0 47 0x481 0>;
			qcom,iommu-dma = "atomic";
			dma-coherent;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <47 0x481 0>;
				dma-coherent;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <47 0x483 0>;
				qcom,iommu-vmid = <9>;
				qcom,secure-context-bank;
				dma-coherent;
			};
		};

		qcom_rng: qrng@10c3000 {
			compatible = "qcom,msm-rng";
			reg = <0x10c3000 0x1000>;
			qcom,no-qrng-config;
			qcom,no-clock-support;
		};

		ufsphy_mem: ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe10>;
			reg-names = "phy_mem";
			#phy-cells = <0>;
			lanes-per-direction = <2>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			clocks = <0x45 0x0 0x24 0x67 0x24 0x60 0x24 0x6a 0x24 0x6c 0x24 0x6e 0x132 0x133 0x134>;
			resets = <319 0>;
			status = "ok";
			compatible = "qcom,ufs-phy-qmp-v4-parrot";
			vdda-phy-supply = <66>;
			vdda-pll-supply = <71>;
			vdda-phy-max-microamp = <0x159d2>;
			vdda-pll-max-microamp = <0x4786>;
		};

		ufshc_mem: ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			interrupts = <0x0 0x109 0x4>;
			phys = <&ufsphy_mem>;
			phy-names = "ufsphy";
			#reset-cells = <1>;
			lanes-per-direction = <2>;
			dev-ref-clk-freq = <0>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x24 0x63 0x24 0x9 0x24 0x62 0x24 0x6f 0x24 0x65 0x45 0x0 0x24 0x6d 0x24 0x69 0x24 0x6b>;
			freq-table-hz = <0x47868c0 0x11e1a300 0 0 0 0 0x47868c0 0x11e1a300 0x5f5e100 0x18054ac0 0 0 0 0 0 0 0 0>;
			interconnects = <0x3c 0x35 0x29 0x200 0x25 0x2 0x3d 0x225>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <26>;
			qcom,ufs-bus-bw,num-paths = <2>;
			qcom,ufs-bus-bw,vectors-KBps = <0 0 0 0 922 0 1000 0 0x734 0 1000 0 0xe68 0 1000 0 0x1cd0 0 1000 0 0x734 0 1000 0 0xe68 0 1000 0 0x1cd0 0 1000 0 0x39a0 0 1000 0 0x1f334 0 1000 0 0x3e667 0 1000 0 0x16c666 0 0x19000 0 0x2c7b80 0 0x32000 0 0x3e667 0 1000 0 0x7cccd 0 1000 0 0x16c666 0 0x32000 0 0x2c7b80 0 0x64000 0 0x247ae 0 1000 0 0x48ccd 0 1000 0 0x16c666 0 0x19000 0 0x2c7b80 0 0x32000 0 0x48ccd 0 1000 0 0x9199a 0 1000 0 0x16c666 0 0x32000 0x64000 0x2c7b80 0 0x64000 0x64000 0x74a000 0 0x4b000 0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			reset-gpios = <&tlmm>;
			resets = <36 17>;
			reset-names = "rst";
			iommus = <47 0x580 0>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			status = "ok";
			vdd-hba-supply = <&gcc_ufs_phy_gdsc>;
			vcc-supply = <&L5E>;
			vcc-max-microamp = <0x101d00>;
			vccq-supply = <&L13B>;
			vccq-max-microamp = <0xb71b0>;
			vccq2-supply = <&L19B>;
			vccq2-max-microamp = <0xb71b0>;
			qcom,vddp-ref-clk-supply = <&L13B>;
			qcom,vddp-ref-clk-max-microamp = <100>;
			ufs-dev-types = <2>;
			qcom,ufs-dev-revert;
			nvmem-cells = <0x51d 338>;
			nvmem-cell-names = "ufs_dev", "boot_conf";

			qos0 {
				mask = <&usb_port0>;
				vote = <44>;
				perf;
			};

			qos1 {
				mask = <15>;
				vote = <44>;
			};
		};

		qcom_pmu: qcom,pmu {
			compatible = "qcom,pmu";
			reg = <0x17d09300 768>;
			reg-names = "pmu-base";
			qcom,pmu-events-tbl = <8 255 255 2 17 255 255 0 23 255 255 255 42 255 255 255 0x4005 192 255 255>;
		};

		ddr_freq_table: ddr-freq-table {

			ddr4 {
				qcom,ddr-type = <7>;
				qcom,freq-tbl = <0x858b8 0xbb800 0xf84a8 0x14a780 0x17ba38 0x1a0fe0 0x1febe0>;
			};

			ddr5 {
				qcom,ddr-type = <8>;
				qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
			};
		};

		ddrqos_freq_table: ddrqos-freq-table {
			qcom,freq-tbl = <0 1>;
		};

		qcom_dcvs: qcom,dcvs {
			compatible = "qcom,dcvs";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			qcom_l3_dcvs_hw: l3 {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <2>;
				qcom,bus-width = <32>;
				reg = <0x17d90000 0x4000 0x17d90100 160>;
				reg-names = "l3-base", "l3tbl-base";

				ddrqos_dcvs_sp: sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0>;
					qcom,shared-offset = <&usb_port0>;
				};
			};

			qcom_ddr_dcvs_hw: ddr {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <0>;
				qcom,bus-width = <4>;
				qcom,freq-tbl = <&ddr_freq_table>;

				ddrqos_dcvs_sp: sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0>;
					interconnects = <0x25 0x2 0x29 0x200>;
				};
			};

			qcom_ddrqos_dcvs_hw: ddrqos {
				compatible = "qcom,dcvs-hw";
				qcom,dcvs-hw-type = <3>;
				qcom,bus-width = <1>;
				qcom,freq-tbl = <&ddrqos_freq_table>;

				ddrqos_dcvs_sp: sp {
					compatible = "qcom,dcvs-path";
					qcom,dcvs-path-type = <0>;
					interconnects = <0x25 0x2 0x29 0x200>;
				};
			};
		};

		qcom_memlat: qcom,memlat {
			compatible = "qcom,memlat";
			qcom,be-stall-ev = <0x4005>;

			qcom_ddr_dcvs_hw: ddr {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <&qcom_ddr_dcvs_hw>;
				qcom,sampling-path = <&voip>;
				qcom,miss-ev = <42>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <26 27 28 29 30 31>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x168f00 0xbb800 0x1b8a00 0xf84a8>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0x10b300 0x858b8 0x168f00 0xbb800 0x1b8a00 0x17ba38>;
					};
				};

				ddrqos_gold_lat: gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <32 33>;
					qcom,sampling-enabled;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0xea600 0x858b8 0x122a00 0xf84a8 0x16da00 0x14a780 0x193200 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0xea600 0x858b8 0x193200 0x17ba38 0x1d0100 0x1a0fe0 0x208500 0x1febe0 0x249f00 0x30c460>;
					};
				};

				silver-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <26 27 28 29 30 31>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0x168f00 0x858b8 0x1b8a00 0xbb800>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0x168f00 0x858b8 0x1b8a00 0xbb800>;
					};
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <32 33>;
					qcom,sampling-enabled;
					qcom,compute-mon;

					ddr4-tbl {
						qcom,ddr-type = <7>;
						qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x16da00 0xbb800 0x193200 0xf84a8 0x1d0100 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
					};

					ddr5-tbl {
						qcom,ddr-type = <8>;
						qcom,cpufreq-memfreq-tbl = <0x122a00 0x858b8 0x16da00 0xbb800 0x193200 0xf84a8 0x1f5900 0x17ba38 0x208500 0x1a0fe0 0x249f00 0x1febe0>;
					};
				};
			};

			qcom_l3_dcvs_hw: l3 {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <&L3B>;
				qcom,sampling-path = <&voip>;
				qcom,miss-ev = <23>;

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <26 27 28 29 30 31>;
					qcom,cpufreq-memfreq-tbl = <0x79e00 0x4b000 0xa4100 0x87f00 0xc4e00 0x9f600 0xe1000 0xc9900 0x10b300 0xe5b00 0x13a100 0x106800 0x168f00 0x127500 0x18e700 0x13ec00 0x1b8a00 0x15f900>;
					qcom,sampling-enabled;
				};

				ddrqos_gold_lat: gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <32 33>;
					qcom,cpufreq-memfreq-tbl = <0xa8c00 0x4b000 0xea600 0x87f00 0x122a00 0xc9900 0x148200 0xe5b00 0x193200 0x127500 0x1d0100 0x13ec00 0x1f5900 0x156300 0x21b100 0x15f900>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <32 33>;
					qcom,cpufreq-memfreq-tbl = <0x1f5900 0x4b000 0x240900 0x156300>;
					qcom,sampling-enabled;
					qcom,compute-mon;
				};
			};

			qcom_ddrqos_dcvs_hw: ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,target-dev = <&qcom_ddrqos_dcvs_hw>;
				qcom,sampling-path = <&voip>;
				qcom,miss-ev = <42>;

				ddrqos_gold_lat: gold {
					compatible = "qcom,memlat-mon";
					qcom,cpulist = <32 33>;
					qcom,cpufreq-memfreq-tbl = <0x231860 0 0x2dc6c0 1>;
					qcom,sampling-enabled;
				};
			};
		};

		bwmon_ddr: qcom,bwmon-ddr@19091000 {
			compatible = "qcom,bwmon5";
			reg = <0x19091000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0x51 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,count-unit = <0x10000>;
			qcom,target-dev = <&qcom_ddr_dcvs_hw>;
		};

		sdhc1_opp_table: sdhc1-opp-table {
			compatible = "operating-points-v2";

			opp-100000000 {
				opp-hz = <0 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
				opp-avg-kBps = <0x19640 0>;
			};

			opp-384000000 {
				opp-hz = <0 0x16e36000>;
				opp-peak-kBps = <0x557300 0x16e360>;
				opp-avg-kBps = <0x61a80 0>;
			};
		};

		sdhc_1: sdhci@7C4000 {
			status = "ok";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000 0x7d0000 0x9000>;
			reg-names = "hc", "cqhci", "cqhci_ice", "cqhci_ice_hwkm";
			interrupts = <0x0 0x87 0x4 0x0 0x89 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			bus-width = <8>;
			non-removable;
			supports-cqe;
			no-sd;
			no-sdio;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			cap-mmc-hw-reset;
			clocks = <0x24 0x58 0x24 0x59 0x24 0x5b>;
			clock-names = "iface", "core", "ice_core";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,dll-hsr-list = <0xf642c 0 1 0x2c010800 0x80040868>;
			resets = <36 15>;
			reset-names = "core_reset";
			iommus = <47 0x560 0>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			interconnects = <0x3c 0x33 0x29 0x200 0x25 0x2 0x3d 0x220>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			operating-points-v2 = <&sdhc1_opp_table>;
			vdd-supply = <&L5E>;
			qcom,vdd-current-level = <0 0x8b290>;
			vdd-io-supply = <&L19B>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-current-level = <0 0x4f588>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&sdc1_on>;
			pinctrl-1 = <&sdc1_off>;

			qos0 {
				mask = <3>;
				vote = <44>;
			};

			qos1 {
				mask = <63>;
				vote = <44>;
			};
		};

		sdhc2_opp_table: sdhc2-opp-table {
			compatible = "operating-points-v2";

			opp-100000000 {
				opp-hz = <0 0x5f5e100>;
				opp-peak-kBps = <0x186a00 0x445c0>;
				opp-avg-kBps = <0xc350 0>;
			};

			opp-202000000 {
				opp-hz = <0 0xc0a4680>;
				opp-peak-kBps = <0x557300 0x16e360>;
				opp-avg-kBps = <0x19640 0>;
			};
		};

		sdhc_2: sdhci@8804000 {
			status = "ok";
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			bus-width = <4>;
			no-sdio;
			no-mmc;
			qcom,restore-after-cx-collapse;
			clocks = <0x24 0x5d 0x24 0x5e>;
			clock-names = "iface", "core";
			qcom,dll-hsr-list = <0x7642c 0 16 0x2c010800 0x80040868>;
			iommus = <47 320 0>;
			dma-coherent;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			interconnects = <0x14a 0x34 0x29 0x200 0x25 0x2 0x3d 0x221>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			operating-points-v2 = <&sdhc2_opp_table>;
			vdd-supply = <&L24B>;
			qcom,vdd-voltage-level = <2960000 2960000>;
			qcom,vdd-current-level = <0 0xc3500>;
			vdd-en-dis-supply = <&L24B_PBS>;
			vdd-io-supply = <&L28B>;
			qcom,vdd-io-voltage-level = <1800000 2960000>;
			qcom,vdd-io-current-level = <0 0x55f0>;
			vdd-io-en-dis-supply = <&L28B_PBS>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <&sdc2_on>;
			pinctrl-1 = <&sdc2_off>;
			cd-gpios = <&tlmm>;

			qos0 {
				mask = <3>;
				vote = <44>;
			};

			qos1 {
				mask = <63>;
				vote = <44>;
			};
		};

		cpu_pmu: cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x8>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			ranges = <0 0x146aa000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <16 8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <28 4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 32>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 12>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 200>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 4>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <200 200>;
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		qcom,mpm2-sleep-counter@c221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		logbuf: qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		mini_dump_node {
			compatible = "qcom,minidump";
			status = "ok";
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <&va_md_mem>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <&adsp_mem_heap>;
			restrict-access;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		msm_fastrpc: qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <22 37>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <&usb_port0>;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0 1 2 3 4 5>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <47 0x1003 0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <47 0x1004 0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <47 0x1005 0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
				shared-cb = <4>;
			};
		};

		clk_virt: interconnect@0 {
			compatible = "qcom,ravelin-clk_virt";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		mc_virt: interconnect@1 {
			compatible = "qcom,ravelin-mc_virt";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <334 335>;
		};

		aggre1_noc: interconnect@16e0000 {
			reg = <0x16e0000 0x13080>;
			compatible = "qcom,ravelin-aggre1_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
			clocks = <0x24 0x5d>;
		};

		aggre2_noc: interconnect@1700000 {
			reg = <0x1700000 0x1b080>;
			compatible = "qcom,ravelin-aggre2_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
			clocks = <0x45 0x16 0x24 0xb>;
		};

		cnoc2: interconnect@1500000 {
			reg = <0x1500000 0x6200>;
			compatible = "qcom,ravelin-cnoc2";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		cnoc3: interconnect@1510000 {
			reg = <0x1510000 0xf200>;
			compatible = "qcom,ravelin-cnoc3";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		gem_noc: interconnect@19100000 {
			reg = <0x19100000 0xbc080>;
			compatible = "qcom,ravelin-gem_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <334 335>;
		};

		lpass_ag_noc: interconnect@3C40000 {
			reg = <0x3c40000 0x17200>;
			compatible = "qcom,ravelin-lpass_ag_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		mmss_noc: interconnect@1740000 {
			reg = <0x1740000 0x19080>;
			compatible = "qcom,ravelin-mmss_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos", "disp";
			qcom,bcm-voters = <334 335>;
		};

		pcie_anoc: interconnect@16C0000 {
			reg = <0x16c0000 0x7080>;
			compatible = "qcom,ravelin-pcie_anoc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
			clocks = <0x24 0x8 0x24 0x12>;
		};

		system_noc: interconnect@1680000 {
			reg = <0x1680000 0x19080>;
			compatible = "qcom,ravelin-system_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		video_aggre_noc: interconnect@1760000 {
			reg = <0x1760000 0x1100>;
			compatible = "qcom,ravelin-video_aggre_noc";
			#interconnect-cells = <1>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		qfprom: qfprom@221c8000 {
			compatible = "qcom,ravelin-qfprom", "qcom,qfprom";
			reg = <0x221c8000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;
			read-only;
			ranges;

			feat_conf12: feat_conf12@0130 {
				reg = <304 4>;
			};

			feat_conf13: feat_conf13@0134 {
				reg = <308 4>;
			};

			boot_config: boot_config@600 {
				reg = <0x600 1>;
			};

			gpu_speed_bin: gpu_speed_bin@119 {
				reg = <281 2>;
				bits = <5 8>;
			};
		};

		qfprom_sys: qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <336 337 338 51>;
			nvmem-cell-names = "feat_conf12", "feat_conf13", "boot_config", "gpu_speed_bin";
		};

		adsp_pas: remoteproc-adsp@03000000 {
			compatible = "qcom,ravelin-adsp-pas";
			reg = <0x3000000 0x10000>;
			status = "ok";
			clocks = <0x45 0x0>;
			clock-names = "xo";
			cx-supply = <&VDD_LPI_CX_LEVEL>;
			cx-uV-uA = <384 0>;
			mx-supply = <&VDD_LPI_MX_LEVEL>;
			mx-uV-uA = <384 0>;
			reg-names = "cx", "mx";
			interconnects = <0x3c 0x26 0x29 0x200>;
			interconnect-names = "crypto_ddr";
			qcom,qmp = <49>;
			memory-region = <&adsp_mem>;
			interrupts-extended = <0x3b 0x6 0x1 0x156 0x0 0x0 0x156 0x2 0x0 0x156 0x1 0x0 0x156 0x3 0x0 0x156 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <343 0>;
			qcom,smem-state-names = "stop";

			glink_edge: glink-edge {
				qcom,remote-pid = <2>;
				transport = "smem";
				mboxes = <315 3 0>;
				mbox-names = "adsp_smem";
				interrupt-parent = <&ipcc_mproc>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
					qcom,no-wake-svc = <&clk_virt>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <100 64>;
				};

				audio_gpr: qcom,gpr {
					reg = <2>;
					qcom,intents = <512 20>;
					qcom,glink-channels = "adsp_apps";
					compatible = "qcom,gpr";

					spf_core {
						reg = <3>;
						compatible = "qcom,spf_core";
					};

					audio-pkt {
						reg = <23>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					audio_prm: q6prm {
						reg = <7>;
						compatible = "qcom,audio_prm";
					};
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 5 0xc00 3 0x2000 1>;
				};
			};
		};

		modem_pas: remoteproc-mss@04080000 {
			compatible = "qcom,ravelin-modem-pas";
			reg = <0x4080000 0x10000>;
			status = "ok";
			clocks = <0x45 0x0>;
			clock-names = "xo";
			cx-supply = <&VDD_CX_LEVEL>;
			cx-uV-uA = <384 0x186a0>;
			mx-supply = <&VDD_MODEM_LEVEL>;
			mx-uV-uA = <384 0x186a0>;
			reg-names = "cx", "mx";
			interconnects = <0x29 0x3 0x29 0x200 0x3c 0x26 0x29 0x200>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			qcom,qmp = <49>;
			memory-region = <345 46>;
			interrupts-extended = <0x1 0x0 0x108 0x1 0x15a 0x0 0x0 0x15a 0x2 0x0 0x15a 0x1 0x0 0x15a 0x3 0x0 0x15a 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <347 0>;
			qcom,smem-state-names = "stop";

			glink_edge: glink-edge {
				qcom,remote-pid = <1>;
				transport = "smem";
				mboxes = <315 2 0>;
				mbox-names = "mpss_smem";
				interrupt-parent = <&ipcc_mproc>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 2>;
				};
			};
		};

		wpss_pas: remoteproc-wpss@8a00000 {
			compatible = "qcom,ravelin-wpss-pas";
			reg = <0x8a00000 0x10000>;
			status = "ok";
			memory-region = <&wpss_moselle_mem>;
			clocks = <0x45 0x0>;
			clock-names = "xo";
			cx-supply = <&VDD_CX_LEVEL>;
			cx-uV-uA = <384 0x186a0>;
			mx-supply = <&VDD_MX_LEVEL>;
			mx-uV-uA = <384 0x186a0>;
			reg-names = "cx", "mx";
			qcom,qmp = <49>;
			interrupts-extended = <0x1 0x0 0x24b 0x1 0x15d 0x0 0x0 0x15d 0x2 0x0 0x15d 0x1 0x0 0x15d 0x3 0x0 0x15d 0x7 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			qcom,smem-states = <350 0>;
			qcom,smem-state-names = "stop";
			firmware-name = "adrastea/wpss.mdt";

			glink_edge: glink-edge {
				qcom,remote-pid = <13>;
				transport = "smem";
				mboxes = <315 24 0>;
				mbox-names = "wpss_smem";
				interrupt-parent = <&ipcc_mproc>;
				interrupts = <0x18 0x0 0x1>;
				label = "wpss";
				qcom,glink-label = "wpss";

				qcom,wpss_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
				};
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		ipa_hw: qcom,ipa@3e00000 {
			compatible = "qcom,ipa";
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base", "gsi-base";
			pas-ids = <15>;
			firmware-names = "ipa_fws";
			memory-regions = <&ipa_gsi_mem>;
			qcom,ipa-cfg-offset = <0x140000>;
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <23>;
			qcom,ipa-hw-mode = <0>;
			qcom,platform-type = <1>;
			qcom,ee = <0>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,use-ipa-tethering-bridge;
			qcom,mhi-event-ring-id-limits = <9 11>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi3-over-gsi;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-64-bit-dma-mask;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-ulso-wa;
			qcom,lan-rx-napi;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,ipa-holb-monitor-poll-period = <5>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <10>;
			qcom,ipa-holb-monitor-max-cnt-usb = <10>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <10>;
			qcom,register-collection-on-crash;
			qcom,testbus-collection-on-crash;
			qcom,non-tn-collection-on-crash;
			qcom,tx-wrapper-cache-max-size = <&clk_virt>;
			qcom,ipa-gen-rx-cmn-page-pool-sz-factor = <2>;
			qcom,ipa-gen-rx-cmn-temp-pool-sz-factor = <1>;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ulso-supported;
			qcom,ulso-ip-id-min-linux-val = <0>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-min-windows-val = <0>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,max_num_smmu_cb = <4>;
			clock-names = "core_clk";
			clocks = <0x45 0x16>;
			qcom,interconnect,num-cases = <5>;
			qcom,interconnect,num-paths = <3>;
			interconnects = <0x3c 0x27 0x25 0x234 0x29 0x3 0x29 0x200 0x25 0x2 0x3d 0x20f>;
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			qcom,no-vote = <0 0 0 0 0 0>;
			qcom,svs2 = <0 0 0 0x1cfde0 0 0x12c00>;
			qcom,svs = <0x124f80 0 0x124f80 0x2ab980 0 0x249f0>;
			qcom,nominal = <0x249f00 0 0x249f00 0x53ec60 0 0x61a80>;
			qcom,turbo = <0x36ee80 0 0x36ee80 0x53ec60 0 0x61a80>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <600 0x9c4 0x1388>;
			qcom,scaling-exceptions;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <352 0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x161 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap: ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <47 0x4a0 0>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "atomic";
				dma-coherent;
				qcom,ipa-q6-smem-size = <0x9000>;
			};

			ipa_smmu_wlan: ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <47 0x4a1 0>;
				qcom,iommu-dma = "atomic";
			};

			ipa_smmu_uc: ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <47 0x4a2 0>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
			};

			ipa_smmu_11ad: ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <47 0x4a3 0>;
				dma-coherent;
				qcom,shared-cb;
				qcom,iommu-group;
			};
		};

		spmi0_bus: qcom,spmi@c42d000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
			interrupts-extended = <0x3b 0x1 0x4>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <4>;
			#address-cells = <2>;
			#size-cells = <0>;
			cell-index = <0>;
			qcom,channel = <0>;
			qcom,ee = <0>;
			qcom,bus-id = <0>;

			qcom,pmk8350@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				pon_hlos@1300 {
					compatible = "qcom,pm8998-pon";
					reg = <0x1300 0x800>;
					reg-names = "pon_hlos", "pon_pbs";
					qcom,log-kpd-event;

					pwrkey {
						compatible = "qcom,pmk8350-pwrkey";
						interrupts = <0x0 0x13 0x7 0x3>;
						linux,code = <116>;
					};

					resin {
						compatible = "qcom,pmk8350-resin";
						interrupts = <0x0 0x13 0x6 0x3>;
						linux,code = <114>;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100>;
					#address-cells = <1>;
					#size-cells = <0>;
					interrupts = <0x0 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <1>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x4f8 0x4f9 0x4fa 0x4fb 0x4fc>;

					pmk8350_ref_gnd {
						reg = <0>;
						label = "pmk8350_ref_gnd";
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_vref_1p25 {
						reg = <1>;
						label = "pmk8350_vref_1p25";
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_die_temp {
						reg = <3>;
						label = "pmk8350_die_temp";
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_xo_therm {
						reg = <68>;
						label = "pmk8350_xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					pm6450_ref_gnd {
						reg = <&usb_port0>;
						label = "pm6450_ref_gnd";
						qcom,pre-scaling = <1 1>;
					};

					pm6450_vref_1p25 {
						reg = <&usb_port0>;
						label = "pm6450_vref_1p25";
						qcom,pre-scaling = <1 1>;
					};

					pm6450_die_temp {
						reg = <&usb_port0>;
						label = "pm6450_die_temp";
						qcom,pre-scaling = <1 1>;
					};

					pm6450_quiet_therm {
						reg = <&aggre1_noc>;
						label = "pm6450_quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					pm6450_msm_therm {
						reg = <&sdhc2_opp_table>;
						label = "pm6450_msm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					pm6450_pa2_therm {
						reg = <&va_md_mem>;
						label = "pm6450_pa2_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					pmk8350_pa1_therm {
						reg = <70>;
						label = "pmk8350_pa1_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					backlight_therm {
						reg = <69>;
						label = "backlight_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x0 0x34 0x0 0x1>;
					interrupt-names = "threshold";
					#address-cells = <1>;
					#size-cells = <0>;
					#thermal-sensor-cells = <1>;
					io-channels = <0x4fd 330 0x4fd 331 0x4fd 332 0x4fd 70 0x4fd 69>;

					pm6450_quiet_therm {
						reg = <&aggre1_noc>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};

					pm6450_msm_therm {
						reg = <&sdhc2_opp_table>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};

					pm6450_pa2_therm {
						reg = <&va_md_mem>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};

					pmk8350_pa1_therm {
						reg = <70>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};

					backlight_therm {
						reg = <69>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};
				};

				sdam@7000 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7000>;
					#address-cells = <1>;
					#size-cells = <1>;

					ufs_dev@94 {
						reg = <148 1>;
						bits = <0 0>;
					};
				};

				sdam@7100 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7100>;
					#address-cells = <1>;
					#size-cells = <1>;

					restart@48 {
						reg = <72 1>;
						bits = <1 7>;
					};
				};

				sdam@7400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7400>;
				};

				sdam@7c00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7c00>;
				};

				sdam@7d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x7d00>;
				};

				sdam@8400 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8400>;
				};

				sdam@8500 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8500>;
				};

				sdam@8600 {
					compatible = "qcom,spmi-sdam";
					reg = <0x8600>;
					#address-cells = <1>;
					#size-cells = <1>;

					scaling@bf {
						reg = <191 1>;
						bits = <0 2>;
					};
				};

				sdam@9800 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9800>;
				};

				sdam@9d00 {
					compatible = "qcom,spmi-sdam";
					reg = <0x9d00>;
				};

				pinctrl@b000 {
					compatible = "qcom,pmk8350-gpio";
					reg = <0xb000>;
					gpio-controller;
					#gpio-cells = <2>;
					interrupt-controller;
					#interrupt-cells = <2>;

					backlight_therm {

						backlight_therm_default {
							pins = "gpio1";
							bias-high-impedance;
						};
					};

					pa1_therm {

						pa1_therm_default {
							pins = "gpio2";
							bias-high-impedance;
						};
					};
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc", "alarm";
					interrupts = <0x0 0x62 0x1 0x1>;
				};
			};

			qcom,pm6450@1 {
				compatible = "qcom,spmi-pmic";
				reg = <1 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,temp-alarm@a00 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0xa00>;
					interrupts = <0x1 0xa 0x0 0x3>;
					#thermal-sensor-cells = <0>;
				};

				pinctrl@8800 {
					compatible = "qcom,pm6450-gpio";
					reg = <0x8800>;
					gpio-controller;
					#gpio-cells = <2>;
					interrupt-controller;
					#interrupt-cells = <2>;

					quiet_therm {

						quiet_therm_default {
							pins = "gpio2";
							bias-high-impedance;
						};
					};

					msm_therm {

						msm_therm_default {
							pins = "gpio3";
							bias-high-impedance;
						};
					};

					pa2_therm {

						pa2_therm_default {
							pins = "gpio4";
							bias-high-impedance;
						};
					};

					lcd_backlight_ctrl {

						lcd_backlight_pwm_default {
							pins = "gpio7";
							function = "func1";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <1>;
							qcom,drive-strength = <2>;
						};

						lcd_backlight_en_default {
							pins = "gpio6";
							function = "normal";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0>;
							qcom,drive-strength = <2>;
						};
					};
				};

				qcom,pwms@e800 {
					status = "ok";
					compatible = "qcom,pwm-lpg";
					reg = <0xe800>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <1>;
					#pwm-cells = <2>;
				};
			};

			qcom,pm8010@4 {
				compatible = "qcom,spmi-pmic";
				reg = <4 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				pm8010-e-temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0x4 0x24 0x0 0x3>;
					#thermal-sensor-cells = <0>;
				};
			};

			qcom,pm7250b@2 {
				compatible = "qcom,spmi-pmic";
				reg = <8 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800>;
				};

				qcom,qpnp-smb5 {
					compatible = "qcom,pm7250b-smb5";
					depends-on-supply = <0x508>;
					#address-cells = <1>;
					#size-cells = <0>;
					#cooling-cells = <2>;
					qcom,thermal-mitigation = <0x5265c0 0x44aa20 0x3d0900 0x3567e0 0x2dc6c0 0x2625a0 0x1e8480 0x16e360 0xf4240 0x7a120>;
					status = "disabled";

					qcom,chgr@1000 {
						reg = <0x1000>;
						interrupts = <0x2 0x10 0x0 0x1 0x2 0x10 0x1 0x1 0x2 0x10 0x2 0x1 0x2 0x10 0x3 0x1 0x2 0x10 0x4 0x1 0x2 0x10 0x5 0x1 0x2 0x10 0x6 0x1 0x2 0x10 0x7 0x1>;
						interrupt-names = "chgr-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-req", "fg-fvcal-qualified", "vph-alarm", "vph-drop-prechg";
					};

					qcom,dcdc@1100 {
						reg = <0x1100>;
						interrupts = <0x2 0x11 0x0 0x1 0x2 0x11 0x1 0x1 0x2 0x11 0x2 0x1 0x2 0x11 0x3 0x3 0x2 0x11 0x4 0x3 0x2 0x11 0x5 0x3 0x2 0x11 0x6 0x1 0x2 0x11 0x7 0x3>;
						interrupt-names = "otg-fail", "otg-oc-disable-sw", "otg-oc-hiccup", "bsm-active", "high-duty-cycle", "input-current-limiting", "concurrent-mode-disable", "switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200>;
						interrupts = <0x2 0x12 0x0 0x1 0x2 0x12 0x2 0x3 0x2 0x12 0x3 0x3 0x2 0x12 0x4 0x3 0x2 0x12 0x5 0x3 0x2 0x12 0x6 0x3 0x2 0x12 0x7 0x3>;
						interrupt-names = "bat-temp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing", "buck-oc", "vph-ov";
					};

					qcom,usb@1300 {
						reg = <0x1300>;
						interrupts = <0x2 0x13 0x0 0x3 0x2 0x13 0x1 0x3 0x2 0x13 0x2 0x3 0x2 0x13 0x3 0x3 0x2 0x13 0x4 0x3 0x2 0x13 0x5 0x3 0x2 0x13 0x6 0x1 0x2 0x13 0x7 0x1>;
						interrupt-names = "usbin-collapse", "usbin-vashdn", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-revi-change", "usbin-src-change", "usbin-icl-change";
					};

					qcom,dc@1400 {
						reg = <0x1400>;
						interrupts = <0x2 0x14 0x1 0x3 0x2 0x14 0x2 0x3 0x2 0x14 0x3 0x3 0x2 0x14 0x4 0x3 0x2 0x14 0x5 0x3 0x2 0x14 0x6 0x1 0x2 0x14 0x7 0x1>;
						interrupt-names = "dcin-vashdn", "dcin-uv", "dcin-ov", "dcin-plugin", "dcin-revi", "dcin-pon", "dcin-en";
					};

					qcom,typec@1500 {
						reg = <0x1500>;
						interrupts = <0x2 0x15 0x0 0x1 0x2 0x15 0x1 0x1 0x2 0x15 0x2 0x1 0x2 0x15 0x3 0x1 0x2 0x15 0x4 0x1 0x2 0x15 0x5 0x1 0x2 0x15 0x6 0x1 0x2 0x15 0x7 0x1>;
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vconn-oc", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600>;
						interrupts = <0x2 0x16 0x0 0x1 0x2 0x16 0x1 0x1 0x2 0x16 0x2 0x1 0x2 0x16 0x3 0x1 0x2 0x16 0x4 0x3 0x2 0x16 0x5 0x1 0x2 0x16 0x6 0x1 0x2 0x16 0x7 0x1>;
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "smb-en", "imp-trigger", "temp-change", "temp-change-smb";
					};

					qcom,chg-sdam@b000 {
						reg = <0xb000>;
					};
				};

				qpnp,qg {
					compatible = "qcom,pm7250b-qg";
					#address-cells = <1>;
					#size-cells = <0>;
					qcom,vbatt-cutoff-mv = <0xc80>;
					qcom,vbatt-low-mv = <0xce4>;
					qcom,vbatt-low-cold-mv = <0xe74>;
					qcom,vbatt-empty-mv = <0xbb8>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,s3-entry-fifo-length = <2>;
					status = "disabled";

					qcom,qgauge@4800 {
						status = "okay";
						reg = <0x4800>;
						interrupts = <0x2 0x48 0x0 0x3 0x2 0x48 0x1 0x3 0x2 0x48 0x2 0x1 0x2 0x48 0x3 0x1 0x2 0x48 0x4 0x1>;
						interrupt-names = "qg-batt-missing", "qg-vbat-low", "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
					};

					qcom,qg-sdam@b100 {
						status = "okay";
						reg = <0xb100>;
					};
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400>;
					interrupts = <0x8 0x24 0x0 0x3>;
					io-channels = <0x508 6>;
					io-channel-names = "thermal";
					#thermal-sensor-cells = <0>;
					qcom,temperature-threshold-set = <1>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00>;
					#clock-cells = <1>;
					qcom,num-clkdivs = <1>;
					clock-output-names = "pm7250b_div_clk1";
					clocks = <0x45 0x0>;
					clock-names = "xo";
					status = "disabled";
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100>;
					#address-cells = <1>;
					#size-cells = <0>;
					interrupts = <0x8 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <1>;
					io-channel-ranges;

					ref_gnd@0 {
						reg = <0>;
						label = "ref_gnd";
						qcom,pre-scaling = <1 1>;
					};

					vref_1p25@1 {
						reg = <1>;
						label = "vref_1p25";
						qcom,pre-scaling = <1 1>;
					};

					die_temp@2 {
						reg = <6>;
						label = "die_temp";
						qcom,pre-scaling = <1 1>;
					};

					vph_pwr@83 {
						reg = <&usb_port0>;
						label = "vph_pwr";
						qcom,pre-scaling = <1 3>;
					};

					vbat_sns@84 {
						reg = <&wpss_etm>;
						label = "vbat_sns";
						qcom,pre-scaling = <1 3>;
					};

					usb_in_i_uv@7 {
						reg = <7>;
						label = "usb_in_i_uv";
						qcom,pre-scaling = <1 1>;
					};

					usb_in_v_div_16@8 {
						reg = <8>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <1 16>;
					};

					chg_temp@9 {
						reg = <9>;
						label = "chg_temp";
						qcom,pre-scaling = <1 1>;
					};

					bat_therm@4a {
						reg = <74>;
						label = "bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					bat_therm_30k@2a {
						reg = <42>;
						label = "bat_therm_30k";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					bat_therm_400k@6a {
						reg = <106>;
						label = "bat_therm_400k";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					bat_id@4b {
						reg = <75>;
						label = "bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					smb1390_therm@e {
						reg = <14>;
						label = "smb1390_therm";
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					chg_sbux@99 {
						reg = <&usb_port0>;
						label = "chg_sbux";
						qcom,pre-scaling = <1 3>;
					};

					mid_chg_div6@1e {
						reg = <30>;
						label = "chg_mid";
						qcom,pre-scaling = <1 6>;
					};

					usb_conn_therm {
						reg = <79>;
						label = "usb_conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					charger_therm {
						reg = <77>;
						label = "charger_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};

					battery_therm {
						reg = <74>;
						label = "battery_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
						qcom,pre-scaling = <1 1>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500>;
					interrupts = <0x8 0x35 0x0 0x1>;
					interrupt-names = "threshold";
					#address-cells = <1>;
					#size-cells = <0>;
					#thermal-sensor-cells = <1>;
					io-channels = <0x508 79 0x508 77 0x508 74>;

					usb_conn_therm {
						reg = <79>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};

					charger_therm {
						reg = <77>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};

					battery_therm {
						reg = <74>;
						qcom,ratiometric;
						qcom,hw-settle-time = <&usb_port0>;
					};
				};

				bcl@1d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x1d00>;
					interrupts = <0x8 0x1d 0x0 0x1 0x8 0x1d 0x1 0x1 0x8 0x1d 0x2 0x1>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					#thermal-sensor-cells = <1>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0>;
				};

				pinctrl@c000 {
					compatible = "qcom,pm7250b-gpio";
					reg = <0xc000>;
					gpio-controller;
					#gpio-cells = <2>;
					interrupt-controller;
					#interrupt-cells = <2>;

					display_panel_supply_ctrl {

						display_panel_vddio_default {
							pins = "gpio11";
							function = "normal";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0>;
							qcom,drive-strength = <2>;
						};

						display_panel_extvdd_default {
							pins = "gpio12";
							function = "normal";
							input-disable;
							output-enable;
							bias-disable;
							power-source = <0>;
							qcom,drive-strength = <2>;
						};
					};

					camera_flashlight_supply_ctrl {

						cam_flash_off {
							pins = "gpio3";
							function = "normal";
							input-disable;
							output-enable;
							output-low;
							bias-disable;
							power-source = <0>;
							qcom,drive-strength = <2>;
						};

						cam_torch_off {
							pins = "gpio5";
							function = "normal";
							input-disable;
							output-enable;
							output-low;
							bias-disable;
							power-source = <0>;
							qcom,drive-strength = <2>;
						};

						cam_flash_on {
							pins = "gpio3";
							function = "normal";
							input-disable;
							output-enable;
							output-high;
							bias-disable;
							power-source = <0>;
							qcom,drive-strength = <2>;
						};

						cam_torch_on {
							pins = "gpio5";
							function = "normal";
							input-disable;
							output-enable;
							output-high;
							bias-disable;
							power-source = <0>;
							qcom,drive-strength = <2>;
						};
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 256>;
					interrupts = <0x2 0x17 0x0 0x1 0x2 0x17 0x1 0x1 0x2 0x17 0x2 0x1 0x2 0x17 0x3 0x1 0x2 0x17 0x4 0x1 0x2 0x17 0x5 0x1 0x2 0x17 0x6 0x1 0x2 0x17 0x7 0x1>;
					interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded", "fr-swap";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					status = "disabled";
				};
			};

			qcom,pm7250b@3 {
				compatible = "qcom,spmi-pmic";
				reg = <9 0>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,vibrator@5300 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0x5300>;
					qcom,vib-ldo-volt-uv = <3000000>;
					qcom,disable-overdrive;
				};
			};
		};

		spmi0_debug_bus: qcom,spmi-debug@10b14000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x10b14000 96 0x221c8784 4>;
			reg-names = "core", "fuse";
			clocks = <0x31>;
			clock-names = "core_clk";
			qcom,fuse-enable-bit = <18>;
			#address-cells = <2>;
			#size-cells = <0>;
			depends-on-supply = <&spmi_bus>;

			qcom,pmk8350-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pm6450-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <1 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pm8010-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <4 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pmg1110-debug@6 {
				compatible = "qcom,spmi-pmic";
				reg = <6 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pm7250b-debug@8 {
				compatible = "qcom,spmi-pmic";
				reg = <8 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};

			qcom,pm7250b-debug@9 {
				compatible = "qcom,spmi-pmic";
				reg = <9 0>;
				#address-cells = <2>;
				#size-cells = <0>;
				qcom,can-sleep;
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			depends-on-supply = <&ipcc_mproc>;
			status = "okay";

			battery_charger: qcom,battery_charger {
				compatible = "qcom,battery-charger";
				status = "okay";
				qcom,thermal-mitigation = <0x3567e0 0x33e140 0x325aa0 0x30d400 0x2f4d60 0x2dc6c0 0x2c4020 0x2ab980 0x2932e0 0x27ac40 0x2625a0 0x249f00 0x231860 0x2191c0 0x200b20 0x1e8480 0x1cfde0 0x1b7740 0x19f0a0 0x186a00 0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40 0x186a0 0xc350 0>;
				qcom,shutdown-voltage = <3300>;
				qcom,thermal-mitigation-step = <0x7a120>;
				qcom,wireless-charging-not-supported;
			};

			ucsi: qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				status = "okay";

				connector {

					port {

						usb_port0_connector: endpoint {
							remote-endpoint = <&usb_port0>;
						};
					};
				};
			};

			altmode: qcom,altmode {
				compatible = "qcom,altmode-glink";
				#altmode-cells = <1>;
				status = "okay";
			};
		};

		thermal_zones: thermal-zones {

			pa {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 0>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 1>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 31>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			modem-cfg {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 66>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			lte-cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 67>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			mcg-fr1-cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 68>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			scg-fr1-cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 70>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 51>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 52>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 53>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 55>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sdr0-pa {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 64>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sdr1-pa {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 65>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 38>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <356 45>;

				trips {

					thermal-engine-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 0>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 1>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu0_emerg: cpu0-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <&cpu0_emerg>;
						cooling-device = <359 1 1>;
					};
				};
			};

			cpu-0-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 2>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu1_emerg: cpu1-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <&cpu1_emerg>;
						cooling-device = <361 1 1>;
					};
				};
			};

			cpu-0-2 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 3>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu2_emerg: cpu2-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <&cpu2_emerg>;
						cooling-device = <363 1 1>;
					};
				};
			};

			cpu-0-3 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 4>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu3_emerg: cpu3-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <&cpu3_emerg>;
						cooling-device = <365 1 1>;
					};
				};
			};

			cpu-0-4 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 5>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu4_emerg: cpu4-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu04_cdev {
						trip = <&cpu4_emerg>;
						cooling-device = <367 1 1>;
					};
				};
			};

			cpu-0-5 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 6>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu5_emerg: cpu5-emerg-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu05_cdev {
						trip = <&cpu5_emerg>;
						cooling-device = <369 1 1>;
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 7>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 8>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 9>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6_emerg0: cpu6-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <&cpu6_emerg0>;
						cooling-device = <371 1 1>;
					};
				};
			};

			cpu-1-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 10>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu6_emerg1: cpu6-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <&cpu6_emerg1>;
						cooling-device = <371 1 1>;
					};
				};
			};

			cpu-1-2 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <357 11>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7_emerg0: cpu7-emerg0-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <&cpu7_emerg0>;
						cooling-device = <374 1 1>;
					};
				};
			};

			cpu-1-3 {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <357 12>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					cpu7_emerg1: cpu7-emerg1-cfg {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <&cpu7_emerg1>;
						cooling-device = <374 1 1>;
					};
				};
			};

			gpuss {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <357 13>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					thermal-hal-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					gpu_tj_cfg: tj_cfg {
						temperature = <0x17318>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <&gpu_tj_cfg>;
						cooling-device = <377 0 0xffffffff>;
					};
				};
			};

			camera {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 14>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 15>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <378 0>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			qcom_ddr_dcvs_hw: ddr {
				polling-delay-passive = <10>;
				polling-delay = <0>;
				thermal-sensors = <378 1>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					ddr_config0: ddr0-config {
						temperature = <0x15f90>;
						hysteresis = <0x1388>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};

				cooling-maps {

					ddr_cdev {
						trip = <&ddr_config0>;
						cooling-device = <380 1 1>;
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <378 2>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <378 3>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <378 4>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <378 5>;

				trips {

					thermal-engine-config {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			zeroc-0-step {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <357 128>;

				trips {

					thermal-engine-config {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};

					min_temp_1_trip: cold-trip {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					wcss_cx_vdd_cdev {
						trip = <&min_temp_0_trip>;
						cooling-device = <382 1 1>;
					};
				};
			};

			zeroc-1-step {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <378 128>;

				trips {

					thermal-engine-config {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};

					min_temp_1_trip: cold-trip {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					wcss_cx_vdd_cdev {
						trip = <&min_temp_0_trip>;
						cooling-device = <382 1 1>;
					};
				};
			};

			cx-pe {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <&cx_pe>;

				trips {

					cx_pe_config1: cx-pe-config1 {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <&cx_pe_config1>;
						cooling-device = <377 3 3>;
					};
				};
			};

			pm6450_tz {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x4fe>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0>;
						type = "passive";
					};
				};

				cooling-maps {

					pm6450_lte {
						trip = <0x516>;
						cooling-device = <851 255 255>;
					};

					pm6450_nr {
						trip = <0x516>;
						cooling-device = <855 255 255>;
					};

					pm6450_cpu0 {
						trip = <0x516>;
						cooling-device = <359 1 1>;
					};

					pm6450_cpu1 {
						trip = <0x516>;
						cooling-device = <361 1 1>;
					};

					pm6450_cpu2 {
						trip = <0x516>;
						cooling-device = <363 1 1>;
					};

					pm6450_cpu3 {
						trip = <0x516>;
						cooling-device = <365 1 1>;
					};

					pm6450_cpu4 {
						trip = <0x516>;
						cooling-device = <367 1 1>;
					};

					pm6450_cpu5 {
						trip = <0x516>;
						cooling-device = <369 1 1>;
					};

					pm6450_cpu6_7 {
						trip = <0x516>;
						cooling-device = <840 1 1>;
					};

					pm6450_gpu {
						trip = <0x516>;
						cooling-device = <377 3 0xffffffff>;
					};
				};
			};

			quiet_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 330>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			msm_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 331>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			pa2_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 332>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			pa1_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 70>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			backlight_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x501 69>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			pm8010e_tz {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x502>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0>;
						type = "critical";
					};
				};
			};

			sys-therm-6 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x501 68>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sys-therm-4 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x501 69>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sys-therm-1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x501 330>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sys-therm-3 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x501 333>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sys-therm-11 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x501 332>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sys-therm-5 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x501 70>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			pm7250b_tz {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x509>;

				trips {

					trip0 {
						temperature = <0x15f90>;
						hysteresis = <0>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0>;
						type = "passive";
					};
				};
			};

			pm7250b-ibat-lvl0 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 0>;

				trips {

					ibat-lvl0 {
						temperature = <0xfa0>;
						hysteresis = <&usb_port0>;
						type = "passive";
					};
				};
			};

			pm7250b-ibat-lvl1 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 1>;

				trips {

					ibat-lvl1 {
						temperature = <0x1388>;
						hysteresis = <&usb_port0>;
						type = "passive";
					};
				};
			};

			pm7250b-bcl-lvl0 {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 5>;

				trips {

					thermal-engine-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					b-bcl-lvl0 {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_lte0 {
						trip = <0x50e>;
						cooling-device = <851 8 8>;
					};

					vbat_nr0_scg {
						trip = <0x50e>;
						cooling-device = <855 3 3>;
					};

					vbat_nr0 {
						trip = <0x50e>;
						cooling-device = <853 6 6>;
					};

					vbat_cpu_4 {
						trip = <0x50e>;
						cooling-device = <367 1 1>;
					};

					vbat_cpu_5 {
						trip = <0x50e>;
						cooling-device = <369 1 1>;
					};

					vbat_cpu_6 {
						trip = <0x50e>;
						cooling-device = <371 1 1>;
					};

					vbat_gpu0 {
						trip = <0x50e>;
						cooling-device = <377 2 2>;
					};
				};
			};

			pm7250b-bcl-lvl1 {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 6>;

				trips {

					thermal-engine-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					b-bcl-lvl1 {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_lte1 {
						trip = <0x50f>;
						cooling-device = <851 255 255>;
					};

					vbat_nr1_scg {
						trip = <0x50f>;
						cooling-device = <855 255 255>;
					};

					vbat_nr1 {
						trip = <0x50f>;
						cooling-device = <853 255 255>;
					};

					vbat_cpu_7 {
						trip = <0x50f>;
						cooling-device = <374 1 1>;
					};

					vbat_gpu1 {
						trip = <0x50f>;
						cooling-device = <377 4 4>;
					};
				};
			};

			pm7250b-bcl-lvl2 {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50a 7>;

				trips {

					thermal-engine-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					b-bcl-lvl2 {
						temperature = <1>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_gpu2 {
						trip = <0x510>;
						cooling-device = <377 3 0xffffffff>;
					};
				};
			};

			socd {
				polling-delay-passive = <100>;
				polling-delay = <0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x50b>;
				disable-thermal-zone;

				trips {

					thermal-engine-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					thermal-hal-trip {
						temperature = <100>;
						hysteresis = <0>;
						type = "passive";
					};

					socd-trip {
						temperature = <95>;
						hysteresis = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					socd_cpu_6_7 {
						trip = <0x50d>;
						cooling-device = <840 1 1>;
					};

					socd_gpu0 {
						trip = <0x50d>;
						cooling-device = <377 2 2>;
					};
				};
			};

			charger_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x50c 77>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			usb_conn_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x50c 79>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			battery_therm {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x50c 74>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sys-therm-9 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x50c 79>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};

			sys-therm-7 {
				polling-delay-passive = <0>;
				polling-delay = <0>;
				thermal-sensors = <0x50c 77>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};

					active-config1 {
						temperature = <0x1e848>;
						hysteresis = <1000>;
						type = "passive";
					};
				};
			};
		};

		eud: qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <59>;
			interrupts = <0xb 0x4>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			clocks = <0x24 0x19>;
			clock-names = "eud_clkref_clk";
			qcom,secure-eud-en;
			status = "ok";
		};

		qrtr-gunyah {
			compatible = "qcom,qrtr-gunyah";
			qcom,master;
			gunyah-label = <3>;
			peer-name = <2>;
			shared-buffer = <&trust_ui_vm_qrtr>;
		};

		trust_ui_vm: qcom,trust_ui_vm@e55fc000 {
			reg = <0xe55fc000 0x104000>;
			vm_name = "trustedvm";
			shared-buffers = <387 388>;
		};

		qcom,virtio_backend@0 {
			compatible = "qcom,virtio_backend";
			qcom,vm = <&trust_ui_vm>;
			qcom,label = <17>;
		};

		qcom,guestvm_loader@e0b00000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <28>;
			qcom,vmid = <45>;
			qcom,firmware-name = "trustedvm";
			memory-region = <&trust_ui_vm_mem>;
		};

		qcom,guestvm_loader@e0600000 {
			compatible = "qcom,guestvm-loader";
			qcom,pas-id = <35>;
			qcom,vmid = <50>;
			qcom,firmware-name = "cpusys_vm";
			memory-region = <&cpusys_vm_mem>;
		};

		vendor_hooks: qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
		};

		hyp_core_ctl: qcom,hyp-core-ctl {
			compatible = "qcom,hyp-core-ctl";
			status = "ok";
		};

		simtray {
			compatible = "xiaomi,simtray-status";
			status-gpio = <&tlmm>;
		};

		tlmm: pinctrl@f000000 {
			compatible = "qcom,ravelin-pinctrl";
			reg = <0xf000000 0x1000000>;
			interrupts = <0x0 0xd0 0x4>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
			wakeup-parent = <59>;
			qcom,gpios-reserved = <0 1 2 3 18 19 20 21>;

			qupv3_se7_2uart_pins: qupv3_se7_2uart_pins {

				qupv3_se7_2uart_tx_active: qupv3_se7_2uart_tx_active {

					mux {
						pins = "gpio22";
						function = "qup1_se2_l2";
					};

					config {
						pins = "gpio22";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_rx_active: qupv3_se7_2uart_rx_active {

					mux {
						pins = "gpio23";
						function = "qup1_se2_l3";
					};

					config {
						pins = "gpio23";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_sleep: qupv3_se7_2uart_sleep {

					mux {
						pins = "gpio22", "gpio23";
						function = "gpio";
					};

					config {
						pins = "gpio22", "gpio23";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se2_4uart_pins: qupv3_se2_4uart_pins {

				qupv3_se2_default_cts: qupv3_se2_default_cts {

					mux {
						pins = "gpio14";
						function = "gpio";
					};

					config {
						pins = "gpio14";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				qupv3_se2_default_rts: qupv3_se2_default_rts {

					mux {
						pins = "gpio15";
						function = "gpio";
					};

					config {
						pins = "gpio15";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				qupv3_se2_default_tx: qupv3_se2_default_tx {

					mux {
						pins = "gpio16";
						function = "gpio";
					};

					config {
						pins = "gpio16";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se2_default_rx: qupv3_se2_default_rx {

					mux {
						pins = "gpio17";
						function = "gpio";
					};

					config {
						pins = "gpio17";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				qupv3_se2_cts: qupv3_se2_cts {

					mux {
						pins = "gpio14";
						function = "qup0_se2_l0";
					};

					config {
						pins = "gpio14";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se2_rts: qupv3_se2_rts {

					mux {
						pins = "gpio15";
						function = "qup0_se2_l1";
					};

					config {
						pins = "gpio15";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				qupv3_se2_tx: qupv3_se2_tx {

					mux {
						pins = "gpio16";
						function = "qup0_se2_l2";
					};

					config {
						pins = "gpio16";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se2_rx: qupv3_se2_rx {

					mux {
						pins = "gpio17";
						function = "qup0_se2_l3";
					};

					config {
						pins = "gpio17";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se0_2uart_pins: qupv3_se0_2uart_pins {

				qupv3_se0_2uart_tx_active: qupv3_se0_2uart_tx_active {

					mux {
						pins = "gpio34";
						function = "qup0_se0_l2";
					};

					config {
						pins = "gpio34";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se0_2uart_rx_active: qupv3_se0_2uart_rx_active {

					mux {
						pins = "gpio35";
						function = "qup0_se0_l3";
					};

					config {
						pins = "gpio35";
						drive-strength = <2>;
						bias-disable;
					};
				};

				qupv3_se0_2uart_sleep: qupv3_se0_2uart_sleep {

					mux {
						pins = "gpio34", "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34", "gpio35";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {

				qupv3_se0_i2c_sda_active: qupv3_se0_i2c_sda_active {

					mux {
						pins = "gpio4";
						function = "qup0_se0_l0";
					};

					config {
						pins = "gpio4";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_scl_active: qupv3_se0_i2c_scl_active {

					mux {
						pins = "gpio5";
						function = "qup0_se0_l1";
					};

					config {
						pins = "gpio5";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {

				qupv3_se1_i2c_sda_active: qupv3_se1_i2c_sda_active {

					mux {
						pins = "gpio10";
						function = "qup0_se1_l0";
					};

					config {
						pins = "gpio10";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_scl_active: qupv3_se1_i2c_scl_active {

					mux {
						pins = "gpio11";
						function = "qup0_se1_l1";
					};

					config {
						pins = "gpio11";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {

					mux {
						pins = "gpio10", "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio10", "gpio11";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins: qupv3_se1_spi_pins {

				qupv3_se1_spi_miso_active: qupv3_se1_spi_miso_active {

					mux {
						pins = "gpio10";
						function = "qup0_se1_l0";
					};

					config {
						pins = "gpio10";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_mosi_active: qupv3_se1_spi_mosi_active {

					mux {
						pins = "gpio11";
						function = "qup0_se1_l1";
					};

					config {
						pins = "gpio11";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_clk_active: qupv3_se1_spi_clk_active {

					mux {
						pins = "gpio12";
						function = "qup0_se1_l2";
					};

					config {
						pins = "gpio12";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_cs_active: qupv3_se1_spi_cs_active {

					mux {
						pins = "gpio13";
						function = "qup0_se1_l3";
					};

					config {
						pins = "gpio13";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {

					mux {
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio10", "gpio11", "gpio12", "gpio13";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {

				qupv3_se3_i2c_sda_active: qupv3_se3_i2c_sda_active {

					mux {
						pins = "gpio18";
						function = "qup0_se3_l0";
					};

					config {
						pins = "gpio18";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_scl_active: qupv3_se3_i2c_scl_active {

					mux {
						pins = "gpio19";
						function = "qup0_se3_l1";
					};

					config {
						pins = "gpio19";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {

					mux {
						pins = "gpio18", "gpio19";
						function = "gpio";
					};

					config {
						pins = "gpio18", "gpio19";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins: qupv3_se3_spi_pins {

				qupv3_se3_spi_miso_active: qupv3_se3_spi_miso_active {

					mux {
						pins = "gpio18";
						function = "qup0_se3_l0";
					};

					config {
						pins = "gpio18";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_mosi_active: qupv3_se3_spi_mosi_active {

					mux {
						pins = "gpio19";
						function = "qup0_se3_l1";
					};

					config {
						pins = "gpio19";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_clk_active: qupv3_se3_spi_clk_active {

					mux {
						pins = "gpio20";
						function = "qup0_se3_l2";
					};

					config {
						pins = "gpio20";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_cs_active: qupv3_se3_spi_cs_active {

					mux {
						pins = "gpio21";
						function = "qup0_se3_l3";
					};

					config {
						pins = "gpio21";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {

					mux {
						pins = "gpio18", "gpio19", "gpio20", "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio18", "gpio19", "gpio20", "gpio21";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {

				qupv3_se4_i2c_sda_active: qupv3_se4_i2c_sda_active {

					mux {
						pins = "gpio8";
						function = "qup0_se4_l0_mira";
					};

					config {
						pins = "gpio8";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_scl_active: qupv3_se4_i2c_scl_active {

					mux {
						pins = "gpio9";
						function = "qup0_se4_l1_mira";
					};

					config {
						pins = "gpio9";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se4_spi_pins: qupv3_se4_spi_pins {

				qupv3_se4_spi_miso_active: qupv3_se4_spi_miso_active {

					mux {
						pins = "gpio8";
						function = "qup0_se4_l0_mira";
					};

					config {
						pins = "gpio8";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_mosi_active: qupv3_se4_spi_mosi_active {

					mux {
						pins = "gpio9";
						function = "qup0_se4_l1_mira";
					};

					config {
						pins = "gpio9";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_clk_active: qupv3_se4_spi_clk_active {

					mux {
						pins = "gpio6";
						function = "qup0_se4_l2";
					};

					config {
						pins = "gpio6";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_cs_active: qupv3_se4_spi_cs_active {

					mux {
						pins = "gpio7";
						function = "qup0_se4_l3";
					};

					config {
						pins = "gpio7";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se4_spi_sleep: qupv3_se4_spi_sleep {

					mux {
						pins = "gpio8", "gpio9", "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9", "gpio6", "gpio7";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {

				qupv3_se5_i2c_sda_active: qupv3_se5_i2c_sda_active {

					mux {
						pins = "gpio0";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_scl_active: qupv3_se5_i2c_scl_active {

					mux {
						pins = "gpio1";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins: qupv3_se5_spi_pins {

				qupv3_se5_spi_miso_active: qupv3_se5_spi_miso_active {

					mux {
						pins = "gpio0";
						function = "qup1_se0_l0";
					};

					config {
						pins = "gpio0";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_mosi_active: qupv3_se5_spi_mosi_active {

					mux {
						pins = "gpio1";
						function = "qup1_se0_l1";
					};

					config {
						pins = "gpio1";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_clk_active: qupv3_se5_spi_clk_active {

					mux {
						pins = "gpio2";
						function = "qup1_se0_l2";
					};

					config {
						pins = "gpio2";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_cs_active: qupv3_se5_spi_cs_active {

					mux {
						pins = "gpio3";
						function = "qup1_se0_l3";
					};

					config {
						pins = "gpio3";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {

				qupv3_se6_i2c_sda_active: qupv3_se6_i2c_sda_active {

					mux {
						pins = "gpio50";
						function = "qup1_se1_l0";
					};

					config {
						pins = "gpio50";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_scl_active: qupv3_se6_i2c_scl_active {

					mux {
						pins = "gpio51";
						function = "qup1_se1_l1";
					};

					config {
						pins = "gpio51";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {

					mux {
						pins = "gpio50", "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio50", "gpio51";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins: qupv3_se6_spi_pins {

				qupv3_se6_spi_miso_active: qupv3_se6_spi_miso_active {

					mux {
						pins = "gpio50";
						function = "qup1_se1_l0";
					};

					config {
						pins = "gpio50";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_mosi_active: qupv3_se6_spi_mosi_active {

					mux {
						pins = "gpio51";
						function = "qup1_se1_l1";
					};

					config {
						pins = "gpio51";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_clk_active: qupv3_se6_spi_clk_active {

					mux {
						pins = "gpio26";
						function = "qup1_se1_l2";
					};

					config {
						pins = "gpio26";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_cs_active: qupv3_se6_spi_cs_active {

					mux {
						pins = "gpio27";
						function = "qup1_se1_l3";
					};

					config {
						pins = "gpio27";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {

					mux {
						pins = "gpio50", "gpio51", "gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio50", "gpio51", "gpio26";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				qupv3_se6_spi_cs_sleep {

					mux {
						pins = "gpio27";
						function = "gpio";
					};

					config {
						pins = "gpio27";
						drive-strength = <2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {

				qupv3_se8_i2c_sda_active: qupv3_se8_i2c_sda_active {

					mux {
						pins = "gpio24";
						function = "qup1_se3_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_scl_active: qupv3_se8_i2c_scl_active {

					mux {
						pins = "gpio25";
						function = "qup1_se3_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {

					mux {
						pins = "gpio24", "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins: qupv3_se8_spi_pins {

				qupv3_se8_spi_miso_active: qupv3_se8_spi_miso_active {

					mux {
						pins = "gpio24";
						function = "qup1_se3_l0";
					};

					config {
						pins = "gpio24";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_mosi_active: qupv3_se8_spi_mosi_active {

					mux {
						pins = "gpio25";
						function = "qup1_se3_l1";
					};

					config {
						pins = "gpio25";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_clk_active: qupv3_se8_spi_clk_active {

					mux {
						pins = "gpio51";
						function = "qup1_se3_l2";
					};

					config {
						pins = "gpio51";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_cs_active: qupv3_se8_spi_cs_active {

					mux {
						pins = "gpio50";
						function = "qup1_se3_l3";
					};

					config {
						pins = "gpio50";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {

					mux {
						pins = "gpio24", "gpio25", "gpio51", "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio24", "gpio25", "gpio51", "gpio50";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {

				qupv3_se9_i2c_sda_active: qupv3_se9_i2c_sda_active {

					mux {
						pins = "gpio91";
						function = "qup1_se4_l0";
					};

					config {
						pins = "gpio91";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_scl_active: qupv3_se9_i2c_scl_active {

					mux {
						pins = "gpio90";
						function = "qup1_se4_l1";
					};

					config {
						pins = "gpio90";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {

					mux {
						pins = "gpio91", "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio91", "gpio90";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins: qupv3_se9_spi_pins {

				qupv3_se9_spi_miso_active: qupv3_se9_spi_miso_active {

					mux {
						pins = "gpio91";
						function = "qup1_se4_l0";
					};

					config {
						pins = "gpio91";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_mosi_active: qupv3_se9_spi_mosi_active {

					mux {
						pins = "gpio90";
						function = "qup1_se4_l1";
					};

					config {
						pins = "gpio90";
						drive-strength = <12>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_clk_active: qupv3_se9_spi_clk_active {

					mux {
						pins = "gpio48";
						function = "qup1_se4_l2";
					};

					config {
						pins = "gpio48";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_cs_active: qupv3_se9_spi_cs_active {

					mux {
						pins = "gpio43";
						function = "qup1_se4_l3";
					};

					config {
						pins = "gpio43";
						drive-strength = <6>;
						bias-pull-down;
					};
				};

				qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {

					mux {
						pins = "gpio91", "gpio90", "gpio48", "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio91", "gpio90", "gpio48", "gpio43";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active: spkr_1_sd_n_active {

					mux {
						pins = "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio99";
						drive-strength = <16>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active: spkr_2_sd_n_active {

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <16>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_reset_active: wcd_reset_active {

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					drive-strength = <16>;
					output-high;
				};
			};

			wcd_reset_sleep: wcd_reset_sleep {

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					drive-strength = <16>;
					bias-disable;
					output-low;
				};
			};

			sdc1_on: sdc1_on {

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <16>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <10>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <10>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_off: sdc1_off {

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <2>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <2>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <2>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_on: sdc2_on {

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <16>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <10>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <10>;
				};

				sd-cd {
					pins = "gpio101";
					bias-pull-up;
					drive-strength = <2>;
				};
			};

			sdc2_off: sdc2_off {

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <2>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <2>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <2>;
				};

				sd-cd {
					pins = "gpio101";
					bias-pull-up;
					drive-strength = <2>;
				};
			};

			trigout_a: trigout_a {

				mux {
					pins = "gpio26";
					function = "qdss_cti";
				};

				config {
					pins = "gpio26";
					drive-strength = <2>;
					bias-disable;
				};
			};

			pmx_ts_active {

				ts_active: ts_active {

					mux {
						pins = "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <8>;
						bias-pull-up;
					};
				};

				ts_spi_active: ts_spi_active {

					mux {
						pins = "gpio90", "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio90", "gpio91";
						drive-strength = <8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend: ts_reset_suspend {

					mux {
						pins = "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio12";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				ts_spi_reset_suspend: ts_spi_reset_suspend {

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend: ts_int_suspend {

					mux {
						pins = "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio13";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				ts_spi_int_suspend: ts_spi_int_suspend {

					mux {
						pins = "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio91";
						drive-strength = <2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				ts_release: ts_release {

					mux {
						pins = "gpio12", "gpio13";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio13";
						drive-strength = <2>;
						bias-disable;
					};
				};

				ts_spi_release: ts_spi_release {

					mux {
						pins = "gpio90", "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio90", "gpio91";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active: nfc_int_active {

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				nfc_int_suspend: nfc_int_suspend {

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				nfc_enable_active: nfc_enable_active {

					mux {
						pins = "gpio6", "gpio8", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio8", "gpio7";
						drive-strength = <2>;
						bias-disable;
					};
				};

				nfc_enable_suspend: nfc_enable_suspend {

					mux {
						pins = "gpio6", "gpio8", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio8", "gpio7";
						drive-strength = <2>;
						bias-disable;
					};
				};
			};

			pcie0 {

				pcie0_perst_default: pcie0_perst_default {

					mux {
						pins = "gpio32";
						function = "gpio";
					};

					config {
						pins = "gpio32";
						drive-strength = <2>;
						bias-pull-down;
					};
				};

				pcie0_clkreq_default: pcie0_clkreq_default {

					mux {
						pins = "gpio107";
						function = "pcie0_clk_req";
					};

					config {
						pins = "gpio107";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				pcie0_wake_default: pcie0_wake_default {

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <2>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep: pcie0_clkreq_sleep {

					mux {
						pins = "gpio107";
						function = "gpio";
					};

					config {
						pins = "gpio107";
						drive-strength = <2>;
						bias-pull-up;
					};
				};
			};

			usb_phy_ps: usb_phy_ps {

				usb3phy_portselect_default: usb3phy_portselect_default {

					mux {
						pins = "gpio94";
						function = "usb0_phy_ps";
					};

					config {
						pins = "gpio94";
						bias-disable;
						drive-strength = <2>;
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active: cnss_wlan_en_active {

					mux {
						pins = "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio43";
						drive-strength = <16>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep: cnss_wlan_en_sleep {

					mux {
						pins = "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio43";
						drive-strength = <2>;
						output-low;
						bias-pull-down;
					};
				};
			};

			bt_en_sleep: bt_en_sleep {

				mux {
					pins = "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio39";
					drive-strength = <2>;
					output-low;
					bias-pull-down;
				};
			};

			cci_sda0_active: cci_sda0_active {

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio44";
				};

				config {
					drive-strength = <2>;
					bias-pull-up;
					pins = "gpio44";
				};
			};

			cci_sda0_suspend: cci_sda0_suspend {

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio44";
				};

				config {
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio44";
				};
			};

			cci_scl0_active: cci_scl0_active {

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio45";
				};

				config {
					drive-strength = <2>;
					bias-pull-up;
					pins = "gpio45";
				};
			};

			cci_scl0_suspend: cci_scl0_suspend {

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio45";
				};

				config {
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio45";
				};
			};

			cci_sda1_active: cci_sda1_active {

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio46";
				};

				config {
					drive-strength = <2>;
					bias-pull-up;
					pins = "gpio46";
				};
			};

			cci_sda1_suspend: cci_sda1_suspend {

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio46";
				};

				config {
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio46";
				};
			};

			cci_scl1_active: cci_scl1_active {

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio47";
				};

				config {
					drive-strength = <2>;
					bias-pull-up;
					pins = "gpio47";
				};
			};

			cci_scl1_suspend: cci_scl1_suspend {

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio47";
				};

				config {
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio47";
				};
			};

			cci_sda2_active: cci_sda2_active {

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio48";
				};

				config {
					drive-strength = <2>;
					bias-pull-up;
					pins = "gpio48";
				};
			};

			cci_sda2_suspend: cci_sda2_suspend {

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio48";
				};

				config {
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio48";
				};
			};

			cci_scl2_active: cci_scl2_active {

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio49";
				};

				config {
					drive-strength = <2>;
					bias-pull-up;
					pins = "gpio49";
				};
			};

			cci_scl2_suspend: cci_scl2_suspend {

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio49";
				};

				config {
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio49";
				};
			};

			cam_sensor_mclk0_active: cam_sensor_mclk0_active {

				mux {
					function = "cam_mclk";
					pins = "gpio36";
				};

				config {
					drive-strength = <6>;
					bias-disable;
					pins = "gpio36";
				};
			};

			cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio36";
				};

				config {
					drive-strength = <6>;
					bias-pull-down;
					pins = "gpio36";
				};
			};

			cam_sensor_mclk1_active: cam_sensor_mclk1_active {

				mux {
					function = "cam_mclk";
					pins = "gpio37";
				};

				config {
					drive-strength = <6>;
					bias-disable;
					pins = "gpio37";
				};
			};

			cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio37";
				};

				config {
					drive-strength = <6>;
					bias-pull-down;
					pins = "gpio37";
				};
			};

			cam_sensor_mclk2_active: cam_sensor_mclk2_active {

				mux {
					function = "cam_mclk";
					pins = "gpio38";
				};

				config {
					drive-strength = <6>;
					bias-disable;
					pins = "gpio38";
				};
			};

			cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio38";
				};

				config {
					drive-strength = <6>;
					bias-pull-down;
					pins = "gpio38";
				};
			};

			cam_sensor_mclk3_active: cam_sensor_mclk3_active {

				mux {
					function = "cam_mclk";
					pins = "gpio39";
				};

				config {
					drive-strength = <6>;
					bias-disable;
					pins = "gpio39";
				};
			};

			cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio39";
				};

				config {
					drive-strength = <6>;
					bias-pull-down;
					pins = "gpio39";
				};
			};

			cam_sensor_active_rst0: cam_sensor_active_rst0 {

				mux {
					function = "gpio";
					pins = "gpio40";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio40";
				};
			};

			cam_sensor_suspend_rst0: cam_sensor_suspend_rst0 {

				mux {
					function = "gpio";
					pins = "gpio40";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio40";
				};
			};

			cam_sensor_active_rst1: cam_sensor_active_rst1 {

				mux {
					function = "gpio";
					pins = "gpio41";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio41";
				};
			};

			cam_sensor_suspend_rst1: cam_sensor_suspend_rst1 {

				mux {
					function = "gpio";
					pins = "gpio41";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio41";
				};
			};

			cam_sensor_active_rst2: cam_sensor_active_rst2 {

				mux {
					function = "gpio";
					pins = "gpio42";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio42";
				};
			};

			cam_sensor_suspend_rst2: cam_sensor_suspend_rst2 {

				mux {
					function = "gpio";
					pins = "gpio42";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio42";
				};
			};

			cam_sensor_active_rst3: cam_sensor_active_rst3 {

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio43";
				};
			};

			cam_sensor_suspend_rst3: cam_sensor_suspend_rst3 {

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio43";
				};
			};

			cam_sensor_csi_mux_sel_active: cam_sensor_csi_mux_sel_active {

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-disable;
					pins = "gpio106";
				};
			};

			cam_sensor_csi_mux_sel_suspend: cam_sensor_csi_mux_sel_suspend {

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio106";
				};
			};

			key_vol_up_default {

				mux {
					pins = "gpio53";
					function = "gpio";
				};

				config {
					pins = "gpio53";
					drive-strength = <2>;
					bias-pull-up;
					input-enable;
				};
			};

			pm8010m-active {

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-up;
					output-high;
					drive-strength = <2>;
				};
			};

			pm8010n-active {

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-up;
					output-high;
					drive-strength = <2>;
				};
			};

			msm_gpio_102 {

				mux {
					pins = "gpio102";
					function = "gpio";
				};

				config {
					pins = "gpio102";
					drive-strength = <2>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_102_output_high {

				mux {
					pins = "gpio102";
					function = "gpio";
				};

				config {
					pins = "gpio102";
					drive-strength = <2>;
					bias-disable;
					output-high;
				};
			};

			msm_gpio_105 {

				mux {
					pins = "gpio105";
					function = "gpio";
				};

				config {
					pins = "gpio105";
					drive-strength = <2>;
					bias-pull-up;
					input-enable;
				};
			};

			cam_sensor_rear_avdd_active {

				mux {
					function = "gpio";
					pins = "gpio31";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio31";
				};
			};

			cam_sensor_rear_avdd_suspend {

				mux {
					function = "gpio";
					pins = "gpio31";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio31";
				};
			};

			cam_sensor_front_dvdd_active {

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio106";
				};
			};

			cam_sensor_front_dvdd_suspend {

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio106";
				};
			};

			cam_sensor_front_avdd_active {

				mux {
					function = "gpio";
					pins = "gpio33";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio33";
				};
			};

			cam_sensor_front_avdd_suspend {

				mux {
					function = "gpio";
					pins = "gpio33";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio33";
				};
			};

			cam_depth_sensor_active_rst3 {

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					drive-strength = <2>;
					bias-disable;
					pins = "gpio30";
				};
			};

			cam_depth_sensor_suspend_rst3 {

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					output-low;
					drive-strength = <2>;
					bias-pull-down;
					pins = "gpio30";
				};
			};

			display_panel_avdd_default {

				mux {
					function = "gpio";
					pins = "gpio127";
				};

				config {
					output-high;
					bias-disable = <0>;
					drive-strength = <8>;
					pins = "gpio127";
				};
			};

			pmx_sde {

				sde_dsi_active {

					mux {
						function = "gpio";
						pins = "gpio92";
					};

					config {
						bias-disable = <0>;
						drive-strength = <8>;
						pins = "gpio92";
					};
				};

				sde_dsi_suspend {

					mux {
						function = "gpio";
						pins = "gpio92";
					};

					config {
						bias-pull-up;
						drive-strength = <2>;
						pins = "gpio92";
					};
				};
			};

			pmx_sde_te {

				sde_te_active {

					mux {
						function = "mdp_vsync_p";
						pins = "gpio93";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio93";
					};
				};

				sde_te_suspend {

					mux {
						function = "mdp_vsync_p";
						pins = "gpio93";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio93";
					};
				};
			};
		};

		cam_cc_bps_gdsc: qcom,gdsc@ad10004 {
			compatible = "qcom,gdsc";
			reg = <0xad10004 4>;
			regulator-name = "cam_cc_bps_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		cam_cc_ife_0_gdsc: qcom,gdsc@ad13004 {
			compatible = "qcom,gdsc";
			reg = <0xad13004 4>;
			regulator-name = "cam_cc_ife_0_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		cam_cc_ife_1_gdsc: qcom,gdsc@ad14004 {
			compatible = "qcom,gdsc";
			reg = <0xad14004 4>;
			regulator-name = "cam_cc_ife_1_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		cam_cc_ife_2_gdsc: qcom,gdsc@ad14078 {
			compatible = "qcom,gdsc";
			reg = <0xad14078 4>;
			regulator-name = "cam_cc_ife_2_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		cam_cc_ipe_0_gdsc: qcom,gdsc@ad11004 {
			compatible = "qcom,gdsc";
			reg = <0xad11004 4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		cam_cc_titan_top_gdsc: qcom,gdsc@ad15120 {
			compatible = "qcom,gdsc";
			reg = <0xad15120 4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		cam_cc_camss_top_gdsc: qcom,gdsc@adf4004 {
			compatible = "qcom,gdsc";
			reg = <0xadf4004 4>;
			regulator-name = "cam_cc_camss_top_gdsc";
			qcom,retain-regs;
			status = "ok";
			clocks = <0x24 0xd>;
			clock-names = "ahb_clk";
			parent-supply = <&VDD_CX_LEVEL>;
			qcom,support-hw-trigger;
		};

		disp_cc_mdss_core_gdsc: qcom,gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			proxy-supply = <&disp_cc_mdss_core_gdsc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x24 0x16>;
			clock-names = "ahb_clk";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		disp_cc_mdss_core_int2_gdsc: qcom,gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 4>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			clocks = <0x24 0x16>;
			clock-names = "ahb_clk";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		disp0_cc_mdss_core_gdsc: qcom,disp0-gdsc@af09000 {
			compatible = "qcom,gdsc";
			reg = <0xaf09000 4>;
			regulator-name = "disp0_cc_mdss_core_gdsc";
			proxy-supply = <&disp0_cc_mdss_core_gdsc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		disp0_cc_mdss_core_int2_gdsc: qcom,disp0-gdsc@af0b000 {
			compatible = "qcom,gdsc";
			reg = <0xaf0b000 4>;
			regulator-name = "disp0_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		disp1_cc_mdss_core_gdsc: qcom,disp1-gdsc@15709000 {
			compatible = "qcom,gdsc";
			reg = <0x15709000 4>;
			regulator-name = "disp1_cc_mdss_core_gdsc";
			proxy-supply = <&disp1_cc_mdss_core_gdsc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		disp1_cc_mdss_core_int2_gdsc: qcom,disp1-gdsc@1570b000 {
			compatible = "qcom,gdsc";
			reg = <0x1570b000 4>;
			regulator-name = "disp1_cc_mdss_core_int2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		gcc_apcs_gdsc_vote_ctrl: syscon@162128 {
			compatible = "syscon";
			reg = <0x162128 4>;
		};

		gcc_apcs_gdsc_sleep_ctrl: syscon@162204 {
			compatible = "syscon";
			reg = <0x162204 4>;
		};

		gcc_pcie_0_gdsc: qcom,gdsc@17b004 {
			compatible = "qcom,gdsc";
			reg = <0x17b004 4>;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <395 0>;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		gcc_ufs_phy_gdsc: qcom,gdsc@187004 {
			compatible = "qcom,gdsc";
			reg = <0x187004 4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,retain-regs;
			proxy-supply = <&gcc_ufs_phy_gdsc>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		gcc_usb30_prim_gdsc: qcom,gdsc@149004 {
			compatible = "qcom,gdsc";
			reg = <0x149004 4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,retain-regs;
			proxy-supply = <58>;
			qcom,proxy-consumer-enable;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		gcc_pcie_0_phy_gdsc: qcom,gdsc@17c000 {
			compatible = "qcom,gdsc";
			reg = <0x17c000 4>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <395 3>;
			status = "disabled";
		};

		gcc_pcie_1_gdsc: qcom,gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 4>;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <395 1>;
			status = "disabled";
		};

		gcc_pcie_1_phy_gdsc: qcom,gdsc@19e000 {
			compatible = "qcom,gdsc";
			reg = <0x19e000 4>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <395 4>;
			status = "disabled";
		};

		gcc_pcie_2_gdsc: qcom,pcie2-gdsc@19d004 {
			compatible = "qcom,gdsc";
			reg = <0x19d004 4>;
			regulator-name = "gcc_pcie_2_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			qcom,no-status-check-on-disable;
			qcom,collapse-vote = <395 2>;
			status = "disabled";
		};

		gcc_usb3_phy_gdsc: qcom,gdsc@160018 {
			compatible = "qcom,gdsc";
			reg = <0x160018 4>;
			regulator-name = "gcc_usb3_phy_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		gcc_venus_gdsc: qcom,gdsc@1b6020 {
			compatible = "qcom,gdsc";
			reg = <0x1b6020 4>;
			regulator-name = "gcc_venus_gdsc";
			qcom,retain-regs;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		gcc_vcodec0_gdsc: qcom,gdsc@1b6044 {
			compatible = "qcom,gdsc";
			reg = <0x1b6044 4>;
			regulator-name = "gcc_vcodec0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc: qcom,gdsc@18d050 {
			compatible = "qcom,gdsc";
			reg = <0x18d050 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc: qcom,gdsc@18d058 {
			compatible = "qcom,gdsc";
			reg = <0x18d058 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc: qcom,gdsc@18d078 {
			compatible = "qcom,gdsc";
			reg = <0x18d078 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc: qcom,gdsc@18d07c {
			compatible = "qcom,gdsc";
			reg = <0x18d07c 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc: qcom,gdsc@18d088 {
			compatible = "qcom,gdsc";
			reg = <0x18d088 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc: qcom,gdsc@18d08c {
			compatible = "qcom,gdsc";
			reg = <0x18d08c 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc: qcom,gdsc@18d054 {
			compatible = "qcom,gdsc";
			reg = <0x18d054 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
			qcom,no-status-check-on-disable;
			status = "ok";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc: qcom,gdsc@18d06c {
			compatible = "qcom,gdsc";
			reg = <0x18d06c 4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@18d05c {
			compatible = "qcom,gdsc";
			reg = <0x18d05c 4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@18d060 {
			compatible = "qcom,gdsc";
			reg = <0x18d060 4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,no-status-check-on-disable;
			status = "disabled";
		};

		gpu_cc_cx_hw_ctrl: syscon@3d9953c {
			compatible = "syscon";
			reg = <0x3d9953c 4>;
		};

		gpu_cc_cx_gdsc: qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			reg = <0x3d99108 4>;
			hw-ctrl-addr = <&gpu_cc_cx_hw_ctrl>;
			regulator-name = "gpu_cc_cx_gdsc";
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <8>;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x24 0x20>;
			clock-names = "ahb_clk";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		gpu_cc_gx_domain_addr: syscon@3d99504 {
			compatible = "syscon";
			reg = <0x3d99504 4>;
		};

		gpu_cc_gx_sw_reset: syscon@3d99058 {
			compatible = "syscon";
			reg = <0x3d99058 4>;
		};

		gpu_cc_gx_acd_reset: syscon@3d99358 {
			compatible = "syscon";
			reg = <0x3d99358 4>;
		};

		gpu_cc_gx_acd_iroot_reset: syscon@3d9958c {
			compatible = "syscon";
			reg = <0x3d9958c 4>;
		};

		gpu_cc_gx_gdsc: qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			reg = <0x3d9905c 4>;
			regulator-name = "gpu_cc_gx_gdsc";
			domain-addr = <&gpu_cc_gx_domain_addr>;
			sw-reset = <&gpu_cc_gx_sw_reset>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			status = "ok";
			clocks = <0x24 0x20>;
			clock-names = "ahb_clk";
			parent-supply = <&VDD_CX_LEVEL>;
		};

		video_cc_mvs0_gdsc: qcom,gdsc@aaf81a4 {
			compatible = "qcom,gdsc";
			reg = <0xaaf81a4 4>;
			regulator-name = "video_cc_mvs0_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		video_cc_mvs0c_gdsc: qcom,gdsc@aaf8084 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8084 4>;
			regulator-name = "video_cc_mvs0c_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		video_cc_mvs1_gdsc: qcom,gdsc@aaf8244 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8244 4>;
			regulator-name = "video_cc_mvs1_gdsc";
			qcom,retain-regs;
			qcom,support-hw-trigger;
			status = "disabled";
		};

		video_cc_mvs1c_gdsc: qcom,gdsc@aaf8124 {
			compatible = "qcom,gdsc";
			reg = <0xaaf8124 4>;
			regulator-name = "video_cc_mvs1c_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		video_cc_mvsc_gdsc: qcom,gdsc@aaf5004 {
			compatible = "qcom,gdsc";
			reg = <0xaaf5004 4>;
			regulator-name = "video_cc_mvsc_gdsc";
			qcom,retain-regs;
			status = "disabled";
		};

		ipcc_self_ping_apss: ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x8 0x2 0x4>;
			mboxes = <315 8 2>;
		};

		ipcc_self_ping_cdsp: ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x6 0x3 0x4>;
			mboxes = <315 6 3>;
		};

		ipcc_self_ping_adsp: ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x13b 0x3 0x3 0x4>;
			mboxes = <315 3 3>;
		};

		gpi_dma0: qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <5>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			iommus = <47 374 0>;
			qcom,max-num-gpii = <12>;
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4>;
			qcom,static-gpii-mask = <1>;
			qcom,gpii-mask = <62>;
			qcom,ev-factor = <2>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
		};

		qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <3>;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0x190 0x24 0x190 0x240 0x191 0xc 0x25 0x234 0x14a 0x7 0x29 0x200>;
			iommus = <47 355 0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
		};

		qupv3_se2_4uart: qcom,qup_uart@988000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x988000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x1 0x0 0x25b 0x4 0x126 0x11 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x42 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			pinctrl-0 = <402 403 404 405>;
			pinctrl-1 = <406 407 408 409>;
			pinctrl-2 = <406 407 408 405>;
			pinctrl-3 = <402 403 404 405>;
			qcom,wakeup-byte = <&usb_port0>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "ok";
		};

		qupv3_se0_2uart: qcom,qup_uart@980000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x259 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x3e 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <411 412>;
			pinctrl-1 = <&qupv3_se0_2uart_sleep>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se0_i2c: i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x259 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x3e 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <414 415>;
			pinctrl-1 = <&qupv3_se0_i2c_sleep>;
			dmas = <417 0 0 3 64 0 417 1 0 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			status = "ok";
			qcom,clk-freq-out = <0xf4240>;

			nq@28 {
				compatible = "qcom,sn-nci";
				reg = <40>;
				qcom,sn-irq = <294 9 0>;
				qcom,sn-ven = <294 6 0>;
				qcom,sn-firm = <294 8 0>;
				qcom,sn-clkreq = <294 7 0>;
				qcom,sn-vdd-1p8-supply = <&L21B>;
				qcom,sn-vdd-1p8-voltage = <1800000 1800000>;
				qcom,sn-vdd-1p8-current = <0x26548>;
				interrupt-parent = <&tlmm>;
				interrupts = <0x9 0x0>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active", "nfc_suspend";
				pinctrl-0 = <773 775>;
				pinctrl-1 = <774 776>;
			};
		};

		qupv3_se1_i2c: i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25a 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x40 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <418 419>;
			pinctrl-1 = <&qupv3_se1_i2c_sleep>;
			dmas = <417 0 1 3 64 2 417 1 1 3 64 2>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			status = "okay";

			aw87xxx_pa@58 {
				status = "okay";
				aw-rx-port-id = <0x4000>;
				aw-rx-topo-id = <0x1000ff01>;
				dev_index = <0>;
				reg = <88>;
				compatible = "awinic,aw87xxx_pa";
			};

			fs15xx_pa@34 {
				status = "okay";
				reg = <52>;
				compatible = "foursemi,fs15xx";
			};

			ktd3136@36 {
				compatible = "ktd,ktd3136";
				reg = <54>;
				ktd,hwen-gpio = <0x51c 6 1>;
				status = "okay";
			};

			ocp2131@3e {
				compatible = "qcom,ocp2131_bias";
				reg = <62>;
				lcm-enp-gpio = <0x511 2 1>;
				lcm-enn-gpio = <0x511 4 1>;
				status = "okay";
			};
		};

		qupv3_se1_spi: spi@984000 {
			compatible = "qcom,spi-geni";
			reg = <0x984000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25a 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x40 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <421 422 423 424>;
			pinctrl-1 = <&qupv3_se1_spi_sleep>;
			dmas = <417 0 1 1 64 2 417 1 1 1 64 2>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se3_i2c: i2c@98c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25c 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x44 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <426 427>;
			pinctrl-1 = <&qupv3_se3_i2c_sleep>;
			dmas = <417 0 3 3 64 0 417 1 3 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se3_spi: spi@98c000 {
			compatible = "qcom,spi-geni";
			reg = <0x98c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25c 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x44 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <429 430 431 432>;
			pinctrl-1 = <&qupv3_se3_spi_sleep>;
			dmas = <417 0 3 1 64 0 417 1 3 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se4_i2c: i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x25d 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x46 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <434 435>;
			pinctrl-1 = <&qupv3_se4_i2c_sleep>;
			dmas = <417 0 4 3 64 0 417 1 4 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		qupv3_se4_spi: spi@990000 {
			compatible = "qcom,spi-geni";
			reg = <0x990000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x25d 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x46 0x24 0x54 0x24 0x55>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <437 438 439 440>;
			pinctrl-1 = <&qupv3_se4_spi_sleep>;
			dmas = <417 0 4 1 64 0 417 1 4 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_0>;
			status = "disabled";
		};

		gpi_dma1: qcom,gpi-dma@a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <5>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <47 0x416 0>;
			qcom,max-num-gpii = <12>;
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			qcom,gpii-mask = <63>;
			qcom,ev-factor = <2>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			dma-coherent;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
		};

		qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <3>;
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			interconnects = <0x190 0x25 0x190 0x241 0x191 0xc 0x25 0x234 0x3c 0x8 0x29 0x200>;
			iommus = <47 0x403 0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			dma-coherent;
			status = "ok";
		};

		qupv3_se7_2uart: qcom,qup_uart@a88000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x163 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4e 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <442 443>;
			pinctrl-1 = <&qupv3_se7_2uart_sleep>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "ok";
		};

		qupv3_se5_i2c: i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x161 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4a 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <446 447>;
			pinctrl-1 = <&qupv3_se5_i2c_sleep>;
			dmas = <449 0 0 3 64 0 449 1 0 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se5_spi: spi@a80000 {
			compatible = "qcom,spi-geni";
			reg = <0xa80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x161 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4a 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <450 451 452 453>;
			pinctrl-1 = <&qupv3_se5_spi_sleep>;
			dmas = <449 0 0 1 64 0 449 1 0 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se6_i2c: i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x162 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4c 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <455 456>;
			pinctrl-1 = <&qupv3_se6_i2c_sleep>;
			dmas = <449 0 1 3 64 0 449 1 1 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se6_spi: spi@a84000 {
			compatible = "qcom,spi-geni";
			reg = <0xa84000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x162 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x4c 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <458 459 460 461>;
			pinctrl-1 = <462 0x51e>;
			dmas = <449 0 1 1 64 0 449 1 1 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "okay";

			novatek@0 {
				compatible = "novatek,NVT-ts-spi", "focaltech,fts";
				reg = <0>;
				status = "ok";
				spi-max-frequency = <0x927c00>;
				novatek,reset-gpio = <&tlmm>;
				novatek,irq-gpio = <&tlmm>;
				novatek,swrst-n8-addr = <0x3f0fe>;
				novatek,spi-rd-fast-addr = <0x3f310>;
				interrupt-parent = <&tlmm>;
				interrupts = <0xd 0x2>;
				focaltech,reset-gpio = <&tlmm>;
				focaltech,irq-gpio = <&tlmm>;
				focaltech,max-touch-number = <10>;
				focaltech,display-coords = <0 0 0x2a30 0x6018>;
				novatek,mp-support-dt;

				novatek-mp-criteria-5979@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "novatek-mp-criteria-5979";
					IC_X_CFG_SIZE = <16>;
					IC_Y_CFG_SIZE = <36>;
					IC_KEY_CFG_SIZE = <4>;
					X_Channel = <16>;
					Y_Channel = <36>;
					AIN_X = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
					AIN_Y = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35>;
					AIN_KEY = <0 1 2 255>;
					PS_Config_Lmt_Short_Rawdata_P = <0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8 0x36b8>;
					PS_Config_Lmt_Short_Rawdata_N = <0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2774 0x2710 0x2710 0x2710>;
					PS_Config_Lmt_Open_Rawdata_P = <0xba7 0xbd9 0xc42 0xc75 0xc8b 0xc87 0xcbb 0xbe9 0xbd0 0xc55 0xc60 0xc42 0xc5c 0xc14 0xbd4 0xb99 0xbf8 0xc0c 0xc75 0xc9b 0xcbe 0xcb5 0xce2 0xc72 0xc49 0xc83 0xc8e 0xc6f 0xc86 0xc44 0xc0f 0xbf5 0xbfe 0xc24 0xc8e 0xcbe 0xce5 0xcd8 0xd0b 0xcd1 0xca3 0xcaa 0xcb7 0xc99 0xcb5 0xc60 0xc33 0xc11 0xc39 0xc44 0xcb2 0xcdf 0xd04 0xcf0 0xd1e 0xce1 0xcd4 0xcc3 0xcd4 0xcb8 0xcd3 0xc83 0xc59 0xc40 0xc50 0xc64 0xccc 0xcfb 0xd28 0xd16 0xd40 0xd02 0xd0c 0xcf7 0xd02 0xce9 0xcfb 0xca6 0xc7a 0xc63 0xc80 0xc73 0xcf0 0xd25 0xd59 0xd45 0xd67 0xd2b 0xd27 0xcf1 0xd13 0xcf7 0xd0d 0xcb2 0xc8a 0xc7a 0xc8e 0xcab 0xd0d 0xd3c 0xd78 0xd64 0xd8a 0xd43 0xd5f 0xd40 0xd47 0xd21 0xd30 0xcda 0xca7 0xc9c 0xcb1 0xcd0 0xd24 0xd59 0xda2 0xd8d 0xdb0 0xd61 0xd7d 0xd59 0xd4f 0xd37 0xd41 0xce6 0xcb7 0xcb5 0xcd8 0xd02 0xd67 0xd8a 0xdde 0xdc2 0xdf0 0xd98 0xdba 0xd8d 0xd97 0xd68 0xd6d 0xd0f 0xce5 0xcdc 0xcfa 0xd1d 0xd84 0xda5 0xdfb 0xdd7 0xe0b 0xdae 0xde8 0xdb8 0xdbb 0xd8b 0xd8a 0xd29 0xcfd 0xd04 0xd05 0xd40 0xda3 0xdad 0xe21 0xdfe 0xe2e 0xdd6 0xdf9 0xdd3 0xdd4 0xd8d 0xd98 0xd3d 0xd0b 0xd12 0xd21 0xd58 0xdb4 0xdde 0xe32 0xe0e 0xe3f 0xdde 0xe13 0xdeb 0xdec 0xdc5 0xdac 0xd4c 0xd1e 0xd2f 0xd4b 0xd89 0xded 0xe10 0xe5f 0xe48 0xe77 0xe04 0xe40 0xe17 0xe20 0xded 0xdc2 0xd72 0xd45 0xd4c 0xd68 0xda6 0xe10 0xe2e 0xe8c 0xe64 0xe9b 0xe1a 0xe5c 0xe33 0xe40 0xe0f 0xde5 0xd80 0xd58 0xd67 0xd6b 0xdb5 0xe1e 0xe40 0xea1 0xe77 0xeb3 0xe27 0xe8e 0xe60 0xe66 0xe38 0xe12 0xd9c 0xd7c 0xd84 0xd90 0xddb 0xe3f 0xe5d 0xec2 0xe74 0xed3 0xe46 0xeaa 0xe77 0xe82 0xe52 0xe23 0xd92 0xd8e 0xda2 0xd99 0xdf2 0xe4b 0xe6b 0xed6 0xeaf 0xeec 0xe58 0xecb 0xe9c 0xea1 0xe74 0xe3c 0xdc6 0xd90 0xdb1 0xdad 0xe09 0xe5b 0xe79 0xee8 0xec4 0xef3 0xe6d 0xed6 0xeac 0xeb0 0xe80 0xe4a 0xdda 0xd7c 0xda7 0xdf4 0xd8b 0xddf 0xddd 0xdf0 0xdd3 0xe0f 0xdf6 0xdaa 0xe08 0xe09 0xdd7 0xdf3 0xdc2 0xdd6 0xd8d 0xe41 0xdbf 0xe05 0xe04 0xe19 0xdfb 0xe35 0xe15 0xdd0 0xe23 0xe2e 0xdfa 0xe13 0xde2 0xdf3 0xdaa 0xe3a 0xddd 0xe15 0xe0f 0xe2a 0xe08 0xe44 0xe05 0xdf3 0xe3d 0xe51 0xe21 0xe3a 0xe0c 0xe19 0xda2 0xe4a 0xded 0xe27 0xe1a 0xe36 0xe19 0xe55 0xe25 0xe01 0xe4b 0xe62 0xe36 0xe4f 0xe21 0xe24 0xdd6 0xe55 0xe12 0xe46 0xe38 0xe58 0xe32 0xe6b 0xe3a 0xe20 0xe69 0xe78 0xe5b 0xe70 0xe39 0xe3f 0xde8 0xe64 0xe23 0xe56 0xe4e 0xe67 0xe44 0xe7e 0xe4d 0xe32 0xe6d 0xe80 0xe5f 0xe74 0xe3d 0xe41 0xdf2 0xe62 0xe35 0xe67 0xe5f 0xe7b 0xe58 0xe8d 0xe5d 0xe4f 0xe85 0xe94 0xe77 0xe8e 0xe60 0xe60 0xe0b 0xe8e 0xe64 0xe91 0xe8a 0xea6 0xe83 0xeb1 0xe85 0xe60 0xe89 0xe9a 0xe79 0xe93 0xe5f 0xe60 0xe0b 0xe6e 0xe54 0xe85 0xe7e 0xe9b 0xe71 0xea6 0xe77 0xe78 0xe9e 0xeb7 0xe95 0xeb1 0xe7b 0xe83 0xe20 0xe87 0xe6a 0xe9e 0xe93 0xeb3 0xe8c 0xebf 0xe8a 0xe7e 0xe9f 0xeb4 0xe94 0xeac 0xe7c 0xe82 0xe2a 0xe90 0xe8c 0xeb7 0xeb6 0xecc 0xea5 0xed9 0xea1 0xe90 0xeb1 0xec2 0xeaa 0xec1 0xe91 0xe94 0xe33 0xe8a 0xe82 0xeb3 0xeb7 0xecc 0xe9f 0xed9 0xe9e 0xe8e 0xea9 0xeb7 0xe9f 0xeb8 0xe87 0xe87 0xe38 0xe85 0xe8e 0xec5 0xebf 0xed6 0xead 0xee2 0xea2 0xe9c 0xeb7 0xecc 0xeaf 0xec5 0xe9e 0xe8e 0xe41 0xe89 0xe93 0xecd 0xec9 0xede 0xeb8 0xee7 0xea6 0xea3 0xebb 0xecb 0xeb3 0xec9 0xe9e 0xe90 0xe4a 0xe94 0xea8 0xeeb 0xee2 0xefa 0xed2 0xf03 0xebb 0xebb 0xecf 0xede 0xec2 0xedb 0xeb0 0xe9e 0xe51 0xec6 0xed9 0xf27 0xf23 0xf32 0xf11 0xf47 0xefc 0xefe 0xf12 0xf1c 0xf01 0xf16 0xee7 0xecf 0xe86 0xe91 0xed9 0xf26 0xf23 0xf35 0xf13 0xf46 0xefc 0xf07 0xf20 0xf23 0xf0f 0xf24 0xef7 0xed3 0xe67 0xcea 0xdd1 0xe80 0xf59 0xf6a 0xf44 0xf75 0xf24 0xf2a 0xf47 0xf4a 0xf31 0xf47 0xe63 0xd89 0xce2 0x1400 0x1400 0x1400>;
					PS_Config_Lmt_Open_Rawdata_N = <0x4fe 0x514 0x541 0x556 0x560 0x55e 0x574 0x51a 0x510 0x549 0x54d 0x541 0x54c 0x52d 0x511 0x4f8 0x521 0x529 0x556 0x567 0x576 0x572 0x585 0x555 0x544 0x55c 0x561 0x554 0x55e 0x541 0x52b 0x520 0x523 0x534 0x561 0x576 0x586 0x581 0x597 0x57e 0x56a 0x56d 0x573 0x566 0x572 0x54d 0x53a 0x52c 0x53d 0x541 0x571 0x584 0x594 0x58b 0x59f 0x585 0x57f 0x578 0x57f 0x573 0x57f 0x55c 0x54a 0x540 0x547 0x54f 0x57c 0x590 0x5a3 0x59b 0x5ad 0x593 0x597 0x58e 0x593 0x588 0x590 0x56b 0x559 0x54f 0x55b 0x556 0x58b 0x5a2 0x5b8 0x5b0 0x5be 0x5a4 0x5a3 0x58c 0x59a 0x58e 0x598 0x571 0x55f 0x559 0x561 0x56e 0x598 0x5ac 0x5c5 0x5bd 0x5cd 0x5af 0x5bb 0x5ad 0x5b0 0x5a0 0x5a7 0x582 0x56c 0x567 0x570 0x57d 0x5a1 0x5b8 0x5d7 0x5ce 0x5dd 0x5bc 0x5c8 0x5b8 0x5b4 0x5aa 0x5ae 0x587 0x573 0x572 0x581 0x593 0x5be 0x5cd 0x5f1 0x5e5 0x5f9 0x5d3 0x5e2 0x5ce 0x5d3 0x5bf 0x5c1 0x598 0x586 0x583 0x58f 0x59e 0x5cb 0x5d9 0x5fe 0x5ee 0x604 0x5dd 0x5f5 0x5e1 0x5e2 0x5ce 0x5cd 0x5a4 0x591 0x594 0x594 0x5ad 0x5d8 0x5dc 0x60e 0x5ff 0x613 0x5ee 0x5fd 0x5ec 0x5ed 0x5ce 0x5d3 0x5ac 0x597 0x59a 0x5a0 0x5b8 0x5df 0x5f1 0x615 0x606 0x61b 0x5f1 0x608 0x5f7 0x5f7 0x5e6 0x5dc 0x5b3 0x59f 0x5a6 0x5b2 0x5cd 0x5f8 0x607 0x628 0x61f 0x633 0x601 0x61b 0x60a 0x60d 0x5f8 0x5e5 0x5c3 0x5b0 0x5b3 0x5bf 0x5d9 0x607 0x613 0x63c 0x62b 0x642 0x60b 0x627 0x616 0x61b 0x606 0x5f4 0x5c9 0x5b8 0x5be 0x5c0 0x5e0 0x60d 0x61b 0x645 0x633 0x64c 0x610 0x63d 0x629 0x62b 0x618 0x607 0x5d5 0x5c7 0x5cb 0x5d0 0x5f0 0x61b 0x628 0x653 0x631 0x65a 0x61e 0x649 0x633 0x637 0x623 0x60f 0x5d1 0x5cf 0x5d7 0x5d4 0x5fa 0x620 0x62e 0x65b 0x64b 0x665 0x625 0x657 0x643 0x645 0x631 0x619 0x5e7 0x5d0 0x5de 0x5dc 0x604 0x627 0x634 0x663 0x654 0x668 0x62e 0x65b 0x649 0x64b 0x637 0x61f 0x5ef 0x5c7 0x5da 0x5fb 0x5ce 0x5f2 0x5f1 0x5f9 0x5ec 0x606 0x5fb 0x5db 0x603 0x604 0x5ee 0x5fa 0x5e5 0x5ee 0x5ce 0x61c 0x5e4 0x602 0x601 0x60a 0x5fe 0x616 0x609 0x5eb 0x60f 0x613 0x5fd 0x608 0x5f3 0x5fa 0x5db 0x619 0x5f1 0x609 0x606 0x612 0x603 0x61d 0x602 0x5fa 0x61a 0x622 0x60e 0x619 0x605 0x60a 0x5d7 0x61f 0x5f8 0x610 0x60b 0x617 0x60a 0x624 0x610 0x600 0x620 0x62a 0x617 0x622 0x60e 0x60f 0x5ee 0x624 0x607 0x61e 0x618 0x625 0x615 0x62e 0x619 0x60d 0x62d 0x633 0x627 0x630 0x618 0x61b 0x5f5 0x62b 0x60f 0x625 0x621 0x62c 0x61d 0x636 0x621 0x615 0x62e 0x637 0x628 0x631 0x61a 0x61c 0x5fa 0x62a 0x616 0x62c 0x628 0x634 0x625 0x63c 0x628 0x622 0x639 0x63f 0x633 0x63d 0x629 0x629 0x604 0x63d 0x62b 0x63e 0x63b 0x647 0x638 0x64c 0x639 0x629 0x63a 0x642 0x634 0x63f 0x628 0x629 0x604 0x62f 0x624 0x639 0x636 0x642 0x630 0x647 0x633 0x633 0x643 0x64e 0x640 0x64c 0x634 0x638 0x60d 0x63a 0x62d 0x643 0x63f 0x64c 0x63c 0x652 0x63b 0x636 0x644 0x64d 0x63f 0x649 0x635 0x637 0x612 0x63d 0x63c 0x64e 0x64e 0x657 0x646 0x65d 0x645 0x63d 0x64c 0x653 0x649 0x652 0x63e 0x63f 0x616 0x63b 0x637 0x64c 0x64e 0x657 0x644 0x65d 0x643 0x63d 0x648 0x64e 0x644 0x64f 0x63a 0x63a 0x618 0x639 0x63d 0x654 0x652 0x65b 0x64a 0x661 0x645 0x643 0x64e 0x657 0x64b 0x654 0x643 0x63d 0x61c 0x63a 0x63f 0x658 0x656 0x65f 0x64f 0x663 0x647 0x646 0x650 0x657 0x64c 0x656 0x643 0x63d 0x61f 0x63f 0x648 0x664 0x661 0x66b 0x65a 0x66f 0x650 0x650 0x658 0x65f 0x653 0x65e 0x64b 0x643 0x622 0x655 0x65d 0x67e 0x67c 0x683 0x675 0x68c 0x66c 0x66d 0x675 0x679 0x66e 0x677 0x663 0x658 0x639 0x63e 0x65d 0x67e 0x67c 0x684 0x676 0x68b 0x66c 0x670 0x67b 0x67c 0x674 0x67d 0x66a 0x65a 0x62c 0x589 0x5ec 0x637 0x694 0x69b 0x68b 0x6a0 0x67d 0x67f 0x68c 0x68d 0x682 0x68c 0x62a 0x5cd 0x585 0xfffffe01 0xfffffe01 0xfffffe01>;
					PS_Config_Lmt_FW_Rawdata_P = <0x460 0x454 0x453 0x45a 0x452 0x45a 0x457 0x459 0x468 0x467 0x465 0x45b 0x467 0x462 0x453 0x454 0x45e 0x456 0x456 0x45a 0x457 0x45a 0x457 0x45d 0x460 0x457 0x457 0x460 0x45a 0x45e 0x45e 0x45e 0x45b 0x461 0x461 0x45e 0x45e 0x45d 0x45e 0x459 0x450 0x44f 0x44c 0x453 0x44f 0x44f 0x452 0x45b 0x464 0x454 0x459 0x459 0x453 0x45a 0x457 0x460 0x460 0x45e 0x45d 0x45d 0x45b 0x457 0x457 0x462 0x45b 0x459 0x457 0x457 0x456 0x457 0x456 0x459 0x45d 0x453 0x457 0x45b 0x457 0x453 0x457 0x469 0x461 0x45d 0x461 0x45b 0x460 0x460 0x460 0x457 0x454 0x452 0x450 0x450 0x450 0x453 0x456 0x462 0x460 0x457 0x454 0x457 0x459 0x456 0x457 0x457 0x45b 0x457 0x454 0x453 0x457 0x454 0x457 0x462 0x465 0x459 0x459 0x45a 0x456 0x45b 0x459 0x460 0x460 0x45b 0x45d 0x45b 0x45e 0x45d 0x45d 0x45e 0x45e 0x44c 0x453 0x450 0x457 0x456 0x456 0x456 0x454 0x456 0x456 0x457 0x454 0x456 0x454 0x461 0x46c 0x453 0x454 0x456 0x453 0x45a 0x454 0x45b 0x457 0x457 0x459 0x459 0x454 0x459 0x454 0x462 0x45e 0x454 0x450 0x452 0x450 0x454 0x453 0x457 0x45a 0x452 0x453 0x452 0x454 0x450 0x454 0x45d 0x461 0x457 0x459 0x459 0x454 0x45d 0x45a 0x460 0x457 0x457 0x453 0x453 0x456 0x457 0x457 0x462 0x468 0x453 0x452 0x453 0x454 0x459 0x457 0x45d 0x45b 0x45a 0x459 0x459 0x45d 0x45b 0x45e 0x45d 0x462 0x45b 0x45d 0x45d 0x45b 0x45b 0x45d 0x460 0x457 0x454 0x456 0x457 0x457 0x45a 0x45a 0x465 0x461 0x45b 0x45b 0x45b 0x45d 0x456 0x457 0x460 0x462 0x464 0x462 0x461 0x468 0x45d 0x460 0x461 0x460 0x45d 0x461 0x462 0x45e 0x468 0x469 0x460 0x456 0x456 0x457 0x453 0x457 0x454 0x454 0x45e 0x45e 0x452 0x44f 0x44f 0x450 0x456 0x454 0x45d 0x453 0x450 0x45a 0x45d 0x459 0x460 0x456 0x465 0x462 0x453 0x456 0x45a 0x45e 0x461 0x464 0x460 0x45d 0x45e 0x459 0x459 0x459 0x45b 0x45b 0x464 0x461 0x457 0x45a 0x45d 0x45a 0x45d 0x462 0x45d 0x465 0x45d 0x45b 0x454 0x459 0x454 0x453 0x464 0x46b 0x453 0x459 0x457 0x457 0x456 0x456 0x453 0x45d 0x45b 0x45b 0x459 0x45a 0x45b 0x45d 0x45b 0x45e 0x450 0x454 0x453 0x456 0x456 0x454 0x456 0x45d 0x460 0x45e 0x465 0x45e 0x45d 0x45d 0x45d 0x456 0x457 0x456 0x454 0x450 0x452 0x462 0x461 0x462 0x461 0x460 0x454 0x45a 0x457 0x45a 0x465 0x468 0x450 0x44f 0x450 0x450 0x454 0x459 0x45b 0x46b 0x462 0x467 0x45a 0x461 0x460 0x45a 0x45e 0x464 0x461 0x464 0x464 0x461 0x460 0x45e 0x45e 0x45d 0x461 0x461 0x461 0x461 0x461 0x461 0x459 0x460 0x454 0x457 0x456 0x457 0x453 0x461 0x460 0x462 0x462 0x462 0x460 0x461 0x464 0x465 0x45b 0x460 0x462 0x462 0x465 0x462 0x45e 0x461 0x461 0x465 0x462 0x464 0x45e 0x465 0x465 0x464 0x45e 0x460 0x467 0x461 0x465 0x464 0x462 0x45a 0x45d 0x468 0x467 0x468 0x465 0x467 0x467 0x46c 0x459 0x45e 0x465 0x464 0x464 0x467 0x465 0x460 0x461 0x462 0x462 0x462 0x45e 0x462 0x468 0x465 0x45b 0x45d 0x45a 0x460 0x456 0x45e 0x457 0x45b 0x456 0x45b 0x459 0x459 0x459 0x45a 0x45b 0x461 0x467 0x462 0x460 0x45e 0x464 0x461 0x45d 0x461 0x460 0x45b 0x45b 0x45a 0x45d 0x45d 0x45a 0x45a 0x462 0x464 0x454 0x459 0x452 0x459 0x459 0x453 0x457 0x456 0x456 0x456 0x457 0x453 0x452 0x452 0x46b 0x465 0x453 0x45d 0x453 0x45e 0x452 0x450 0x454 0x465 0x45a 0x459 0x45b 0x45a 0x45a 0x45d 0x45e 0x467 0x45e 0x45a 0x45e 0x459 0x457 0x462 0x45d 0x45e 0x45e 0x45e 0x45e 0x45e 0x464 0x462 0x464 0x45e 0x45a 0x462 0x45e 0x45e 0x45e 0x461 0x460 0x461 0x45b 0x456 0x45a 0x45a 0x462 0x45e 0x467 0x45e 0x459 0x460 0x457 0x45a 0x454 0x45b 0x457 0x45e 0x460 0x45b 0x45e 0x460 0x461 0x45d 0x467 0x45e 0x45e 0x45e 0x460 0x461 0x45b 0x45e 0x464 0x45e 0x46b 0x462 0x469 0x464 0x45e 0x45b 0x457 0xf00 0xf00 0xf00>;
					PS_Config_Lmt_FW_Rawdata_N = <480 475 474 477 474 477 476 477 483 483 482 478 483 481 474 475 479 475 475 477 476 477 476 478 480 476 476 480 477 479 479 479 478 480 480 479 479 478 479 477 473 472 471 474 472 472 474 478 481 475 477 477 474 477 476 480 480 479 478 478 478 476 476 481 478 477 476 476 475 476 475 477 478 474 476 478 476 474 476 484 480 478 480 478 480 480 480 476 475 474 473 473 473 474 475 481 480 476 475 476 477 475 476 476 478 476 475 474 476 475 476 481 482 477 477 477 475 478 477 480 480 478 478 478 479 478 478 479 479 471 474 473 476 475 475 475 475 475 475 476 475 475 475 480 485 474 475 475 474 477 475 478 476 476 477 477 475 477 475 481 479 475 473 474 473 475 474 476 477 474 474 474 475 473 475 478 480 476 477 477 475 478 477 480 476 476 474 474 475 476 476 481 483 474 474 474 475 477 476 478 478 477 477 477 478 478 479 478 481 478 478 478 478 478 478 480 476 475 475 476 476 477 477 482 480 478 478 478 478 475 476 480 481 481 481 480 483 478 480 480 480 478 480 481 479 483 484 480 475 475 476 474 476 475 475 479 479 474 472 472 473 475 475 478 474 473 477 478 477 480 475 482 481 474 475 477 479 480 481 480 478 479 477 477 477 478 478 481 480 476 477 478 477 478 481 478 482 478 478 475 477 475 474 481 484 474 477 476 476 475 475 474 478 478 478 477 477 478 478 478 479 473 475 474 475 475 475 475 478 480 479 482 479 478 478 478 475 476 475 475 473 474 481 480 481 480 480 475 477 476 477 482 483 473 472 473 473 475 477 478 484 481 483 477 480 480 477 479 481 480 481 481 480 480 479 479 478 480 480 480 480 480 480 477 480 475 476 475 476 474 480 480 481 481 481 480 480 481 482 478 480 481 481 482 481 479 480 480 482 481 481 479 482 482 481 479 480 483 480 482 481 481 477 478 483 483 483 482 483 483 485 477 479 482 481 481 483 482 480 480 481 481 481 479 481 483 482 478 478 477 480 475 479 476 478 475 478 477 477 477 477 478 480 483 481 480 479 481 480 478 480 480 478 478 477 478 478 477 477 481 481 475 477 474 477 477 474 476 475 475 475 476 474 474 474 484 482 474 478 474 479 474 473 475 482 477 477 478 477 477 478 479 483 479 477 479 477 476 481 478 479 479 479 479 479 481 481 481 479 477 481 479 479 479 480 480 480 478 475 477 477 481 479 483 479 477 480 476 477 475 478 476 479 480 478 479 480 480 478 483 479 479 479 480 480 478 479 481 479 484 481 484 481 479 478 476 240 240 240>;
					PS_Config_Lmt_FW_CC_P = <41 42 42 42 42 42 42 42 42 42 42 42 42 42 42 41 42 42 42 42 41 42 42 42 42 41 41 41 41 41 41 42 42 41 41 41 41 41 41 41 42 42 42 41 42 42 41 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 41 41 42 41 42 41 42 42 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 41 41 41 41 41 41 42 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 44 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 44 42 42 42 42 42 42 42 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 44 42 42 42 42 42 42 42 44 44 42 41 41 41 42 42 41 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 44 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 44 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 44 44 44 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 44 42 42 42 42 42 42 44 45 42 42 42 42 42 44 44 44 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 44 42 44 44 44 44 45 42 44 42 42 42 44 44 44 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 44 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 44 42 42 42 42 42 42 42 42 42 42 42 42 44 44 42 42 42 42 42 42 42 42 42 42 42 42 42 42 44 42 42 42 42 44 44 44 44 44 44 42 44 42 42 42 42 314 314 314>;
					PS_Config_Lmt_FW_CC_N = <18 19 19 19 19 19 19 19 19 19 19 19 19 19 19 18 19 19 19 19 18 19 19 19 19 18 18 18 18 18 18 19 19 18 18 18 18 18 18 18 19 19 19 18 19 19 18 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 18 18 19 18 19 18 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 18 18 18 18 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 18 18 18 19 19 18 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 20 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 20 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 19 0 0 0>;
					PS_Config_Lmt_FW_Diff_P = <50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 50 75 75 75>;
					PS_Config_Lmt_FW_Diff_N = <0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffce 0xffffffb5 0xffffffb5 0xffffffb5>;
					PS_Config_Diff_Test_Frame = <50>;
				};
			};
		};

		qupv3_se8_i2c: i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x164 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x50 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <463 464>;
			pinctrl-1 = <&qupv3_se8_i2c_sleep>;
			dmas = <449 0 3 3 64 0 449 1 3 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			qcom,shared;
			status = "ok";

			fsa4480: fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <66>;
			};

			pm8010m@8 {
				compatible = "qcom,i2c-pmic";
				reg = <8>;
				#address-cells = <1>;
				#size-cells = <0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x504>;

				pm8010-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8010m-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <&usb_port0>;
				};
			};

			pm8010m@9 {
				compatible = "qcom,i2c-pmic";
				reg = <9>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,pm8010m-regulator {
					compatible = "qcom,pm8010-regulator";
					#address-cells = <1>;
					#size-cells = <0>;
					pm8008_en-supply = <0x505>;
					vdd_l1_l2-supply = <&S8B>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8010m_l1";
						regulator-min-microvolt = <1000000>;
						regulator-max-microvolt = <1200000>;
						qcom,min-dropout-voltage = <88000>;
						qcom,hpm-min-load = <0x7530>;
					};

					regulator@4100 {
						reg = <0x4100>;
						regulator-name = "pm8010m_l2";
						regulator-min-microvolt = <950000>;
						regulator-max-microvolt = <1150000>;
						qcom,min-dropout-voltage = <80000>;
						qcom,hpm-min-load = <0x7530>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8010m_l3";
						regulator-min-microvolt = <2800000>;
						regulator-max-microvolt = <3000000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8010m_l4";
						regulator-min-microvolt = <2700000>;
						regulator-max-microvolt = <2900000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8010m_l6";
						regulator-min-microvolt = <2700000>;
						regulator-max-microvolt = <3000000>;
						qcom,hpm-min-load = <0>;
					};

					regulator@4600 {
						reg = <0x4600>;
						regulator-name = "pm8010m_l7";
						regulator-min-microvolt = <2650000>;
						regulator-max-microvolt = <2950000>;
						qcom,hpm-min-load = <0>;
					};
				};
			};

			pm8010n@c {
				compatible = "qcom,i2c-pmic";
				reg = <12>;
				#address-cells = <1>;
				#size-cells = <0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x506>;

				pm8010-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8010n-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <&usb_port0>;
				};
			};

			pm8010n@d {
				compatible = "qcom,i2c-pmic";
				reg = <13>;
				#address-cells = <1>;
				#size-cells = <0>;

				qcom,pm8010n-regulator {
					compatible = "qcom,pm8010-regulator";
					#address-cells = <1>;
					#size-cells = <0>;
					pm8008_en-supply = <0x507>;
					vdd_l1_l2-supply = <&S8B>;
					vdd_l3_l4-supply = <&S9B>;

					regulator@4000 {
						reg = <0x4000>;
						regulator-name = "pm8010n_l1";
						regulator-min-microvolt = <950000>;
						regulator-max-microvolt = <1150000>;
						qcom,min-dropout-voltage = <72000>;
						qcom,hpm-min-load = <0x7530>;
					};

					regulator@4200 {
						reg = <0x4200>;
						regulator-name = "pm8010n_l3";
						regulator-min-microvolt = <1736000>;
						regulator-max-microvolt = <3312000>;
						qcom,hpm-min-load = <0>;
						qcom,min-dropout-voltage = <120000>;
					};

					regulator@4300 {
						reg = <0x4300>;
						regulator-name = "pm8010N_l4";
						regulator-min-microvolt = <1704000>;
						regulator-max-microvolt = <1900000>;
						qcom,hpm-min-load = <0>;
						qcom,min-dropout-voltage = <152000>;
					};

					regulator@4500 {
						reg = <0x4500>;
						regulator-name = "pm8010n_l6";
						regulator-min-microvolt = <2700000>;
						regulator-max-microvolt = <3000000>;
						qcom,hpm-min-load = <0>;
					};
				};
			};
		};

		qupv3_se8_spi: spi@a8c000 {
			compatible = "qcom,spi-geni";
			reg = <0xa8c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x164 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x50 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <466 467 468 469>;
			pinctrl-1 = <&qupv3_se8_spi_sleep>;
			dmas = <449 0 3 1 64 0 449 1 3 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se9_i2c: i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <0x0 0x165 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x52 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <471 472>;
			pinctrl-1 = <&qupv3_se9_i2c_sleep>;
			dmas = <449 0 4 3 64 0 449 1 4 3 64 0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <&qupv3_1>;
			status = "disabled";
		};

		qupv3_se9_spi: spi@a90000 {
			compatible = "qcom,spi-geni";
			reg = <0xa90000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x165 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x24 0x52 0x24 0x56 0x24 0x57>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <474 475 476 477>;
			pinctrl-1 = <&qupv3_se9_spi_sleep>;
			dmas = <449 0 4 1 64 0 449 1 4 1 64 0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <&qupv3_1>;
			status = "ok";

			spi_ir@1 {
				compatible = "ir-spi-led";
				reg = <1>;
				spi-max-frequency = <0x2faf080>;
				spi-cpol;
				status = "ok";
			};
		};

		pcie0: qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 168 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			cell-index = <0>;
			linux,pci-domain = <0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x1000000 0 0x60200000 0x60200000 0 0x100000 0x2000000 0 0x60300000 0x60300000 0 0x3d00000>;
			interrupt-parent = <&pcie0>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0xffffffff>;
			interrupt-map = <0 0 0 0 1 0 140 4 0 0 0 1 1 0 149 4 0 0 0 2 1 0 150 4 0 0 0 3 1 0 151 4 0 0 0 4 1 0 152 4>;
			msi-parent = <&pcie0_msi>;
			perst-gpio = <&tlmm>;
			wake-gpio = <&tlmm>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <481 482 483>;
			pinctrl-1 = <481 484 483>;
			gdsc-vdd-supply = <&gcc_pcie_0_gdsc>;
			vreg-1p8-supply = <71>;
			vreg-0p9-supply = <66>;
			vreg-cx-supply = <&VDD_CX_LEVEL>;
			vreg-mx-supply = <&VDD_MX_LEVEL>;
			qcom,vreg-1p8-voltage-level = <1200000 1200000 15070>;
			qcom,vreg-0p9-voltage-level = <880000 880000 46890>;
			qcom,vreg-cx-voltage-level = <65535 256 0>;
			qcom,vreg-mx-voltage-level = <65535 256 0>;
			qcom,bw-scale = <64 64 0x124f800 64 64 0x124f800 64 64 0x5f5e100>;
			interconnect-names = "icc_path";
			interconnects = <0x2c 0x2f 0x29 0x200>;
			clocks = <0x24 0x2c 0x45 0x0 0x24 0x25 0x24 0x27 0x24 0x29 0x24 0x30 0x24 0x28 0x24 0x31 0x24 0x2a 0x24 0x15 0x24 0x8 0x24 0x2d 0x24 0x2e 0x24 0x3a 0x131>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_pipe_clk_mux", "pcie_0_pipe_div2_clk", "pcie_qmip_pcie_ahb_clk", "pcie_pipe_clk_ext_src";
			max-clock-frequency-hz = <0 0 0x124f800 0 0 0 0 0 0 0 0x5f5e100 0 0 0 0>;
			resets = <36 3 36 6>;
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			dma-coherent;
			qcom,smmu-sid-base = <0x1400>;
			iommu-map = <0 47 0x1400 1 256 47 0x1401 1>;
			qcom,boot-option = <1>;
			qcom,aux-clk-freq = <20>;
			qcom,drv-supported;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,l1-2-th-scale = <2>;
			qcom,l1-2-th-value = <&usb_port0>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,ep-latency = <10>;
			qcom,num-parf-testbus-sel = <&usb_port0>;
			qcom,config-recovery;
			qcom,pcie-phy-ver = <107>;
			qcom,phy-status-offset = <&gfx_1_tbu>;
			qcom,phy-status-bit = <6>;
			qcom,phy-power-down-offset = <&tpdm_modem_0>;
			qcom,phy-sequence = <576 3 0 148 8 0 340 52 0 364 8 0 88 15 0 164 66 0 272 36 0 284 3 0 280 180 0 268 2 0 444 17 0 188 130 0 212 3 0 208 85 0 204 85 0 176 26 0 172 10 0 196 104 0 224 2 0 220 170 0 216 171 0 184 52 0 180 20 0 344 1 0 116 6 0 124 22 0 132 54 0 120 6 0 128 22 0 136 54 0 432 30 0 428 202 0 440 24 0 436 162 0 80 7 0 16 1 0 28 49 0 32 1 0 36 222 0 40 7 0 48 76 0 52 6 0 0xee4 32 0 0xe84 117 0 0xe90 63 0 0x115c 127 0 0x1160 255 0 0x1164 191 0 0x1168 63 0 0x116c 216 0 0x1170 220 0 0x1174 220 0 0x1178 92 0 0x117c 52 0 0x1180 166 0 0x1190 52 0 0x1194 56 0 0x10d8 15 0 0xe3c 18 0 0xe40 1 0 0x10dc 0 0 0x104c 8 0 0x1050 8 0 0x1044 240 0 0x11a4 56 0 0x10cc 240 0 0x10f4 7 0 0x1008 9 0 0x1014 5 0 0x694 0 0 0x654 0 0 0x6a8 15 0 72 144 0 0x620 193 0 904 119 0 920 11 0 732 5 0 512 0 0 580 3 0>;
			qcom,parf-debug-reg = <432 36 40 548 0x500 0x4d0 0x4d4 960 0x630 560 0>;
			qcom,dbi-debug-reg = <260 272 128 516 0x730 0x734 0x738 0x73c>;
			qcom,phy-debug-reg = <104 320 324 328 332 336 352 376 0xed0 0xedc 0xf34 0xf38 0xf3c 0xf40 0xf44 0xf48 0xf4c 0xf50 0xf54 0xf58 0x11e8 0xa00 0xa04 0xa08 0xa0c 0xa10 0xa14 0xa18 0xc20 532 536 540 544 548 552 556 560 564 568 572 0x600 0x604 0x1204 0x1210>;
			status = "disabled";

			pcie0_rp: pcie0_rp {
				reg = <0 0 0 0 0>;
				#address-cells = <5>;
				#size-cells = <0>;

				cnss_pci0: cnss_pci0 {
					reg = <0 0 0 0 0>;
					qcom,iommu-group = <&cnss_pci_iommu_group0>;
					memory-region = <&cnss_wlan_mem>;
					#address-cells = <1>;
					#size-cells = <1>;

					cnss_pci_iommu_group0: cnss_pci_iommu_group0 {
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
					};
				};
			};
		};

		pcie0_msi: qcom,pcie0_msi@0x17210040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17210040 0>;
			interrupt-parent = <1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			status = "disabled";
		};

		wlan: qcom,cnss-qca6490@b0000000 {
			compatible = "qcom,cnss-qca6490";
			reg = <0xb0000000 0x10000>;
			reg-names = "smmu_iova_ipa";
			wlan-en-gpio = <&tlmm>;
			qcom,bt-en-gpio = <&tlmm>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			pinctrl-0 = <&cnss_wlan_en_active>;
			pinctrl-1 = <&cnss_wlan_en_sleep>;
			qcom,wlan;
			qcom,wlan-rc-num = <0>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,wlan-cbc-enabled;
			use-pm-domain;
			use-nv-mac;
			cnss-enable-self-recovery;
			qcom,same-dt-multi-dev;
			mboxes = <2 0>;
			qcom,vreg_ipa = "s3e";
			qcom,xo-clk-gpio = <&tlmm>;
			vdd-wlan-aon-supply = <&S7B>;
			qcom,vdd-wlan-aon-config = <0xcf850 0x111700 0 0 1>;
			vdd-wlan-dig-supply = <&S7B>;
			qcom,vdd-wlan-dig-config = <0xc3500 0x111700 0 0 1>;
			vdd-wlan-io-supply = <&L21B>;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0 0 1>;
			vdd-wlan-rfa1-supply = <&S9B>;
			qcom,vdd-wlan-rfa1-config = <0x1b7740 0x1f20c0 0 0 1>;
			vdd-wlan-rfa2-supply = <&S8B>;
			qcom,vdd-wlan-rfa2-config = <0x1312d0 0x14a140 0 0 1>;
			wlan-ant-switch-supply = <&L3E>;
			qcom,wlan-ant-switch-config = <0x2ab980 0x2ab980 0 0 1>;
			interconnects = <0x2c 0x2f 0x2c 0x23a 0x25 0x1c 0x29 0x200>;
			interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
			qcom,icc-path-count = <2>;
			qcom,bus-bw-cfg-count = <7>;
			qcom,bus-bw-cfg = <0 0 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x1d4c 0x30d400 0 0 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x1d4c 0x216600>;
			status = "disabled";
		};

		bluetooth_qca6490: bt_qca6490 {
			compatible = "qcom,qca6490";
			pinctrl-names = "default";
			pinctrl-0 = <&bt_en_sleep>;
			qcom,wl-reset-gpio = <&tlmm>;
			qcom,bt-reset-gpio = <&tlmm>;
			qcom,bt-sw-ctrl-gpio = <&tlmm>;
			qcom,bt-vdd-io-supply = <&L21B>;
			qcom,bt-vdd-aon-supply = <&S7B>;
			qcom,bt-vdd-dig-supply = <&S7B>;
			qcom,bt-vdd-rfa1-supply = <&S9B>;
			qcom,bt-vdd-rfa2-supply = <&S8B>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0 1>;
			qcom,bt-vdd-aon-config = <0xcf850 0x111700 0 1>;
			qcom,bt-vdd-dig-config = <0xc3500 0x111700 0 1>;
			qcom,bt-vdd-rfa1-config = <0x1c5200 0x1f20c0 0 1>;
			qcom,bt-vdd-rfa2-config = <0x1312d0 0x14a140 0 1>;
			status = "disabled";
		};

		icnss2: qcom,wcn6750 {
			status = "disabled";
			compatible = "qcom,wcn6750";
			reg = <0x17210040 0 0xb0000000 0x10000>;
			reg-names = "msi_addr", "smmu_iova_ipa";
			qcom,rproc-handle = <495>;
			iommus = <47 0x1400 1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			dma-coherent;
			qcom,fw-prefix;
			qcom,wlan;
			tsens = "quiet-therm";
			qcom,wlan-msa-fixed-region = <496>;
			vdd-cx-mx-supply = <&S7B>;
			qcom,vdd-cx-mx-config = <0xf6950 0x111700 0 0 1>;
			vdd-1.8-xo-supply = <&S9B>;
			qcom,vdd-1.8-xo-config = <0x1c5200 0x1f20c0 0 0 0>;
			vdd-1.3-rfa-supply = <&S8B>;
			qcom,vdd-1.3-rfa-config = <0x1312d0 0x14a140 0 0 0>;
			qcom,smem-states = <497 0 498 0 499 0>;
			qcom,smem-state-names = "wlan-smp2p-out", "wlan-soc-wake-smp2p-out", "wlan-ep-powersave-smp2p-out";

			icnss_cdev_apss: qcom,icnss_cdev1 {
				#cooling-cells = <2>;
			};

			icnss_cdev_wpss: qcom,icnss_cdev2 {
				#cooling-cells = <2>;
			};

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x1f4 0x0 0x0 0x1f4 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};

			qcom,smp2p_map_wlan_2_in {
				interrupts-extended = <0x1f5 0x0 0x0>;
				interrupt-names = "qcom,smp2p-soc-wake-ack";
			};
		};

		bluetooth_wcn6750: bt_wcn6750 {
			compatible = "qcom,wcn6750-bt";
			pinctrl-names = "default";
			pinctrl-0 = <&bt_en_sleep>;
			qcom,wl-reset-gpio = <&tlmm>;
			qcom,bt-reset-gpio = <&tlmm>;
			qcom,bt-sw-ctrl-gpio = <&tlmm>;
			qcom,bt-vdd-io-supply = <&L21B>;
			qcom,bt-vdd-aon-supply = <&S7B>;
			qcom,bt-vdd-dig-supply = <&S7B>;
			qcom,bt-vdd-rfa1-supply = <&S9B>;
			qcom,bt-vdd-rfa2-supply = <&S8B>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0 1>;
			qcom,bt-vdd-aon-config = <0xcf850 0x111700 0 1>;
			qcom,bt-vdd-dig-config = <0xc3500 0x111700 0 1>;
			qcom,bt-vdd-rfa1-config = <0x1c5200 0x1f20c0 0 1>;
			qcom,bt-vdd-rfa2-config = <0x1312d0 0x14a140 0 1>;
			status = "disabled";
		};

		tsens0: thermal-sensor@c263000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc263000 511 0xc222000 511>;
			#qcom,sensors = <16>;
			interrupts = <0x0 0x1fa 0x4 0x0 0x1fc 0x4 0x0 0x1f4 0x1>;
			interrupt-names = "uplow", "critical", "cold";
			#thermal-sensor-cells = <1>;
		};

		tsens1: thermal-sensor@c265000 {
			compatible = "qcom,tsens-v2";
			reg = <0xc265000 511 0xc223000 511>;
			#qcom,sensors = <16>;
			interrupts = <0x0 0x1fb 0x4 0x0 0x1fd 0x4 0x0 0x1f5 0x1>;
			interrupt-names = "uplow", "critical", "cold";
			#thermal-sensor-cells = <1>;
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu0_pause: cpu0-pause {
				qcom,cpus = <26>;
				#cooling-cells = <2>;
			};

			cpu1_pause: cpu1-pause {
				qcom,cpus = <27>;
				#cooling-cells = <2>;
			};

			cpu2_pause: cpu2-pause {
				qcom,cpus = <28>;
				#cooling-cells = <2>;
			};

			cpu3_pause: cpu3-pause {
				qcom,cpus = <29>;
				#cooling-cells = <2>;
			};

			cpu4_pause: cpu4-pause {
				qcom,cpus = <30>;
				#cooling-cells = <2>;
			};

			cpu5_pause: cpu5-pause {
				qcom,cpus = <31>;
				#cooling-cells = <2>;
			};

			cpu6_pause: cpu6-pause {
				qcom,cpus = <32>;
				#cooling-cells = <2>;
			};

			cpu7_pause: cpu7-pause {
				qcom,cpus = <33>;
				#cooling-cells = <2>;
			};

			cpu_6_7_pause: cpu-6-7-pause {
				qcom,cpus = <32 33>;
				#cooling-cells = <2>;
			};

			pause-cpu0 {
				qcom,cpus = <26>;
				qcom,cdev-alias = "pause-cpu0";
			};

			pause-cpu1 {
				qcom,cpus = <27>;
				qcom,cdev-alias = "pause-cpu1";
			};

			pause-cpu2 {
				qcom,cpus = <28>;
				qcom,cdev-alias = "pause-cpu2";
			};

			pause-cpu3 {
				qcom,cpus = <29>;
				qcom,cdev-alias = "pause-cpu3";
			};

			pause-cpu4 {
				qcom,cpus = <30>;
				qcom,cdev-alias = "pause-cpu4";
			};

			pause-cpu5 {
				qcom,cpus = <31>;
				qcom,cdev-alias = "pause-cpu5";
			};

			pause-cpu6 {
				qcom,cpus = <32>;
				qcom,cdev-alias = "pause-cpu6";
			};

			pause-cpu7 {
				qcom,cpus = <33>;
				qcom,cdev-alias = "pause-cpu7";
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu0_hotplug: cpu0-hotplug {
				qcom,cpu = <26>;
				#cooling-cells = <2>;
			};

			cpu1_hotplug: cpu1-hotplug {
				qcom,cpu = <27>;
				#cooling-cells = <2>;
			};

			cpu2_hotplug: cpu2-hotplug {
				qcom,cpu = <28>;
				#cooling-cells = <2>;
			};

			cpu3_hotplug: cpu3-hotplug {
				qcom,cpu = <29>;
				#cooling-cells = <2>;
			};

			cpu4_hotplug: cpu4-hotplug {
				qcom,cpu = <30>;
				#cooling-cells = <2>;
			};

			cpu5_hotplug: cpu5-hotplug {
				qcom,cpu = <31>;
				#cooling-cells = <2>;
			};

			cpu6_hotplug: cpu6-hotplug {
				qcom,cpu = <32>;
				#cooling-cells = <2>;
			};

			cpu7_hotplug: cpu7-hotplug {
				qcom,cpu = <33>;
				#cooling-cells = <2>;
			};
		};

		thermal_ddr_freq_table: thermal-ddr-freq-table {
			qcom,freq-tbl = <0x1fef00>;
		};

		ddr_cdev: qcom,ddr-cdev {
			compatible = "qcom,ddr-cooling-device";
			#cooling-cells = <2>;
			qcom,freq-table = <&thermal_ddr_freq_table>;
			qcom,bus-width = <4>;
			interconnects = <0x29 0x3 0x29 0x200>;
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <26 32>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <&msm_gpu>;
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display_fps: display-fps {
				qcom,max-level = <3>;
				#cooling-cells = <2>;
			};
		};

		cx_sdpm@634000 {
			compatible = "qcom,sdpm";
			reg = <0x634000 0x1000>;
			clock-names = "gpu_cc_gx_gfx3d", "cam_cc_camnoc_axi", "cam_cc_bps", "gcc_video_venus", "disp_cc_mdss_mdp";
			clocks = <0x23 0x14 0x135 0x11 0x135 0xe 0x24 0x82 0x12a 0xd>;
			csr-id = <0 1 2 6 7>;
		};

		cx_pe: cx_rdpm_pe@635000 {
			compatible = "qcom,policy-engine";
			#thermal-sensor-cells = <0>;
			reg = <0x635000 0x1000>;
			interrupts = <0x0 0xf3 0x4>;
		};

		thermal_message: thermal-message {
			board-sensor = "VIRTUAL-SENSOR";
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0>;

				modem_lte_dsc: modem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <2>;
				};

				modem_lte_sub1_dsc: modem_lte_sub1_dsc {
					qcom,qmi-dev-name = "modem_lte_sub1_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_dsc: modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_sub1_dsc: modem_nr_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_sub1_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_scg_dsc: modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_scg_sub1_dsc: modem_nr_scg_sub1_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_sub1_dsc";
					#cooling-cells = <2>;
				};

				sdr0_lte_dsc: sdr0_lte_dsc {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					#cooling-cells = <2>;
				};

				sdr1_lte_dsc: sdr1_lte_dsc {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
					#cooling-cells = <2>;
				};

				sdr0_nr_dsc: sdr0_nr_dsc {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					#cooling-cells = <2>;
				};

				sdr1_nr_dsc: sdr1_nr_dsc {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr0_dsc: pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr1_dsc: pa_lte_sdr1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr0_sub1_dsc: pa_lte_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_sub1_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr1_sub1_dsc: pa_lte_sdr1_sub1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_sub1_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr0_dsc: pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr1_dsc: pa_nr_sdr1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr0_sub1_dsc: pa_nr_sdr0_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_sub1_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr1_sub1_dsc: pa_nr_sdr1_sub1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_sub1_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr0_scg_dsc: pa_nr_sdr0_scg {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr1_scg_dsc: pa_nr_sdr1_scg {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
					#cooling-cells = <2>;
				};

				qmi_wlan: wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <2>;
				};

				modem_vdd: modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <2>;
				};
			};
		};

		qmi_sensor: qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <1>;

			modem {
				qcom,instance-id = <0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "modem_bcl_warn", "modem_cfg", "lte_cc", "mcg_fr1_cc", "scg_fr1_cc", "sub1_modem_cfg", "sub1_lte_cc", "sub1_mcg_fr1_cc", "sub1_scg_fr1_cc", "sdr0_pa0", "sdr1_pa0", "sdr0", "sdr1";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <503 0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x1f8 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,cam-req-mgr {
			status = "ok";
			compatible = "qcom,cam-req-mgr";
		};

		qcom,cam-sync {
			status = "ok";
			compatible = "qcom,cam-sync";
		};

		cam_csiphy0: qcom,csiphy0@ace4000 {
			status = "ok";
			clock-rates = <0x11e1a300 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi0phytimer_clk_src";
			clocks = <0x135 0x1a 0x135 0x24 0x135 0x1f 0x135 0x1e>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0x693c 0xbc52>;
			rgltr-max-voltage = <0 1260000 920000>;
			rgltr-min-voltage = <0 1140000 830000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <66>;
			csi-vdd-1p2-supply = <71>;
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0xcb 0x1>;
			interrupt-names = "CSIPHY0";
			reg-cam-base = <0xe4000>;
			reg-names = "csiphy";
			reg = <0xace4000 0x2000>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			cell-index = <0>;
		};

		cam_csiphy1: qcom,csiphy1@ace6000 {
			status = "ok";
			clock-rates = <0x11e1a300 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi1phytimer_clk_src";
			clocks = <0x135 0x1a 0x135 0x25 0x135 0x21 0x135 0x20>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0x693c 0xbc52>;
			rgltr-max-voltage = <0 1260000 920000>;
			rgltr-min-voltage = <0 1140000 830000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <66>;
			csi-vdd-1p2-supply = <71>;
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0xea 0x1>;
			interrupt-names = "CSIPHY1";
			reg-cam-base = <0xe6000>;
			reg-names = "csiphy";
			reg = <0xace6000 0x2000>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			cell-index = <1>;
		};

		cam_csiphy2: qcom,csiphy2@ace8000 {
			status = "ok";
			clock-rates = <0x11e1a300 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			src-clock-name = "csi2phytimer_clk_src";
			clocks = <0x135 0x1a 0x135 0x26 0x135 0x23 0x135 0x22>;
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			shared-clks = <1 0 0 0>;
			rgltr-load-current = <0 0x693c 0xbc52>;
			rgltr-max-voltage = <0 1260000 920000>;
			rgltr-min-voltage = <0 1140000 830000>;
			rgltr-enable-sync = <1>;
			rgltr-cntrl-support;
			csi-vdd-0p9-supply = <66>;
			csi-vdd-1p2-supply = <71>;
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss", "csi-vdd-1p2", "csi-vdd-0p9";
			interrupts = <0x0 0xe3 0x1>;
			interrupt-names = "CSIPHY2";
			reg-cam-base = <0xe8000>;
			reg-names = "csiphy";
			reg = <0xace8000 0x2000>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			cell-index = <2>;
		};

		cam_cci0: qcom,cci0@ac15000 {
			status = "ok";
			pinctrl-3 = <879 880>;
			pinctrl-2 = <877 878>;
			pinctrl-1 = <875 876>;
			pinctrl-0 = <873 874>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			pctrl-map-names = "m0", "m1";
			pctrl-idx-mapping = <0 1>;
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0>;
			clocks = <0x135 0x15 0x135 0x14>;
			clock-names = "cci_0_clk_src", "cci_0_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1cc 0x1>;
			interrupt-names = "cci0";
			reg-cam-base = <0x15000>;
			reg-names = "cci";
			reg = <0xac15000 0x1000>;
			compatible = "qcom,cci", "simple-bus";
			cell-index = <0>;

			i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <&usb_port0>;
				hw-thd-sta = <&usb_port0>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <&usb_port0>;
				hw-tsu-sto = <&usb_port0>;
				hw-tlow = <&usb_port0>;
				hw-thigh = <&usb_port0>;
			};

			i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <62>;
				hw-thd-sta = <35>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <40>;
				hw-tsu-sto = <40>;
				hw-tlow = <56>;
				hw-thigh = <38>;
			};

			i2c_freq_custom_cci0: qcom,i2c_custom_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <1>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};

			i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};

			qcom,eeprom0 {
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x2d>;
				status = "ok";
				cci-master = <0>;
				sensor-mode = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET3", "CAM_RESET0", "CAM_VANA0";
				gpio-req-tbl-flags = <1 0 0 0>;
				gpio-req-tbl-num = <0 1 2 3>;
				gpio-custom1 = <3>;
				gpio-reset = <2>;
				gpio-custom2 = <1>;
				gpios = <294 36 0 294 30 0 294 40 0 294 31 0>;
				pinctrl-1 = <894 0x552 902 0x553>;
				pinctrl-0 = <893 0x550 901 0x551>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x1d4c0 0x186a0 0>;
				rgltr-max-voltage = <1800000 1200000 0>;
				rgltr-min-voltage = <1800000 1200000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_vdig", "cam_clk";
				cam_clk-supply = <&cam_cc_camss_top_gdsc>;
				cam_vdig-supply = <&L15B>;
				cam_vio-supply = <&L21B>;
				compatible = "qcom,eeprom";
				cell-index = <0>;
			};

			qcom,eeprom1 {
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x31>;
				status = "ok";
				cci-master = <1>;
				sensor-mode = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2", "CAM_VDIG1", "CAM_VANA1";
				gpio-req-tbl-flags = <1 0 0 0>;
				gpio-req-tbl-num = <0 1 2 3>;
				gpio-custom2 = <3>;
				gpio-custom1 = <2>;
				gpio-reset = <1>;
				gpios = <294 38 0 294 42 0 294 106 0 294 33 0>;
				pinctrl-1 = <898 906 0x556 0x557>;
				pinctrl-0 = <897 905 0x554 0x555>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x1d4c0 0>;
				rgltr-max-voltage = <1800000 0>;
				rgltr-min-voltage = <1800000 0>;
				pwm-switch;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_clk";
				cam_clk-supply = <&cam_cc_camss_top_gdsc>;
				cam_vio-supply = <&L21B>;
				compatible = "qcom,eeprom";
				cell-index = <1>;
			};

			qcom,eeprom2 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x33>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET3", "CAM_CUSTOM1_GPIO_VANA1";
				gpio-req-tbl-flags = <1 0 0>;
				gpio-req-tbl-num = <0 1 2>;
				gpio-custom1 = <2>;
				gpio-reset = <1>;
				gpios = <294 39 0 294 30 0 294 33 0>;
				pinctrl-1 = <900 0x552 0x557>;
				pinctrl-0 = <899 0x550 0x555>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x4e20 0>;
				rgltr-max-voltage = <1800000 0>;
				rgltr-min-voltage = <1800000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_clk";
				cam_clk-supply = <&cam_cc_camss_top_gdsc>;
				cam_vio-supply = <&L21B>;
				compatible = "qcom,eeprom";
				cell-index = <2>;
			};

			qcom,eeprom3 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x33>;
				cci-master = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_CUSTOM1_GPIO_VANA1";
				gpio-req-tbl-flags = <1 0>;
				gpio-req-tbl-num = <0 1>;
				gpio-custom1 = <1>;
				gpios = <294 39 0 294 33 0>;
				pinctrl-1 = <900 0x557>;
				pinctrl-0 = <899 0x555>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x4e20 0>;
				rgltr-max-voltage = <1800000 0>;
				rgltr-min-voltage = <1800000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_clk";
				cam_clk-supply = <&cam_cc_camss_top_gdsc>;
				cam_vio-supply = <&L21B>;
				qcom,cam-power-seq-delay = <1 1 5>;
				qcom,cam-power-seq-cfg-val = <1 1 0x124f800>;
				qcom,cam-power-seq-type = "cam_vio", "cam_vana2", "cam_clk";
				i2c-freq-mode = <0>;
				slave-addr = <128>;
				eeprom-name = "msm_eeprom";
				compatible = "qcom,eeprom";
				cell-index = <2>;
			};

			qcom,actuator0 {
				rgltr-load-current = <0x19258>;
				rgltr-max-voltage = <2800000>;
				rgltr-min-voltage = <2800000>;
				rgltr-cntrl-support;
				regulator-names = "cam_vaf";
				cam_vaf-supply = <&L6E>;
				cci-master = <0>;
				compatible = "qcom,actuator";
				cell-index = <0>;
			};

			qcom,cam-sensor0 {
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x2d>;
				status = "ok";
				cci-master = <0>;
				sensor-mode = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET3", "CAM_RESET0", "CAM_VANA0";
				gpio-req-tbl-flags = <1 0 0 0>;
				gpio-req-tbl-num = <0 1 2 3>;
				gpio-custom1 = <3>;
				gpio-reset = <2>;
				gpio-custom2 = <1>;
				gpios = <294 36 0 294 30 0 294 40 0 294 31 0>;
				pinctrl-1 = <894 0x552 902 0x553>;
				pinctrl-0 = <893 0x550 901 0x551>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x19258 0x1d4c0 0x186a0 0>;
				rgltr-max-voltage = <2800000 1800000 1200000 0>;
				rgltr-min-voltage = <2800000 1800000 1050000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vaf", "cam_vio", "cam_vdig", "cam_clk";
				cam_clk-supply = <&cam_cc_camss_top_gdsc>;
				cam_vdig-supply = <&L15B>;
				cam_vio-supply = <&L21B>;
				cam_vaf-supply = <&L6E>;
				eeprom-src = <0x55a>;
				led-flash-src = <0x559>;
				actuator-src = <0x558>;
				sensor-position-yaw = <&usb_port0>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <&usb_port0>;
				csiphy-sd-index = <0>;
				compatible = "qcom,cam-sensor";
				cell-index = <0>;
			};

			qcom,cam-sensor1 {
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x31>;
				status = "ok";
				cci-master = <1>;
				sensor-mode = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2", "CAM_VDIG1", "CAM_VANA1";
				gpio-req-tbl-flags = <1 0 0 0>;
				gpio-req-tbl-num = <0 1 2 3>;
				gpio-custom2 = <3>;
				gpio-custom1 = <2>;
				gpio-reset = <1>;
				gpios = <294 38 0 294 42 0 294 106 0 294 33 0>;
				pinctrl-1 = <898 906 0x556 0x557>;
				pinctrl-0 = <897 905 0x554 0x555>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x1d4c0 0>;
				rgltr-max-voltage = <1800000 0>;
				rgltr-min-voltage = <1800000 0>;
				pwm-switch;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_clk";
				cam_clk-supply = <&cam_cc_camss_top_gdsc>;
				cam_vio-supply = <&L21B>;
				eeprom-src = <0x55b>;
				sensor-position-yaw = <0>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <&usb_port0>;
				csiphy-sd-index = <2>;
				compatible = "qcom,cam-sensor";
				cell-index = <1>;
			};

			qcom,cam-sensor2 {
				status = "ok";
				clock-rates = <0x124f800>;
				clock-cntl-level = "nominal";
				clock-names = "cam_clk";
				clocks = <0x135 0x33>;
				cci-master = <1>;
				sensor-mode = <2>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET3", "CAM_CUSTOM1_GPIO_VANA1";
				gpio-req-tbl-flags = <1 0 0>;
				gpio-req-tbl-num = <0 1 2>;
				gpio-custom1 = <2>;
				gpio-reset = <1>;
				gpios = <294 39 0 294 30 0 294 33 0>;
				pinctrl-1 = <900 0x552 0x557>;
				pinctrl-0 = <899 0x550 0x555>;
				pinctrl-names = "cam_default", "cam_suspend";
				gpio-no-mux = <0>;
				rgltr-load-current = <0x4e20 0>;
				rgltr-max-voltage = <1800000 0>;
				rgltr-min-voltage = <1800000 0>;
				rgltr-cntrl-support;
				regulator-names = "cam_vio", "cam_clk";
				cam_clk-supply = <&cam_cc_camss_top_gdsc>;
				cam_vio-supply = <&L21B>;
				eeprom-src = <0x55c>;
				sensor-position-yaw = <&usb_port0>;
				sensor-position-pitch = <0>;
				sensor-position-roll = <90>;
				csiphy-sd-index = <1>;
				compatible = "qcom,cam-sensor";
				cell-index = <2>;
			};
		};

		cam_cci1: qcom,cci1@ac16000 {
			status = "ok";
			pinctrl-1 = <883 884>;
			pinctrl-0 = <881 882>;
			pinctrl-names = "m0_active", "m0_suspend";
			pctrl-map-names = "m0";
			pctrl-idx-mapping = <0>;
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0>;
			clocks = <0x135 0x17 0x135 0x16>;
			clock-names = "cci_1_clk_src", "cci_1_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x10f 0x1>;
			interrupt-names = "cci1";
			reg-cam-base = <0x16000>;
			reg-names = "cci";
			reg = <0xac16000 0x1000>;
			compatible = "qcom,cci", "simple-bus";
			cell-index = <1>;

			i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <&usb_port0>;
				hw-thd-sta = <&usb_port0>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <&usb_port0>;
				hw-tsu-sto = <&usb_port0>;
				hw-tlow = <&usb_port0>;
				hw-thigh = <&usb_port0>;
			};

			i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <6>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <62>;
				hw-thd-sta = <35>;
				hw-thd-dat = <22>;
				hw-tsu-sta = <40>;
				hw-tsu-sto = <40>;
				hw-tlow = <56>;
				hw-thigh = <38>;
			};

			i2c_freq_custom_cci0: qcom,i2c_custom_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <1>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};

			i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
				status = "ok";
				cci-clk-src = <0x23c3460>;
				hw-tsp = <3>;
				hw-trdhld = <3>;
				hw-scl-stretch-en = <0>;
				hw-tbuf = <24>;
				hw-thd-sta = <15>;
				hw-thd-dat = <16>;
				hw-tsu-sta = <18>;
				hw-tsu-sto = <17>;
				hw-tlow = <22>;
				hw-thigh = <16>;
			};
		};

		qcom,cam_smmu {
			need_shared_buffer_padding;
			force_cache_allocs;
			status = "ok";
			compatible = "qcom,msm-cam-smmu", "simple-bus";

			msm_cam_smmu_tfe {
				cam-smmu-label = "tfe";
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				iommus = <47 0x8a0 0x420 47 0x880 0x420 47 0xca0 0x420 47 0xc80 0x420>;
				compatible = "qcom,msm-cam-smmu-cb";

				tfe_iova_mem_map: iova-mem-map {

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <3>;
						iova-region-len = <0xffe00000>;
						iova-region-start = <0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_icp {
				dma-coherent;
				iova-region-discard = <0xe0000000 0x800000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				cam-smmu-label = "icp";
				iommus = <47 0x1840 160 47 0x1860 160 47 0x18e0 160 47 0x1900 0 47 0x1820 0>;
				compatible = "qcom,msm-cam-smmu-cb";

				tfe_iova_mem_map: iova-mem-map {

					iova-mem-region-shared {
						status = "ok";
						iova-region-id = <1>;
						iova-region-len = <0xfc00000>;
						iova-region-start = <0x800000>;
						iova-region-name = "shared";
					};

					iova-mem-region-fwuncached-region {
						status = "ok";
						iova-region-id = <6>;
						iova-region-len = <0x700000>;
						iova-region-start = <0x10400000>;
						iova-region-name = "fw_uncached";
					};

					iova-mem-region-io {
						status = "ok";
						iova-region-discard = <0xe0000000 0x800000>;
						iova-region-id = <3>;
						iova-region-len = <0xee300000>;
						iova-region-start = <0x10c00000>;
						iova-region-name = "io";
					};

					iova-mem-qdss-region {
						status = "ok";
						qdss-phy-addr = <0x16790000>;
						iova-region-id = <5>;
						iova-region-len = <0x100000>;
						iova-region-start = <0x10b00000>;
						iova-region-name = "qdss";
					};
				};
			};

			msm_cam_smmu_cre {
				dma-coherent;
				cam-smmu-label = "cre";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				multiple-client-devices;
				iommus = <47 0x1920 0 47 0x1940 0>;
				compatible = "qcom,msm-cam-smmu-cb";

				tfe_iova_mem_map: iova-mem-map {

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <3>;
						iova-region-len = <0xffe00000>;
						iova-region-start = <0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				multiple-client-devices;
				dma-coherent;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				cam-smmu-label = "cpas-cdm";
				iommus = <47 0x1800 0>;
				compatible = "qcom,msm-cam-smmu-cb";

				tfe_iova_mem_map: iova-mem-map {

					iova-mem-region-io {
						status = "ok";
						iova-region-id = <3>;
						iova-region-len = <0xffe00000>;
						iova-region-start = <0x100000>;
						iova-region-name = "io";
					};
				};
			};

			msm_cam_smmu_secure {
				qcom,secure-cb;
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
			};
		};

		qcom,cam-cpas@ac13000 {
			status = "ok";
			client-names = "csiphy0", "csiphy1", "csiphy2", "cci0", "cci1", "csid0", "csid1", "tfe0", "tfe1", "ipe0", "cpas-cdm0-top", "cpas-cdm0-ope", "cpas-cdm0-bps", "cam-cdm-intf0", "bps0", "icp0", "tpg13", "tpg14", "cre0";
			client-id-based;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <16 48 64 128 192 256 320 336 384 416>;
			cam-ahb-bw-KBps = <0 0 0 0x208c8 0 0x249f0 0 0x249f0 0 0x249f0 0 0x493e0 0 0x493e0 0 0x493e0>;
			cam-ahb-num-cases = <8>;
			rpmh-bcm-info = <12 4 0x800 0 4>;
			interconnects = <0x25 0x2 0x3d 0x206>;
			interconnect-names = "cam_ahb";
			camnoc-axi-clk-bw-margin-perc = <20>;
			camnoc-bus-width = <32>;
			control-camnoc-axi-clk;
			src-clock-name = "camnoc_axi_clk_src";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0 0 0 0 0 0 0 0 0 0 0 0 0x4c4b400 0 0 0x5f5e100 0x8f0d180 0 0 0 0 0 0x4c4b400 0 0 0x8f0d180 0xe4e1c00 0 0 0 0 0 0x4c4b400 0 0 0xbebc200 0x11e1a300 0 0 0 0 0 0x4c4b400 0 0 0xe4e1c00 0x17d78400 0 0 0 0 0 0x4c4b400 0 0 0xe4e1c00 0x17d78400 0 0 0>;
			clocks = <0x135 0x3b 0x135 0x3a 0x135 0x39 0x135 0x19 0x135 0x18 0x135 0x27 0x135 0x11 0x135 0x10 0x135 0x12 0x135 0x13>;
			clock-names = "sys_tmr_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "core_ahb_clk", "fast_ahb_clk_src", "camnoc_axi_clk_src", "camnoc_axi_clk", "camnoc_axi_hf_clk", "camnoc_axi_sf_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			interrupts = <0x0 0x1cb 0x1>;
			interrupt-names = "cpas_camnoc";
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			reg = <0xac13000 0x1000 0xac19000 0x8000 0xbbf0000 0x1f00>;
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			arch-compat = "cpas_top";
			label = "cpas";
			compatible = "qcom,cam-cpas";
			cell-index = <0>;

			camera-bus-nodes {

				level3-nodes {
					level-index = <3>;

					level3_rt0_rd_wr_sum: level3-rt0-rd-wr-sum {
						ib-bw-voting-needed;
						traffic-merge-type = <0>;
						node-name = "level3-rt0-rd-wr-sum";
						cell-index = <0>;

						qcom,axi-port-mnoc {
							interconnects = <0x28 0xd 0x29 0x200>;
							interconnect-names = "cam_hf_0";
						};
					};

					level3_nrt0_rd_wr_sum: level3-nrt0-rd-wr-sum {
						traffic-merge-type = <0>;
						node-name = "level3-nrt0-rd-wr-sum";
						cell-index = <1>;

						qcom,axi-port-mnoc {
							interconnects = <0x28 0xf 0x29 0x200>;
							interconnect-names = "cam_sf_0";
						};
					};

					level3_nrt1_rd_wr_sum: level3-nrt1-rd-wr-sum {
						traffic-merge-type = <0>;
						node-name = "level3-nrt1-rd-wr-sum";
						cell-index = <2>;

						qcom,axi-port-mnoc {
							interconnects = <0x28 0xe 0x29 0x200>;
							interconnect-names = "cam_sf_icp";
						};
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <2>;

					level2_rt0_wr: level2-rt0-wr {
						traffic-merge-type = <1>;
						parent-node = <&level3_rt0_rd_wr_sum>;
						node-name = "level2-rt0-wr";
						cell-index = <3>;
					};

					level2_rt0_rd: level2-rt0-rd {
						traffic-merge-type = <1>;
						parent-node = <&level3_rt0_rd_wr_sum>;
						node-name = "level2-rt0-rd";
						cell-index = <4>;
					};

					level2_nrt0_wr: level2-nrt0-wr {
						traffic-merge-type = <0>;
						parent-node = <&level3_nrt0_rd_wr_sum>;
						node-name = "level2-nrt0-wr";
						cell-index = <5>;
					};

					level2_nrt0_rd: level2-nrt0-rd {
						traffic-merge-type = <0>;
						parent-node = <&level3_nrt0_rd_wr_sum>;
						node-name = "level2-nrt0-rd";
						cell-index = <6>;
					};

					level2_nrt1_rd: level2-nrt1-rd {
						bus-width-factor = <4>;
						traffic-merge-type = <0>;
						parent-node = <&level3_nrt1_rd_wr_sum>;
						node-name = "level2-nrt1-rd";
						cell-index = <7>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <1>;

					level1_rt0_wr0: level1-rt0-wr0 {
						traffic-merge-type = <0>;
						parent-node = <&level2_rt0_wr>;
						node-name = "level1-tfe-bayer-status-wr";
						cell-index = <8>;
					};
				};

				level0-nodes {
					level-index = <0>;

					tfe0_bayer_stats_wr: tfe0_bayer_stats_wr {
						parent-node = <&level1_rt0_wr0>;
						constituent-paths = <1 2 3>;
						traffic-transaction-type = <1>;
						traffic-data = <&usb_port0>;
						client-name = "tfe0";
						node-name = "tfe0-bayer-stats-wr";
						cell-index = <14>;
					};

					tfe1_bayer_stats_wr: tfe1-ubwc-wr {
						parent-node = <&level1_rt0_wr0>;
						constituent-paths = <1 2 3>;
						traffic-transaction-type = <1>;
						traffic-data = <&usb_port0>;
						client-name = "tfe1";
						node-name = "tfe1-ubwc-wr";
						cell-index = <15>;
					};

					tfe0_rdi_raw_wr: tfe0_rdi_raw_wr {
						parent-node = <&level1_rt0_wr0>;
						constituent-paths = <4 5 6 9>;
						traffic-transaction-type = <1>;
						traffic-data = <&usb_port0>;
						client-name = "tfe0";
						node-name = "tfe0-rdi-raw-wr";
						cell-index = <16>;
					};

					tfe1_rdi_raw_wr: tfe1-rdi-pixel-raw-wr {
						parent-node = <&level1_rt0_wr0>;
						constituent-paths = <4 5 6 9>;
						traffic-transaction-type = <1>;
						traffic-data = <&usb_port0>;
						client-name = "tfe1";
						node-name = "tfe1-rdi-pixel-raw-wr";
						cell-index = <17>;
					};

					ope_all_wr: ipe0-all-wr {
						parent-node = <&level2_nrt0_wr>;
						constituent-paths = <34 35 36>;
						traffic-transaction-type = <1>;
						traffic-data = <&usb_port0>;
						client-name = "ipe0";
						node-name = "ipe0-all-wr";
						cell-index = <18>;
					};

					bps_all_wr: bps0-all-wr {
						parent-node = <&level2_nrt0_wr>;
						traffic-transaction-type = <1>;
						traffic-data = <&usb_port0>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						cell-index = <19>;
					};

					bps_all_rd: bps0-all-rd {
						parent-node = <&level2_nrt0_rd>;
						traffic-transaction-type = <0>;
						traffic-data = <&usb_port0>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						cell-index = <20>;
					};

					ope_ref_rd: ipe0-ref-rd {
						parent-node = <&level2_nrt0_rd>;
						traffic-transaction-type = <0>;
						traffic-data = <33>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						cell-index = <21>;
					};

					ope_in_rd: ipe0-in-rd {
						parent-node = <&level2_nrt0_rd>;
						traffic-transaction-type = <0>;
						traffic-data = <32>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						cell-index = <22>;
					};

					cre_all_rd: cre-all-rd {
						parent-node = <&level2_nrt0_rd>;
						constituent-paths = <128>;
						traffic-transaction-type = <0>;
						traffic-data = <&usb_port0>;
						client-name = "cre0";
						node-name = "cre-all-rd";
						cell-index = <23>;
					};

					cre_all_wr: cre-all-wr {
						parent-node = <&level2_nrt0_wr>;
						constituent-paths = <&usb_port0>;
						traffic-transaction-type = <1>;
						traffic-data = <&usb_port0>;
						client-name = "cre0";
						node-name = "cre-all-wr";
						cell-index = <24>;
					};

					cpas_cdm0_top_rd: cpas-cdm0-top-rd {
						parent-node = <&level2_nrt0_wr>;
						traffic-transaction-type = <0>;
						traffic-data = <&usb_port0>;
						client-name = "cpas-cdm0-top";
						node-name = "cpas-cdm0-all-rd";
						cell-index = <25>;
					};

					cpas_cdm0_ope_rd: cpas-cdm0-ope-rd {
						parent-node = <&level2_nrt0_wr>;
						traffic-transaction-type = <0>;
						traffic-data = <&usb_port0>;
						client-name = "cpas-cdm0-ope";
						node-name = "cpas-cdm0-all-rd";
						cell-index = <26>;
					};

					cpas_cdm0_bps_rd: cpas-cdm0-bps-rd {
						parent-node = <&level2_nrt0_wr>;
						traffic-transaction-type = <0>;
						traffic-data = <&usb_port0>;
						client-name = "cpas-cdm0-bps";
						node-name = "cpas-cdm0-all-rd";
						cell-index = <27>;
					};

					icp0_all_rd: icp0-all-rd {
						parent-node = <&level2_nrt1_rd>;
						traffic-transaction-type = <0>;
						traffic-data = <&usb_port0>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						cell-index = <26>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			status = "ok";
			cdm-client-names = "vfe";
			num-hw-cdm = <1>;
			label = "cam-cdm-intf";
			cell-index = <0>;
			compatible = "qcom,cam-cdm-intf";
		};

		qcom,cpas-cdm0@ac24000 {
			status = "ok";
			single-context-cdm;
			cam_hw_pid = <18>;
			fifo-depths = <64 0 0 0>;
			config-fifo;
			cdm-client-names = "tfe0", "tfe1", "tfe";
			nrt-device;
			clock-cntl-level = "svs";
			clock-rates = <0>;
			clocks = <0x135 0x19>;
			clock-names = "cam_cc_cpas_ahb_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1cd 0x1>;
			interrupt-names = "cpas-cdm";
			reg-cam-base = <0x24000>;
			reg-names = "cpas-cdm";
			reg = <0xac24000 1024>;
			label = "cpas-cdm";
			compatible = "qcom,cam-cpas-cdm2_1";
			cell-index = <0>;
		};

		qcom,cam-isp {
			status = "ok";
			arch-compat = "tfe";
			compatible = "qcom,cam-isp";
		};

		cam_tfe_csid0: qcom,tfe_csid0@ac62000 {
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "tfe0_csid_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0 0x11e1a300 0 0 0 0 0x17d78400 0 0 0 0 0x17d78400 0 0 0 0 0x17d78400 0 0 0 0 0x17d78400 0 0 0>;
			clocks = <0x135 0x3c 0x135 0x41 0x135 0x40 0x135 0x3f 0x135 0x3d>;
			clock-names = "tfe0_ahb_clk", "tfe0_csid_clk_src", "tfe0_csid_clk", "tfe0_cphy_rx_clk", "tfe0_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1d0 0x1>;
			interrupt-names = "csid0";
			reg-cam-base = <0x62000 0x19000>;
			reg = <0xac62000 0x1000>;
			reg-names = "csid0";
			compatible = "qcom,csid640_210";
			cell-index = <0>;
		};

		cam_tfe0: qcom,tfe0@ac62000 {
			status = "ok";
			cam_hw_pid = <4 8>;
			clock-control-debugfs = "true";
			src-clock-name = "tfe0_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			agg-clks = <0 0 1 1 0 0>;
			clock-rates = <0 0x14dc9380 0 0 0x19bfcc00 0 0 0x20a9d100 0 0 0x258d0980 0 0 0x258d0980 0>;
			clocks = <0x135 0x3c 0x135 0x3e 0x135 0x3d>;
			clock-names = "tfe0_ahb_clk", "tfe0_clk_src", "tfe0_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1d1 0x1>;
			interrupt-names = "tfe0";
			reg-cam-base = <0x62000>;
			reg = <0xac62000 0xd000>;
			reg-names = "tfe0";
			compatible = "qcom,tfe640_210";
			cell-index = <0>;
		};

		cam_tfe_csid1: qcom,tfe_csid1@ac71000 {
			status = "ok";
			clock-control-debugfs = "true";
			src-clock-name = "tfe1_csid_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0 0x11e1a300 0 0 0 0 0x17d78400 0 0 0 0 0x17d78400 0 0 0 0 0x17d78400 0 0 0 0 0x17d78400 0 0 0>;
			clocks = <0x135 0x42 0x135 0x47 0x135 0x46 0x135 0x45 0x135 0x43>;
			clock-names = "tfe1_ahb_clk", "tfe1_csid_clk_src", "tfe1_csid_clk", "tfe1_cphy_rx_clk", "tfe1_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1d2 0x1>;
			interrupt-names = "csid1";
			reg-cam-base = <0x71000 0x19000>;
			reg = <0xac71000 0x1000>;
			reg-names = "csid1";
			compatible = "qcom,csid640_210";
			cell-index = <1>;
		};

		cam_tfe1: qcom,tfe1@ac71000 {
			status = "ok";
			cam_hw_pid = <5 9>;
			clock-control-debugfs = "true";
			src-clock-name = "tfe1_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			agg-clks = <0 0 1 1 0 0>;
			clock-rates = <0 0x14dc9380 0 0 0x19bfcc00 0 0 0x20a9d100 0 0 0x258d0980 0 0 0x258d0980 0>;
			clocks = <0x135 0x42 0x135 0x44 0x135 0x43>;
			clock-names = "tfe1_ahb_clk", "tfe1_clk_src", "tfe1_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1d3 0x1>;
			interrupt-names = "tfe1";
			reg-cam-base = <0x71000>;
			reg = <0xac71000 0xd000>;
			reg-names = "tfe1";
			compatible = "qcom,tfe640_210";
			cell-index = <1>;
		};

		cam_csiphy_tpg13: qcom,tpg13@acf6000 {
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0x11e1a300 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clocks = <0x135 0x1a 0x135 0x24 0x135 0x1f 0x135 0x1e>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			shared-clks = <1 0 0 0>;
			interrupts = <0x0 0x168 0x1>;
			interrupt-names = "tpg0";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			reg-cam-base = <0xf6000>;
			reg = <0xacf6000 1024>;
			reg-names = "tpg0";
			compatible = "qcom,cam-tpg103";
			phy-id = <0>;
			cell-index = <13>;
		};

		cam_csiphy_tpg14: qcom,tpg14@acf7000 {
			status = "ok";
			src-clock-name = "cphy_rx_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal";
			clock-rates = <0x11e1a300 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0 0x17d78400 0 0x11e1a300 0>;
			clocks = <0x135 0x1a 0x135 0x25 0x135 0x21 0x135 0x20>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			shared-clks = <1 0 0 0>;
			interrupts = <0x0 0x1d4 0x1>;
			interrupt-names = "tpg1";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			reg-cam-base = <0xf7000>;
			reg = <0xacf7000 1024>;
			reg-names = "tpg1";
			compatible = "qcom,cam-tpg103";
			phy-id = <1>;
			cell-index = <14>;
		};

		qcom,cam-icp {
			icp_use_pil;
			icp_pc_en;
			status = "ok";
			num-bps = <1>;
			num-ipe = <1>;
			num-lx7 = <1>;
			compat-hw-name = "qcom,lx7", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
		};

		cam_lx7: qcom,lx7 {
			status = "ok";
			cam_hw_pid = <11>;
			qos-val = <0xa0a>;
			ubwc-bps-write-cfg = <0x61cf 0x61ef>;
			ubwc-bps-fetch-cfg = <0x6173 0x617b>;
			ubwc-ipe-write-cfg = <0x61cf 0x61ef>;
			ubwc-ipe-fetch-cfg = <0x6173 0x617b>;
			fw_name = "CAMERA_ICP";
			clock-control-debugfs = "true";
			src-clock-name = "icp_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x17d78400 0 0x1c9c3800 0 0x23c34600 0 0x23c34600 0 0x23c34600 0>;
			clocks = <0x135 0x2a 0x135 0x29>;
			clock-names = "icp_clk_src", "icp_clk";
			memory-region = <&camera_mem>;
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupts = <0x0 0x1cf 0x1>;
			interrupt-names = "lx7";
			reg-cam-base = <0x1000 0x1800 0x4000>;
			reg-names = "lx7_csr", "lx7_cirq", "lx7_wd0";
			reg = <0xac01000 1024 0xac01800 1024 0xac04000 0x1000>;
			compatible = "qcom,cam-lx7";
			cell-index = <0>;
		};

		qcom,cam-cre {
			status = "ok";
			num-cre = <1>;
			compat-hw-name = "qcom,cre";
			compatible = "qcom,cam-cre";
		};

		cre: qcom,cre@acfa000 {
			status = "ok";
			cam_hw_pid = <13 12>;
			clock-control-debugfs = "true";
			src-clock-name = "cre_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0 0x11e1a300 0 0 0x18701a80 0 0 0x1b6b0b00 0 0 0x23c34600 0 0 0x29b92700 0>;
			clocks = <0x135 0x1b 0x135 0x1d 0x135 0x1c>;
			clock-names = "cre_ahb_clk", "cre_clk_src", "cre_clk";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			interrupt-names = "cre";
			interrupts = <0x0 0x1d5 0x1>;
			reg-cam-base = <0xfa000 0xfa400 0xfa700>;
			reg-names = "cre_top", "cre_bus_rd", "cre_bus_wr";
			reg = <0xacfa000 512 0xacfa400 176 0xacfa700 768>;
			compatible = "qcom,cre";
			cell-index = <0>;
		};

		cam_ipe0: qcom,ipe0@ac42000 {
			status = "ok";
			cam_hw_pid = <16 2>;
			clock-control-debugfs = "true";
			src-clock-name = "ope0_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0 0x5f5e100 0 0x11e1a300 0 0x8f0d180 0 0x18701a80 0 0xbebc200 0 0x1b6b0b00 0 0xe4e1c00 0 0x23c34600 0 0xe4e1c00 0 0x29b92700>;
			clocks = <0x135 0x35 0x135 0x36 0x135 0x37 0x135 0x38>;
			clock-names = "ope0_ahb_clk", "ope0_areg_clk", "ope0_clk", "ope0_clk_src";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			reg-cam-base = <0x42000>;
			reg-names = "ipe0_top";
			reg = <0xac42000 0x16000>;
			compatible = "qcom,cam-ipe680";
			cell-index = <0>;
		};

		cam_bps: qcom,bps@ac2c000 {
			status = "ok";
			cam_hw_pid = <17 3>;
			clock-control-debugfs = "true";
			src-clock-name = "bps_clk_src";
			nrt-device;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0 0x5f5e100 0 0x11e1a300 0 0x8f0d180 0 0x18701a80 0 0xbebc200 0 0x1b6b0b00 0 0xe4e1c00 0 0x23c34600 0 0xe4e1c00 0 0x29b92700>;
			clocks = <0x135 0xb 0x135 0xc 0x135 0xd 0x135 0xe>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_clk", "bps_clk_src";
			camss-supply = <&cam_cc_camss_top_gdsc>;
			regulator-names = "camss";
			reg-cam-base = <0x2c000>;
			reg-names = "bps_top";
			reg = <0xac2c000 0x8000>;
			compatible = "qcom,cam-bps680";
			cell-index = <0>;
		};

		pcm0: qcom,msm-pcm {
			qcom,msm-pcm-dsp-id = <0>;
			compatible = "qcom,msm-pcm-dsp";
		};

		routing: qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
		};

		compr: qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
		};

		pcm1: qcom,msm-pcm-low-latency {
			qcom,latency-level = "regular";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <1>;
			compatible = "qcom,msm-pcm-dsp";
		};

		pcm2: qcom,msm-ultra-low-latency {
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			qcom,msm-pcm-dsp-id = <2>;
			compatible = "qcom,msm-pcm-dsp";
		};

		pcm_noirq: qcom,msm-pcm-dsp-noirq {
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
			compatible = "qcom,msm-pcm-dsp-noirq";
		};

		trans_loopback: qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
		};

		compress: qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
		};

		voip: qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
		};

		voice: qcom,msm-pcm-voice {
			qcom,destroy-cvd;
			compatible = "qcom,msm-pcm-voice";
		};

		stub_codec: qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		afe: qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
		};

		dai_hdmi: qcom,msm-dai-q6-hdmi {
			qcom,msm-dai-q6-dev-id = <8>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		dai_dp: qcom,msm-dai-q6-dp {
			qcom,msm-dai-q6-dev-id = <0>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		dai_dp1: qcom,msm-dai-q6-dp1 {
			qcom,msm-dai-q6-dev-id = <1>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		loopback: qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
		};

		loopback1: qcom,msm-pcm-loopback-low-latency {
			qcom,msm-pcm-loopback-low-latency;
			compatible = "qcom,msm-pcm-loopback";
		};

		pcm_dtmf: qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
		};

		msm_dai_mi2s: qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
				qcom,msm-mi2s-tx-lines = <0>;
				qcom,msm-mi2s-rx-lines = <3>;
				qcom,msm-dai-q6-mi2s-dev-id = <0>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
				qcom,msm-mi2s-tx-lines = <0>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-dai-q6-mi2s-dev-id = <1>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
				qcom,msm-mi2s-tx-lines = <3>;
				qcom,msm-mi2s-rx-lines = <0>;
				qcom,msm-dai-q6-mi2s-dev-id = <2>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
				qcom,msm-mi2s-tx-lines = <2>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-dai-q6-mi2s-dev-id = <3>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
				qcom,msm-mi2s-tx-lines = <2>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-dai-q6-mi2s-dev-id = <4>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
				qcom,msm-mi2s-tx-lines = <3>;
				qcom,msm-mi2s-rx-lines = <0>;
				qcom,msm-dai-q6-mi2s-dev-id = <5>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};
		};

		msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";

			wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
				qcom,msm-dai-is-island-supported = <1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
				qcom,msm-cdc-dma-data-align = <1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};
		};

		lsm: qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
				qcom,msm-dai-q6-dev-id = <0x3000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
				qcom,msm-dai-q6-dev-id = <0x3001>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
				qcom,msm-dai-q6-dev-id = <0x3004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
				qcom,msm-dai-q6-dev-id = <0x3005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
				qcom,msm-dai-q6-dev-id = <&usb_port0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
				qcom,msm-dai-q6-dev-id = <&usb_port0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
				qcom,msm-dai-q6-dev-id = <&usb_port0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
				qcom,msm-dai-q6-dev-id = <&usb_port0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
				qcom,msm-dai-q6-dev-id = <0x8003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
				qcom,msm-dai-q6-dev-id = <0x8004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
				qcom,msm-dai-q6-dev-id = <0x8005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
				qcom,msm-dai-q6-dev-id = <0x8002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_tx_1: qcom,msm-dai-q6-afe-proxy-tx-1 {
				qcom,msm-dai-q6-dev-id = <&usb_port0>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			proxy_rx: qcom,msm-dai-q6-proxy-rx {
				qcom,msm-dai-q6-dev-id = <0x2002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			proxy_tx: qcom,msm-dai-q6-proxy-tx {
				qcom,msm-dai-q6-dev-id = <0x2003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
				qcom,msm-dai-q6-dev-id = <0x7000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
				qcom,msm-dai-q6-dev-id = <0x7001>;
				compatible = "qcom,msm-dai-q6-dev";
			};
		};

		hostless: qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
		};

		audio_pkt_core_platform: qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
		};

		dai_pri_auxpcm: qcom,msm-pri-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_sec_auxpcm: qcom,msm-sec-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_tert_auxpcm: qcom,msm-tert-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_quat_auxpcm: qcom,msm-quat-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_quin_auxpcm: qcom,msm-quin-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		dai_sen_auxpcm: qcom,msm-sen-auxpcm {
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			compatible = "qcom,msm-auxpcm-dev";
		};

		hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
			qcom,dba-bridge-chip = "adv7533";
			compatible = "qcom,msm-hdmi-dba-codec-rx";
		};

		adsp_loader: qcom,msm-adsp-loader {
			qcom,adsp-state = <0>;
			qcom,rproc-handle = <&adsp_pas>;
			compatible = "qcom,adsp-loader";
			status = "ok";
		};

		adsp_notify: qcom,msm-adsp-notify {
			qcom,rproc-handle = <&adsp_pas>;
			compatible = "qcom,adsp-notify";
			status = "ok";
		};

		tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			compatible = "qcom,msm-dai-tdm";

			dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			compatible = "qcom,msm-dai-tdm";

			dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			compatible = "qcom,msm-dai-tdm";

			dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			compatible = "qcom,msm-dai-tdm";

			dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			compatible = "qcom,msm-dai-tdm";

			dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			compatible = "qcom,msm-dai-tdm";

			dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			compatible = "qcom,msm-dai-tdm";

			dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			compatible = "qcom,msm-dai-tdm";

			dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			compatible = "qcom,msm-dai-tdm";

			dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			compatible = "qcom,msm-dai-tdm";

			dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			compatible = "qcom,msm-dai-tdm";

			dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			compatible = "qcom,msm-dai-tdm";

			dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
				qcom,msm-cpudai-tdm-data-align = <0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
			qcom,msm-dai-q6-dev-id = <0x5000>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
			qcom,msm-dai-q6-dev-id = <0x5001>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
			qcom,msm-dai-q6-dev-id = <0x5002>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
			qcom,msm-dai-q6-dev-id = <0x5003>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
			qcom,msm-dai-q6-dev-id = <0x6001>;
			compatible = "qcom,msm-dai-q6-dev";
		};

		spf_core_platform: spf_core_platform {
			compatible = "qcom,spf-core-platform";

			msm_audio_ion: qcom,msm-audio-ion {
				dma-coherent;
				qcom,smmu-sid-mask = <0 15>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				iommus = <47 0x1001 0>;
				qcom,smmu-enabled;
				qcom,smmu-version = <2>;
				compatible = "qcom,msm-audio-ion";
			};

			msm_audio_ion_cma: qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
			};

			lpi_tlmm: lpi_pinctrl@3440000 {
				clocks = <0x3ba 0x0>;
				clock-names = "lpass_audio_hw_vote";
				qcom,lpi-slew-offset-tbl = <0 2 4 8 10 12 0 0 0 0 16 18 0 0 6 20 22 0 0 0 0 0 0>;
				qcom,lpi-offset-tbl = <0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				#gpio-cells = <2>;
				gpio-controller;
				qcom,gpios-count = <23>;
				qcom,slew-reg = <0x34da000 0>;
				reg = <0x3440000 0>;
				compatible = "qcom,lpi-pinctrl";

				quat_mi2s_sck {

					quat_mi2s_sck_sleep: quat_mi2s_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_active: quat_mi2s_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_sleep: quat_mi2s_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio1";
						};
					};

					quat_mi2s_ws_active: quat_mi2s_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio2";
						};
					};

					quat_mi2s_sd0_active: quat_mi2s_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio3";
						};
					};

					quat_mi2s_sd1_active: quat_mi2s_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio4";
						};
					};

					quat_mi2s_sd2_active: quat_mi2s_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio5";
						};
					};

					quat_mi2s_sd3_active: quat_mi2s_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep: lpi_i2s1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_active: lpi_i2s1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep: lpi_i2s1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_active: lpi_i2s1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep: lpi_i2s1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_active: lpi_i2s1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_sleep: lpi_i2s1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio9";
						};
					};

					lpi_i2s1_sd1_active: lpi_i2s1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_sleep: lpi_i2s2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_active: lpi_i2s2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_sleep: lpi_i2s2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					lpi_i2s2_ws_active: lpi_i2s2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
						};
					};
				};

				lpi_i2s2_sd0 {

					lpi_i2s2_sd0_sleep: lpi_i2s2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					lpi_i2s2_sd0_active: lpi_i2s2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
						};
					};
				};

				lpi_i2s2_sd1 {

					lpi_i2s2_sd1_sleep: lpi_i2s2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					lpi_i2s2_sd1_active: lpi_i2s2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_sleep: lpi_i2s3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio19";
						};
					};

					lpi_i2s3_sck_active: lpi_i2s3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_sleep: lpi_i2s3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio20";
						};
					};

					lpi_i2s3_ws_active: lpi_i2s3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
						};
					};
				};

				lpi_i2s3_sd0 {

					lpi_i2s3_sd0_sleep: lpi_i2s3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio21";
						};
					};

					lpi_i2s3_sd0_active: lpi_i2s3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
						};
					};
				};

				lpi_i2s3_sd1 {

					lpi_i2s3_sd1_sleep: lpi_i2s3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio22";
						};
					};

					lpi_i2s3_sd1_active: lpi_i2s3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
						};
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_sleep: quat_tdm_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio0";
						};
					};

					quat_tdm_sck_active: quat_tdm_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_sleep: quat_tdm_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio1";
						};
					};

					quat_tdm_ws_active: quat_tdm_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_sleep: quat_tdm_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_active: quat_tdm_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
						};
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_sleep: quat_tdm_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio3";
						};
					};

					quat_tdm_sd1_active: quat_tdm_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_sleep: quat_tdm_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_active: quat_tdm_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_sleep: quat_tdm_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio5";
						};
					};

					quat_tdm_sd3_active: quat_tdm_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_sleep: lpi_tdm1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio6";
						};
					};

					lpi_tdm1_sck_active: lpi_tdm1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_sleep: lpi_tdm1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio7";
						};
					};

					lpi_tdm1_ws_active: lpi_tdm1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_sleep: lpi_tdm1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_active: lpi_tdm1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_sleep: lpi_tdm1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio9";
						};
					};

					lpi_tdm1_sd1_active: lpi_tdm1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
						};
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_sleep: lpi_tdm2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_active: lpi_tdm2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
						};
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_sleep: lpi_tdm2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_active: lpi_tdm2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
						};
					};
				};

				lpi_tdm2_sd0 {

					lpi_tdm2_sd0_sleep: lpi_tdm2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					lpi_tdm2_sd0_active: lpi_tdm2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
						};
					};
				};

				lpi_tdm2_sd1 {

					lpi_tdm2_sd1_sleep: lpi_tdm2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					lpi_tdm2_sd1_active: lpi_tdm2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_sleep: lpi_tdm3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio19";
						};
					};

					lpi_tdm3_sck_active: lpi_tdm3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_sleep: lpi_tdm3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio20";
						};
					};

					lpi_tdm3_ws_active: lpi_tdm3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
						};
					};
				};

				lpi_tdm3_sd0 {

					lpi_tdm3_sd0_sleep: lpi_tdm3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio21";
						};
					};

					lpi_tdm3_sd0_active: lpi_tdm3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
						};
					};
				};

				lpi_tdm3_sd1 {

					lpi_tdm3_sd1_sleep: lpi_tdm3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio22";
						};
					};

					lpi_tdm3_sd1_active: lpi_tdm3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
						};
					};
				};

				quat_aux_sck {

					quat_aux_sck_sleep: quat_aux_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio0";
						};
					};

					quat_aux_sck_active: quat_aux_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_sleep: quat_aux_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio1";
						};
					};

					quat_aux_ws_active: quat_aux_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
						};
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_sleep: quat_aux_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio2";
						};
					};

					quat_aux_sd0_active: quat_aux_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_sleep: quat_aux_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio3";
						};
					};

					quat_aux_sd1_active: quat_aux_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_sleep: quat_aux_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio4";
						};
					};

					quat_aux_sd2_active: quat_aux_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
						};
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_sleep: quat_aux_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio5";
						};
					};

					quat_aux_sd3_active: quat_aux_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
						};
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_sleep: lpi_aux1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_active: lpi_aux1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_sleep: lpi_aux1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_active: lpi_aux1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
						};
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_sleep: lpi_aux1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_active: lpi_aux1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
						};
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_sleep: lpi_aux1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_active: lpi_aux1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
						};
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_sleep: lpi_aux2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_active: lpi_aux2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
						};
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_sleep: lpi_aux2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					lpi_aux2_ws_active: lpi_aux2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
						};
					};
				};

				lpi_aux2_sd0 {

					lpi_aux2_sd0_sleep: lpi_aux2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					lpi_aux2_sd0_active: lpi_aux2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
						};
					};
				};

				lpi_aux2_sd1 {

					lpi_aux2_sd1_sleep: lpi_aux2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					lpi_aux2_sd1_active: lpi_aux2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
						};
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_sleep: lpi_aux3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio19";
						};
					};

					lpi_aux3_sck_active: lpi_aux3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_sleep: lpi_aux3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio20";
						};
					};

					lpi_aux3_ws_active: lpi_aux3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
						};
					};
				};

				lpi_aux3_sd0 {

					lpi_aux3_sd0_sleep: lpi_aux3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio21";
						};
					};

					lpi_aux3_sd0_active: lpi_aux3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
						};
					};
				};

				lpi_aux3_sd1 {

					lpi_aux3_sd1_sleep: lpi_aux3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							input-enable;
							bias-pull-down;
							drive-strength = <2>;
							pins = "gpio22";
						};
					};

					lpi_aux3_sd1_active: lpi_aux3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							output-high;
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
						};
					};
				};

				wsa_swr_clk_pin {

					wsa_swr_clk_sleep: wsa_swr_clk_sleep {

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					wsa_swr_clk_active: wsa_swr_clk_active {

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-disable;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};
				};

				wsa_swr_data_pin {

					wsa_swr_data_sleep: wsa_swr_data_sleep {

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					wsa_swr_data_active: wsa_swr_data_active {

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-bus-hold;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};
				};

				wsa2_swr_clk_pin {

					wsa2_swr_clk_sleep: wsa2_swr_clk_sleep {

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					wsa2_swr_clk_active: wsa2_swr_clk_active {

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-disable;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};
				};

				wsa2_swr_data_pin {

					wsa2_swr_data_sleep: wsa2_swr_data_sleep {

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							input-enable;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					wsa2_swr_data_active: wsa2_swr_data_active {

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-bus-hold;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};
				};

				tx_swr_clk_sleep: tx_swr_clk_sleep {

					mux {
						bias-pull-down;
						input-enable;
						function = "func1";
						pins = "gpio0";
					};

					config {
						drive-strength = <2>;
						pins = "gpio0";
					};
				};

				tx_swr_clk_active: tx_swr_clk_active {

					mux {
						function = "func1";
						pins = "gpio0";
					};

					config {
						bias-disable;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio0";
					};
				};

				tx_swr_data0_sleep: tx_swr_data0_sleep {

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						input-enable;
						drive-strength = <2>;
						pins = "gpio1";
					};
				};

				tx_swr_data0_active: tx_swr_data0_active {

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio1";
					};
				};

				tx_swr_data1_sleep: tx_swr_data1_sleep {

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio2";
					};
				};

				tx_swr_data1_active: tx_swr_data1_active {

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio2";
					};
				};

				tx_swr_data2_sleep: tx_swr_data2_sleep {

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio14";
					};
				};

				tx_swr_data2_active: tx_swr_data2_active {

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio14";
					};
				};

				rx_swr_clk_sleep: rx_swr_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio3";
					};
				};

				rx_swr_clk_active: rx_swr_clk_active {

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-disable;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio3";
					};
				};

				rx_swr_data_sleep: rx_swr_data_sleep {

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio4";
					};
				};

				rx_swr_data_active: rx_swr_data_active {

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio4";
					};
				};

				rx_swr_data1_sleep: rx_swr_data1_sleep {

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-pull-down;
						input-enable;
						drive-strength = <2>;
						pins = "gpio5";
					};
				};

				rx_swr_data1_active: rx_swr_data1_active {

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio5";
					};
				};

				cdc_dmic01_clk_active: dmic01_clk_active {

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio6";
					};
				};

				cdc_dmic01_clk_sleep: dmic01_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio6";
					};
				};

				cdc_dmic01_data_active: dmic01_data_active {

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio7";
					};
				};

				cdc_dmic01_data_sleep: dmic01_data_sleep {

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio7";
					};
				};

				cdc_dmic23_clk_active: dmic23_clk_active {

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio8";
					};
				};

				cdc_dmic23_clk_sleep: dmic23_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio8";
					};
				};

				cdc_dmic23_data_active: dmic23_data_active {

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio9";
					};
				};

				cdc_dmic23_data_sleep: dmic23_data_sleep {

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio9";
					};
				};

				cdc_dmic45_clk_active: dmic45_clk_active {

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio12";
					};
				};

				cdc_dmic45_clk_sleep: dmic45_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio12";
					};
				};

				cdc_dmic45_data_active: dmic45_data_active {

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio13";
					};
				};

				cdc_dmic45_data_sleep: dmic45_data_sleep {

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio13";
					};
				};

				cdc_dmic67_clk_active: dmic67_clk_active {

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-high;
						drive-strength = <8>;
						pins = "gpio17";
					};
				};

				cdc_dmic67_clk_sleep: dmic67_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio17";
					};
				};

				cdc_dmic67_data_active: dmic67_data_active {

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						drive-strength = <8>;
						pins = "gpio18";
					};
				};

				cdc_dmic67_data_sleep: dmic67_data_sleep {

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						input-enable;
						pull-down;
						drive-strength = <2>;
						pins = "gpio18";
					};
				};
			};

			lpass_cdc: lpass-cdc {
				#size-cells = <1>;
				#address-cells = <1>;
				qcom,lpass-cdc-version = <6>;
				qcom,num-macros = <3>;
				clocks = <0x3bb 0x0 0x3ba 0x0>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				compatible = "qcom,lpass-cdc";

				lpass-cdc-clk-rsc-mngr {
					clocks = <0x55e 0x0 0x55f 0x0 0x560 0x0 0x561 0x0 0x562 0x0 0x563 0x0 0x564 0x0 0x565 0x0>;
					clock-names = "tx_core_clk", "rx_core_clk", "wsa_core_clk", "va_core_clk", "wsa2_core_clk", "rx_tx_core_clk", "wsa_tx_core_clk", "wsa2_tx_core_clk";
					qcom,va_mclk_mode_muxsel = <0x3420000>;
					qcom,wsa_mclk_mode_muxsel = <0x33a20e0>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,fs-gen-sequence = <0x3000 1 1 0x3004 3 3 0x3004 3 1 0x3080 2 2>;
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};

				va_macro: va-macro@33F0000 {
					qcom,va-swr-gpios = <&va_swr_gpios>;
					qcom,is-used-swr-gpio = <1>;
					qcom,default-clk-id = <0>;
					qcom,va-island-mode-muxsel = <0x3420000>;
					qcom,va-clk-mux-select = <1>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					clocks = <0x3ba 0x0>;
					clock-names = "lpass_audio_hw_vote";
					reg = <0x33f0000 0>;
					compatible = "qcom,lpass-cdc-va-macro";

					swr2: va_swr_master {
						qcom,is-always-on = <1>;
						qcom,swr-mstr-irq-wakeup-capable = <1>;
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,swr-num-dev = <5>;
						qcom,swr-port-mapping = <1 34 1 1 35 2 1 36 4 1 37 8 2 38 1 2 39 2 2 40 4 2 41 8 3 42 1 3 43 2 3 44 4 3 45 8>;
						qcom,swr-num-ports = <3>;
						qcom,swr-wakeup-required = <1>;
						interrupt-names = "swr_master_irq", "swr_wake_irq";
						interrupts = <0x0 0x1f0 0x4 0x0 0x208 0x4>;
						swrm-io-base = <0x33b0000 0>;
						qcom,mipi-sdw-block-packing-mode = <1>;
						qcom,swr_master_id = <3>;
						clocks = <0x3ba 0x0>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wcd938x_tx_slave: wcd938x-tx-slave {
							status = "disabled";
							reg = <13 0x1170223>;
							compatible = "qcom,wcd938x-slave";
						};

						wcd937x_tx_slave: wcd937x-tx-slave {
							reg = <10 0x1170223>;
							compatible = "qcom,wcd937x-slave";
							status = "okay";
						};
					};
				};

				tx_macro: tx-macro@3220000 {
					qcom,is-used-swr-gpio = <0>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,default-clk-id = <0>;
					reg = <0x3220000 0>;
					compatible = "qcom,lpass-cdc-tx-macro";
				};

				rx_macro: rx-macro@3200000 {
					clocks = <0x568 0x0>;
					clock-names = "rx_mclk2_2x_clk";
					qcom,default-clk-id = <5>;
					qcom,rx-bcl-pmic-params = [00 03 48];
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,rx-swr-gpios = <&rx_swr_gpios>;
					reg = <0x3200000 0>;
					compatible = "qcom,lpass-cdc-rx-macro";

					swr1: rx_swr_master {
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,swr-num-dev = <2>;
						qcom,swr-port-mapping = <1 9 1 1 10 2 2 13 1 3 11 1 3 12 2 4 14 1 5 15 1 5 16 2 6 33 1>;
						qcom,swr-num-ports = <6>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x0 0x9b 0x4>;
						swrm-io-base = <0x3210000 0>;
						qcom,mipi-sdw-block-packing-mode = <1>;
						qcom,swr_master_id = <2>;
						clocks = <0x3ba 0x0>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wcd938x_rx_slave: wcd938x-rx-slave {
							status = "disabled";
							reg = <13 0x1170224>;
							compatible = "qcom,wcd938x-slave";
						};

						wcd937x_rx_slave: wcd937x-rx-slave {
							reg = <10 0x1170224>;
							compatible = "qcom,wcd937x-slave";
							status = "okay";
						};
					};
				};

				wsa_macro: wsa-macro@3240000 {
					#cooling-cells = <2>;
					qcom,thermal-max-state = <11>;
					qcom,default-clk-id = <6>;
					qcom,wsa-bcl-pmic-params = [00 03 48];
					qcom,wsa-swr-gpios = <&wsa_swr_gpios>;
					reg = <0x3240000 0>;
					compatible = "qcom,lpass-cdc-wsa-macro";
					status = "disabled";

					swr0: wsa_swr_master {
						qcom,dynamic-port-map-supported = <0>;
						qcom,swr-num-dev = <1>;
						qcom,swr-port-mapping = <1 1 1 2 2 15 3 3 3 4 5 1 5 6 15 6 7 3 7 4 3 8 8 3>;
						qcom,swr-clock-stop-mode0 = <0>;
						qcom,swr-num-ports = <8>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x0 0xaa 0x4>;
						swrm-io-base = <0x3250000 0>;
						qcom,mipi-sdw-block-packing-mode = <0>;
						qcom,swr_master_id = <1>;
						clocks = <0x3ba 0x0>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wsa883x_0221: wsa883x@02170221 {
							sound-name-prefix = "SpkrLeft";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <&L21B>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
							reg = <2 0x2170221>;
							compatible = "qcom,wsa883x";
							status = "disabled";
						};

						wsa883x_0222: wsa883x@02170222 {
							sound-name-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <&L21B>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
							reg = <2 0x2170222>;
							compatible = "qcom,wsa883x";
							status = "disabled";
						};

						wsa881x_0213: wsa881x@21170213 {
							sound-name-prefix = "SpkrRight";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <&L21B>;
							wsa_dev_index = <1>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
							reg = <16 0x21170213>;
							compatible = "qcom,wsa881x";
							status = "okay";
						};
					};
				};

				wsa2_macro: wsa2-macro@31E0000 {
					status = "disabled";
					#cooling-cells = <2>;
					qcom,thermal-max-state = <11>;
					qcom,default-clk-id = <7>;
					qcom,wsa2-bcl-pmic-params = [00 03 48];
					qcom,wsa2-swr-gpios = <&wsa2_swr_gpios>;
					reg = <0x31e0000 0>;
					compatible = "qcom,lpass-cdc-wsa2-macro";

					swr3: wsa2_swr_master {
						qcom,dynamic-port-map-supported = <0>;
						qcom,swr-num-dev = <2>;
						qcom,swr-port-mapping = <1 1 1 2 2 15 3 3 3 4 5 1 5 6 15 6 7 3 7 4 3 8 8 3>;
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,swr-num-ports = <8>;
						interrupt-names = "swr_master_irq";
						interrupts = <0x0 0xab 0x4>;
						swrm-io-base = <0x31f0000 0>;
						qcom,mipi-sdw-block-packing-mode = <0>;
						qcom,swr_master_id = <4>;
						clocks = <0x3ba 0x0>;
						clock-names = "lpass_audio_hw_vote";
						#size-cells = <0>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						wsa883x_0221: wsa883x@02170221 {
							sound-name-prefix = "Spkr2Left";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <&L21B>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <&wsa2_spkr_en1>;
							reg = <2 0x2170221>;
							compatible = "qcom,wsa883x_2";
						};

						wsa883x_0222: wsa883x@02170222 {
							sound-name-prefix = "Spkr2Right";
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <&L21B>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							qcom,spkr-sd-n-node = <&wsa2_spkr_en2>;
							reg = <2 0x2170222>;
							compatible = "qcom,wsa883x_2";
						};
					};
				};

				wcd937x_codec: wcd937x-codec {
					qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
					qcom,cdc-static-supplies = "cdc-vdd-rxtx", "cdc-vddpx";
					qcom,cdc-micbias3-mv = <0xa8c>;
					qcom,cdc-micbias2-mv = <0xa8c>;
					qcom,cdc-micbias1-mv = <0xa8c>;
					qcom,cdc-vdd-mic-bias-current = <0x1a68>;
					qcom,cdc-vdd-mic-bias-voltage = <3700000 3700000>;
					qcom,cdc-vdd-buck-current = <0x58296>;
					qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
					cdc-vdd-buck-supply = <&L20B>;
					qcom,cdc-vddpx-current = <0x3642>;
					qcom,cdc-vddpx-voltage = <1800000 1800000>;
					cdc-vddpx-supply = <&L21B>;
					qcom,cdc-vdd-rxtx-current = <0x3642>;
					qcom,cdc-vdd-rxtx-voltage = <1800000 1800000>;
					cdc-vdd-rxtx-supply = <&L21B>;
					qcom,tx-slave = <&wcd937x_tx_slave>;
					qcom,rx-slave = <&wcd937x_rx_slave>;
					qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;
					qcom,swr-tx-port-params = <1 0 0 1 1 0 1 0 0 1 1 0 1 0 1 0 0 1 2 0 1 0 2 0 1 0 1 0 1 0 1 0>;
					qcom,tx_swr_ch_map = <0 18 1 0x493e00 34 1 19 1 0x493e00 38 1 20 2 0x493e00 39 2 22 1 0 37 2 23 2 0 38 2 17 4 0x493e00 39 3 24 1 0 40 3 25 2 0 41 3 26 4 0 42 3 27 8 0 43>;
					qcom,rx_swr_ch_map = <0 9 1 0 9 0 10 2 0 10 1 13 1 0 13 2 11 1 0 11 2 12 2 0 12 3 14 1 0 14 4 15 1 0 15 4 16 2 0 16>;
					qcom,split-codec = <1>;
					compatible = "qcom,wcd937x-codec";
					status = "okay";
				};

				wcd938x_codec: wcd938x-codec {
					status = "disabled";
					qcom,cdc-static-supplies = "cdc-vdd-rxtx", "cdc-vddio", "cdc-vdd-buck";
					qcom,cdc-micbias4-mv = <0xa8c>;
					qcom,cdc-micbias3-mv = <0xa8c>;
					qcom,cdc-micbias2-mv = <0xa8c>;
					qcom,cdc-micbias1-mv = <0xa8c>;
					qcom,cdc-vdd-mic-bias-current = <0x7530>;
					qcom,cdc-vdd-mic-bias-voltage = <3296000 3296000>;
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
					cdc-vdd-buck-supply = <&L20B>;
					qcom,cdc-vddio-current = <0x7530>;
					qcom,cdc-vddio-voltage = <1800000 1800000>;
					cdc-vddio-supply = <&L21B>;
					qcom,cdc-vdd-rxtx-current = <0x7530>;
					qcom,cdc-vdd-rxtx-voltage = <1800000 1800000>;
					cdc-vdd-rxtx-supply = <&L21B>;
					qcom,tx-slave = <&wcd938x_tx_slave>;
					qcom,rx-slave = <&wcd938x_rx_slave>;
					qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;
					qcom,swr-tx-port-params = <0 1 0 2 1 0 1 0 0 1 1 0 1 0 1 0 0 1 2 0 1 0 2 0 1 0 1 0 1 0 1 0>;
					qcom,tx_swr_ch_map = <0 18 1 0 34 0 19 2 0 35 1 20 1 0 36 1 21 2 0 37 2 22 1 0 38 2 23 2 0 39 2 17 4 0 40 2 24 4 0 40 2 25 8 0 41 3 26 1 0 42 3 27 2 0 43 3 28 4 0 44 3 29 8 0 45>;
					qcom,rx_swr_ch_map = <0 9 1 0 9 0 10 2 0 10 1 13 1 0 13 2 11 1 0 11 2 12 2 0 12 3 14 1 0 14 4 15 1 0 15 4 16 2 0 16>;
					qcom,split-codec = <1>;
					compatible = "qcom,wcd938x-codec";
				};
			};

			waipio_snd: sound {
				qcom,wsa881x-support = <1>;
				qcom,upd_ear_pa_reg_addr = <0x300a>;
				qcom,upd_lpass_reg_addr = <0x418 0x33b0300>;
				qcom,upd_backends_used = "wcd";
				qcom,msm_audio_ssr_devs = <985 986 969>;
				qcom,wsa-max-devs = <0>;
				asoc-codec-names = "msm-stub-codec.1", "lpass-cdc", "wcd937x_codec", "wsa-codec1";
				asoc-codec = <982 969 0x577 0x578>;
				qcom,cdc-dmic45-gpios = <&cdc_dmic45_gpios>;
				qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;
				qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;
				qcom,msm-mbhc-gnd-swh = <1>;
				qcom,msm-mbhc-hphl-swh = <1>;
				qcom,msm-mbhc-usbc-audio-supported = <0>;
				qcom,audio-routing = "AMIC1", "Analog Mic1", "AMIC1", "MIC BIAS1", "AMIC2", "Analog Mic2", "AMIC2", "MIC BIAS2", "AMIC3", "Analog Mic3", "AMIC3", "MIC BIAS3", "TX DMIC0", "Digital Mic0", "TX DMIC0", "MIC BIAS3", "TX DMIC1", "Digital Mic1", "TX DMIC1", "MIC BIAS3", "TX DMIC2", "Digital Mic2", "TX DMIC2", "MIC BIAS1", "TX DMIC3", "Digital Mic3", "TX DMIC3", "MIC BIAS1", "IN1_HPHL", "HPHL_OUT", "IN2_HPHR", "HPHR_OUT", "IN3_AUX", "AUX_OUT", "RX_TX DEC0_INP", "TX DEC0 MUX", "RX_TX DEC1_INP", "TX DEC1 MUX", "RX_TX DEC2_INP", "TX DEC2 MUX", "RX_TX DEC3_INP", "TX DEC3 MUX", "TX SWR_INPUT", "WCD_TX_OUTPUT", "VA SWR_INPUT", "VA_SWR_CLK", "VA SWR_INPUT", "WCD_TX_OUTPUT", "VA_AIF1 CAP", "VA_SWR_CLK", "VA_AIF2 CAP", "VA_SWR_CLK", "VA_AIF3 CAP", "VA_SWR_CLK";
				qcom,mi2s-clk-attribute = <1 1 1 1 1 1>;
				qcom,tdm-clk-attribute = <1 1 1 1 1 1>;
				qcom,wcn-btfm = <1>;
				qcom,tdm-max-slots = <8>;
				qcom,mi2s-tdm-is-hw-vote-needed = <1 0 1 0 0 0>;
				qcom,msm-mi2s-master = <1 1 1 1 1 1>;
				qcom,model = "ravelin-qrd-snd-card";
				fsa4480-i2c-handle = <&fsa4480>;
				clocks = <0x3ba 0x0>;
				clock-names = "lpass_audio_hw_vote";
				qcom,afe-rxtx-lb = <0>;
				qcom,ext-disp-audio-rx = <0>;
				qcom,wcn-bt = <0>;
				qcom,auxpcm-audio-intf = <1>;
				qcom,mi2s-audio-intf = <1>;
				compatible = "qcom,waipio-asoc-snd";
			};

			wsa_swr_gpios: wsa_swr_clk_data_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x57b 0x57c>;
				pinctrl-0 = <0x579 0x57a>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa2_swr_gpios: wsa2_swr_clk_data_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x57f 0x580>;
				pinctrl-0 = <0x57d 0x57e>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			rx_swr_gpios: rx_swr_clk_data_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x584 0x585 0x586>;
				pinctrl-0 = <0x581 0x582 0x583>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			va_swr_gpios: tx_swr_clk_data_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x58b 0x58c 0x58d 0x58e>;
				pinctrl-0 = <0x587 0x588 0x589 0x58a>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic01_gpios: cdc_dmic01_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x591 0x592>;
				pinctrl-0 = <0x58f 0x590>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic23_gpios: cdc_dmic23_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x595 0x596>;
				pinctrl-0 = <0x593 0x594>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic45_gpios: cdc_dmic45_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x599 0x59a>;
				pinctrl-0 = <0x597 0x598>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic67_gpios: cdc_dmic67_pinctrl {
				#gpio-cells = <0>;
				qcom,lpi-gpios;
				pinctrl-1 = <0x59d 0x59e>;
				pinctrl-0 = <0x59b 0x59c>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};
		};

		lpass_core_hw_vote: vote_lpass_core_hw {
			status = "disabled";
			#clock-cells = <1>;
			qcom,codec-ext-clk-src = <9>;
			compatible = "qcom,audio-ref-clk";
		};

		lpass_audio_hw_vote: vote_lpass_audio_hw {
			#clock-cells = <1>;
			qcom,codec-ext-clk-src = <11>;
			compatible = "qcom,audio-ref-clk";
		};

		wsa_spkr_en1: wsa_spkr_en1_pinctrl {
			pinctrl-1 = <&spkr_1_sd_n_sleep>;
			pinctrl-0 = <&spkr_1_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa_spkr_en2: wsa_spkr_en2_pinctrl {
			pinctrl-1 = <&spkr_2_sd_n_sleep>;
			pinctrl-0 = <&spkr_2_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		wsa2_spkr_en1: wsa2_spkr_en1_pinctrl {
			pinctrl-1 = <&spkr_1_sd_n_sleep>;
			pinctrl-0 = <&spkr_1_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
			status = "disabled";
		};

		wsa2_spkr_en2: wsa2_spkr_en2_pinctrl {
			pinctrl-1 = <&spkr_2_sd_n_sleep>;
			pinctrl-0 = <&spkr_2_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
			status = "disabled";
		};

		wcd_rst_gpio: msm_cdc_pinctrl@54 {
			pinctrl-1 = <&wcd_reset_sleep>;
			pinctrl-0 = <&wcd_reset_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		clock_audio_va_1: va_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&nfc_enable_active>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <2>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_wsa_1: wsa_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&usb_phy_ps>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <3>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_wsa_2: wsa2_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&cam_cc_camss_top_gdsc>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <12>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_rx_1: rx_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&cam_cc_ipe_0_gdsc>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-ext-clk-src = <5>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_rx_tx: rx_core_tx_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&disp0_cc_mdss_core_int2_gdsc>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <13>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_tx_1: tx_core_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&cam_cc_ife_1_gdsc>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <7>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_wsa_tx: wsa_core_tx_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&gcc_apcs_gdsc_sleep_ctrl>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <14>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_wsa2_tx: wsa2_core_tx_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&gcc_pcie_1_gdsc>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <15>;
			compatible = "qcom,audio-ref-clk";
		};

		clock_audio_rx_mclk2_2x_clk: rx_mclk2_2x_clk {
			#clock-cells = <1>;
			qcom,codec-lpass-clk-id = <&gcc_pcie_2_gdsc>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <16>;
			compatible = "qcom,audio-ref-clk";
		};

		mdss_mdp: qcom,mdss_mdp@ae00000 {
			qcom,sde-vm-exclude-reg-names = "sid_phys";
			qcom,sde-has-idle-pc;
			qcom,sde-ib-bw-vote = <0x2625a0 0 0x186a00>;
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
			interconnects = <0x28 0x17 0x25 0x234 0x29 0x3 0x29 0x200 0x25 0x2 0x3d 0x20c>;
			#list-cells = <1>;
			#power-domain-cells = <0>;
			clock-max-rate = <0 0 0x243d5800 0x243d5800 0x124f800 0x243d5800 0x11e1a300>;
			clock-rate = <0 0 0x1e28f280 0x1e28f280 0x124f800 0x1e28f280 0xbebc200>;
			clock-names = "gcc_bus", "iface_clk", "branch_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clocks = <0x24 0x17 0x12a 0x3 0x12a 0xc 0x12a 0xd 0x12a 0x19 0x12a 0xf 0x12a 0x14>;
			qcom,sde-reg-bus,vectors-KBps = <0 0 0 0x12110 0 0x4c4b40 0 0x9402a0>;
			qcom,sde-secure-sid-mask = <0x801 0xc01>;
			qcom,sde-reg-dma-clk-ctrl = <700 20>;
			qcom,sde-reg-dma-xin-id = <7>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-id = <0 1>;
			qcom,sde-reg-dma-off = <0 1024>;
			qcom,sde-qos-cpu-irq-latency = <&CX_RET>;
			qcom,sde-qos-cpu-dma-latency = <&CX_RET>;
			qcom,sde-qos-cpu-mask-performance = <15>;
			qcom,sde-qos-cpu-mask = <3>;
			qcom,sde-cdp-setting = <1 1 1 0>;
			qcom,sde-creq-lut = <0x1223344 0x45566777 0x112236 0x67777777 0x1223344 0x45566777 0x112236 0x67777777 0 0 0 0 0 0 0 0 0 0 0 0 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0 0 0 0 0 0 0 0 0 0 0 0 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-safe-lut = <0xf800 0xf800 0 0 0 0xe000 0xe000 0xe000 0xe000 0 0 0 0xe000 0xe000>;
			qcom,sde-danger-lut = <0x3fffff 0x3fffff 0 0 0 0x3ffffff 0x3ffffff 0x3ffffff 0x3ffffff 0 0 0 0x3ffffff 0x3ffffff>;
			qcom,sde-qos-refresh-rates = <120 240>;
			qcom,sde-vbif-qos-lutdma-remap = <3 3 3 3 4 4 4 6 3 3 3 3 4 4 4 6>;
			qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6 3 3 4 4 5 5 6 6>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 2 0x76a7000 6 0x1da9c000 16>;
			qcom,sde-vbif-default-ot-wr-limit = <32>;
			qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;
			qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
			qcom,sde-vbif-id = <0>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-off = <0>;
			qcom,sde-uidle-size = <112>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-lm-noise-off = <&hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc>;
			qcom,sde-num-ddr-channels = <2>;
			qcom,sde-num-nrt-paths = <0>;
			qcom,sde-dram-channels = <2>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-min-llcc-ib-kbps = <0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-max-bw-high-kbps = <8 0x70ea40 7 0x6acfc0>;
			qcom,sde-max-bw-low-kbps = <8 0x61a800 7 0x401640>;
			qcom,sde-max-trusted-vm-displays = <1>;
			qcom,sde-has-dim-layer;
			qcom,sde-pipe-order-version = <1>;
			qcom,sde-has-src-split;
			qcom,sde-has-cdp;
			qcom,sde-panic-per-pipe;
			qcom,sde-smart-panel-align-mode = <12>;
			qcom,sde-macrotile-mode = <0>;
			qcom,sde-ubwc-static = <1>;
			qcom,sde-ubwc-bw-calc-version = <1>;
			qcom,sde-ubwc-swizzle = <6>;
			qcom,sde-ubwc-version = <&aop_config_mem>;
			qcom,sde-highest-bank-bit = <8 2 7 1>;
			qcom,sde-mixer-blendstages = <5>;
			qcom,sde-vig-sspp-linewidth = <0x1400>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-clk-status = <688 0 688 12>;
			qcom,sde-sspp-clk-ctrl = <684 0 684 8>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3e8fa0 0x3e8fa0 0x3567e0 0x3567e0>;
			qcom,sde-ddr-type = <8 7>;
			qcom,sde-mixer-blend-op-off = <32 56 80 104 128 152 176 200 224 248 272>;
			qcom,sde-mixer-pair-mask = <0>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-smart-dma-priority = <2 1>;
			qcom,sde-sspp-excl-rect = <1 1>;
			qcom,sde-sspp-xin-id = <0 1>;
			qcom,sde-sspp-src-size = <&video_cc_mvs1c_gdsc>;
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-type = "vig", "dma";
			qcom,sde-dither-size = <32>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dither-off = <&usb_port0>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-dsc-native422-supp = <1>;
			qcom,sde-dsc-ctl-size = <16>;
			qcom,sde-dsc-ctl = <0xf00>;
			qcom,sde-dsc-enc-size = <&usb_port0>;
			qcom,sde-dsc-enc = <&usb_port0>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-size = <16>;
			qcom,sde-dsc-off = <0x81000>;
			qcom,sde-pp-size = <&usb_port0>;
			qcom,sde-pp-slave = <0>;
			qcom,sde-pp-off = <0x6a000>;
			qcom,sde-intf-tear-irq-off = <0 0x36800>;
			qcom,sde-intf-type = "none", "dsi";
			qcom,sde-intf-size = <&qcom_rng>;
			qcom,sde-intf-off = <0 0x36000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-size = <&usb_port0>;
			qcom,sde-dspp-rc-off = <0x15800>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-top-size = <128>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-mixer-size = <1024>;
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-ctl-size = <&cpucp_fw_mem>;
			qcom,sde-ctl-off = <0x16000>;
			qcom,sde-len = <0x494>;
			qcom,sde-off = <0x1000>;
			#cooling-cells = <2>;
			#interrupt-cells = <1>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "sid_phys";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800 0xae8f000 48>;
			compatible = "qcom,sde-kms";
			connectors = <0x626 0x4f5 0x4f6 0x4f1>;

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					qcom,sde-vig-qseed-size = <&usb_port0>;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-top-off = <0xa00>;
					cell-index = <0>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-t-clk-pre = <39>;
				qcom,mdss-dsi-t-clk-post = <3>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&usb_port0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@2 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <540 40 540 40 540 40>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <&qupv3_se0_i2c_pins>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&qupv3_se6_spi_clk_active>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						cell-index = <0>;
					};

					timing@3 {
						qcom,partial-update-enabled = "single_roi";
						qcom,panel-roi-alignment = <360 20 360 20 360 20>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 17 05 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&cpu1_emerg>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <&clock_audio_wsa_tx>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&cpu_6_7_pause>;
						qcom,mdss-dsi-h-front-porch = <100>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <&qfprom>;
						cell-index = <1>;
					};

					timing@4 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 2b 0b 0b 1c 27 0b 0c 0b 02 04 00 23 10];
						qcom,src-chroma-format = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsc-version = <18>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <&qupv3_se0_i2c_pins>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&qupv3_se6_spi_clk_active>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						cell-index = <2>;
					};

					timing@7 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 3b 0f 0f 18 15 0f 0f 0d 02 04 00 2d 12];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-v-front-porch = <&qupv3_se0_i2c_pins>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsi-h-back-porch = <&qupv3_se6_spi_clk_active>;
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						cell-index = <3>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,platform-reset-gpio = <&tlmm>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <8>;
						qcom,mdss-dsi-v-front-porch = <54>;
						qcom,mdss-dsi-v-back-porch = <12>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <20>;
						qcom,mdss-dsi-h-back-porch = <&usb_port0>;
						qcom,mdss-dsi-h-front-porch = <98>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&usb_port0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <30>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1 2 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-h-front-porch = <0>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						cell-index = <0>;
					};

					timing@5 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-h-front-porch = <0>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						cell-index = <1>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,panel-supply-entries = <0x61b>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&usb_port0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1 2 2 1 2 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-h-front-porch = <0>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&usb_port0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 03 39 01 00 00 00 00 02 6f 02];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 02 6f 01];
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 07];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,vid-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,cmd-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <&usb_port0>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <120>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <2>;
					};

					timing@3 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x32838600>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <3>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_vid {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <144 120 90 60>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <&usb_port0>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&usb_port0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <120>;
						cell-index = <2>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <120>;
						cell-index = <0>;
					};

					timing@1 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <2>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_cmd {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 af 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_video {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_vid {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = <0x39010000 688 0x390100 2 0xb3013901 0 0x2b08039 0x1000000 0x2e600 0x39010000 688 0x390100 6 0xb66c0006 0x23a63901 0 0x2b42039 0x1000000 0x19cf64 0xb000000 8 0xb7701 0x1010101 0x1040404 0x4040539 0x1000000 0x2b004 0x39010000 759 0x1390100 3 0xdf504039 0x1000000 0x6f350 0 0x39010000 754 0x11390100 6 0xf3010000 0x13901 0 0x3f40002 0x39010000 754 0x19390100 3 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 297>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_cmd {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 20 0 10 1 20>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&usb_port0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <95>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <60>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_120hz_vid {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,panel-cphy-mode;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-h-front-porch = <96>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <120>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_cmd {
				qcom,ulps-enabled;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-te-pin-select = <1>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-underflow-color = <&usb_port0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled cmd mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,panel-roi-alignment = <540 40 40 40 0x438 40>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x2a184500 0x29eb5e50 0x29be77a0>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 03 39 01 00 00 00 00 02 6f 02];
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 02 6f 01];
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,cmd-mode-switch-out-commands = [39 01 00 00 00 00 02 6f 07];
						qcom,vid-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,cmd-on-commands = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 0a e1 0a e1 0a 81 09 92 06 c5 00 48 00 3e 00 2b 00 0c 00 0c 05 00 3f];
						qcom,mdss-dsi-panel-clockrate = <0x2a184500>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-cmd-mode;
						cell-index = <0>;
					};

					timing@1 {
						qcom,panel-roi-alignment = <540 40 40 40 0x438 40>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x2a184500 0x29eb5e50 0x29be77a0>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 0e 81 0e 81 0e 01 0c c3 09 06 00 60 00 53 00 3a 00 0c 00 0c 07 00 54];
						qcom,mdss-dsi-panel-clockrate = <0x2a184500>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <90>;
						cell-index = <1>;
					};

					timing@2 {
						qcom,panel-roi-alignment = <540 40 40 40 0x438 40>;
						qcom,partial-update-enabled = "single_roi";
						qcom,dsi-dyn-clk-list = <0x2a184500 0x29eb5e50 0x29be77a0>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 20 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 02 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 6c 02 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 01 fc 00 01 66 00 14 0d 6c 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 d3 15 c2 15 c2 15 02 13 25 0d 8a 00 90 00 7d 00 57 00 0c 00 0c 0b 00 7e];
						qcom,mdss-dsi-panel-clockrate = <0x2a184500>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <60>;
						cell-index = <2>;
					};
				};
			};

			qcom,mdss_dsi_m19_36_02_0a_fhd_dsc_vid {
				qcom,platform-reset-gpio = <&tlmm>;
				qcom,mdss-dsi-bl-inverted-dbv;
				qcom,mdss-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
				qcom,panel-supply-entries = <0x61b>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-t-clk-pre = <21>;
				qcom,mdss-dsi-t-clk-post = <11>;
				qcom,dispparam-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <90 60 48 30>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-pan-physical-height-dimension = <&usb_port0>;
				qcom,mdss-pan-physical-width-dimension = <69>;
				qcom,mdss-dsi-reset-sequence = <0 5 1 10 0 5 1 10>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi_m19_36_02_0a_fhd_dsc_video_dsi_panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,proximity_pre-off-command-state = "dsi_lp_mode";
						qcom,proximity_pre-off-command = <0x5010000 0x14000128>;
						qcom,mdss-dsi-cabc-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-off-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 00];
						qcom,mdss-dsi-cabc-movie-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-movie-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 03];
						qcom,mdss-dsi-cabc-still-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-still-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 02];
						qcom,mdss-dsi-cabc-ui-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-ui-on-command = [39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 55 01];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x14000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 ff 20 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 69 90 39 01 00 00 00 00 02 ff 23 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 00 60 39 01 00 00 00 00 02 01 84 39 01 00 00 00 00 02 05 2d 39 01 00 00 00 00 02 06 00 39 01 00 00 00 00 02 07 20 39 01 00 00 00 00 02 08 01 39 01 00 00 00 00 02 09 be 39 01 00 00 00 00 02 11 01 39 01 00 00 00 00 02 12 9f 39 01 00 00 00 00 02 15 65 39 01 00 00 00 00 02 16 0b 39 01 00 00 00 00 02 0a ff 39 01 00 00 00 00 02 0b ff 39 01 00 00 00 00 02 0c ff 39 01 00 00 00 00 02 0d 3f 39 01 00 00 00 00 02 19 01 39 01 00 00 00 00 02 1a 01 39 01 00 00 00 00 02 1b 04 39 01 00 00 00 00 02 1c 05 39 01 00 00 00 00 02 1d 05 39 01 00 00 00 00 02 1e 05 39 01 00 00 00 00 02 1f 06 39 01 00 00 00 00 02 20 07 39 01 00 00 00 00 02 21 08 39 01 00 00 00 00 02 22 09 39 01 00 00 00 00 02 23 0a 39 01 00 00 00 00 02 24 0b 39 01 00 00 00 00 02 25 0b 39 01 00 00 00 00 02 26 0b 39 01 00 00 00 00 02 27 0b 39 01 00 00 00 00 02 28 0b 39 01 00 00 00 00 02 29 04 39 01 00 00 00 00 02 2a 40 39 01 00 00 00 00 02 2b 09 39 01 00 00 00 00 02 30 ff 39 01 00 00 00 00 02 31 fe 39 01 00 00 00 00 02 32 fd 39 01 00 00 00 00 02 33 fb 39 01 00 00 00 00 02 34 f8 39 01 00 00 00 00 02 35 f5 39 01 00 00 00 00 02 36 f3 39 01 00 00 00 00 02 37 f2 39 01 00 00 00 00 02 38 f2 39 01 00 00 00 00 02 39 f2 39 01 00 00 00 00 02 3a ef 39 01 00 00 00 00 02 3b ec 39 01 00 00 00 00 02 3d e9 39 01 00 00 00 00 02 3f e5 39 01 00 00 00 00 02 40 e5 39 01 00 00 00 00 02 41 e5 39 01 00 00 00 00 02 45 ff 39 01 00 00 00 00 02 46 fe 39 01 00 00 00 00 02 47 e6 39 01 00 00 00 00 02 48 ce 39 01 00 00 00 00 02 49 b6 39 01 00 00 00 00 02 4a b2 39 01 00 00 00 00 02 4b a7 39 01 00 00 00 00 02 4c 9d 39 01 00 00 00 00 02 4d 92 39 01 00 00 00 00 02 4e 88 39 01 00 00 00 00 02 4f 7d 39 01 00 00 00 00 02 50 73 39 01 00 00 00 00 02 51 68 39 01 00 00 00 00 02 52 66 39 01 00 00 00 00 02 53 66 39 01 00 00 00 00 02 54 66 39 01 00 00 00 00 02 58 ff 39 01 00 00 00 00 02 59 fe 39 01 00 00 00 00 02 5a f3 39 01 00 00 00 00 02 5b e7 39 01 00 00 00 00 02 5c dc 39 01 00 00 00 00 02 5d d8 39 01 00 00 00 00 02 5e d3 39 01 00 00 00 00 02 5f cd 39 01 00 00 00 00 02 60 c8 39 01 00 00 00 00 02 61 c3 39 01 00 00 00 00 02 62 be 39 01 00 00 00 00 02 63 b8 39 01 00 00 00 00 02 64 b3 39 01 00 00 00 00 02 65 b2 39 01 00 00 00 00 02 66 b2 39 01 00 00 00 00 02 67 b2 39 01 00 00 00 00 02 ff 24 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 4d 03 39 01 00 00 00 00 02 4e 39 39 01 00 00 00 00 02 4f 3c 39 01 00 00 00 00 02 53 39 39 01 00 00 00 00 02 7b 8f 39 01 00 00 00 00 02 7d 04 39 01 00 00 00 00 02 80 04 39 01 00 00 00 00 02 81 04 39 01 00 00 00 00 02 a0 0f 39 01 00 00 00 00 02 a2 10 39 01 00 00 00 00 02 a4 04 39 01 00 00 00 00 02 a5 04 39 01 00 00 00 00 02 c6 c0 39 01 00 00 00 00 02 ff 25 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 18 20 39 01 00 00 00 00 02 d7 82 39 01 00 00 00 00 02 da 02 39 01 00 00 00 00 02 dd 02 39 01 00 00 00 00 02 e0 02 39 01 00 00 00 00 02 ff 26 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 80 09 39 01 00 00 00 00 02 ff 2a 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 20 49 39 01 00 00 00 00 02 28 ae 39 01 00 00 00 00 02 29 1a 39 01 00 00 00 00 02 2a 6d 39 01 00 00 00 00 02 2f 06 39 01 00 00 00 00 02 30 1c 39 01 00 00 00 00 02 31 60 39 01 00 00 00 00 02 33 88 39 01 00 00 00 00 02 34 b0 39 01 00 00 00 00 02 36 bc 39 01 00 00 00 00 02 37 ab 39 01 00 00 00 00 02 39 b8 39 01 00 00 00 00 02 3a 1c 39 01 00 00 00 00 02 ff 2b 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 b7 33 39 01 00 00 00 00 02 b8 0e 39 01 00 00 00 00 02 c0 02 39 01 00 00 00 00 02 ff c0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 9c 11 39 01 00 00 00 00 02 9d 11 39 01 00 00 00 00 02 ff e0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 35 82 39 01 00 00 00 00 02 ff f0 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 1c 01 39 01 00 00 00 00 02 33 01 39 01 00 00 00 00 02 5a 00 39 01 00 00 00 00 02 9c 17 39 01 00 00 00 00 02 ff 27 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 02 44 00 39 01 00 00 00 00 02 40 20 39 01 00 00 00 00 02 41 30 39 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 02 fb 01 39 01 00 00 00 00 06 3b 03 14 36 04 04 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 11 c1 89 28 00 14 00 aa 02 0e 00 71 00 07 05 0e 05 16 39 01 00 00 00 00 03 c2 1b a0 39 01 00 00 00 00 03 51 07 ff 39 01 00 00 00 00 02 53 2c 39 01 00 00 00 00 02 55 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <54>;
						qcom,mdss-dsi-v-back-porch = <10>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <60>;
						qcom,mdss-dsi-h-front-porch = <59>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};

			qcom,mdss_dsi_m19_42_03_0b_fhd_dsc_vid {
				qcom,platform-reset-gpio = <&tlmm>;
				qcom,mdss-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
				qcom,panel-supply-entries = <0x61b>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-t-clk-pre = <21>;
				qcom,mdss-dsi-t-clk-post = <11>;
				qcom,dispparam-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <90 60 49 30>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-pan-physical-height-dimension = <&usb_port0>;
				qcom,mdss-pan-physical-width-dimension = <69>;
				qcom,mdss-dsi-reset-sequence = <0 1 1 4 0 1 1 12>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi_m19_42_03_0b_fhd_dsc_video_dsi_panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,proximity_pre-off-command-state = "dsi_lp_mode";
						qcom,proximity_pre-off-command = <0x5010000 0x23000128>;
						qcom,mdss-dsi-cabc-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-off-command = [39 01 00 00 00 00 02 55 00];
						qcom,mdss-dsi-cabc-movie-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-movie-on-command = [39 01 00 00 00 00 02 55 03];
						qcom,mdss-dsi-cabc-still-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-still-on-command = [39 01 00 00 00 00 02 55 02];
						qcom,mdss-dsi-cabc-ui-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-ui-on-command = [39 01 00 00 00 00 02 55 01];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 20 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 20 05 01 00 00 23 00 01 28 05 01 00 00 96 00 01 10 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 f7 5a a5 95 27 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 00 00 00 39 01 00 00 00 00 02 00 80 39 01 00 00 14 00 03 ff 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x39010000 512 0x390100 4 0xff872001 0x39010000 512 0x80390100 3 0xff872039 0x1000000 0x200b0 0x39010000 0xfb4 0x140200 0x1e80007 0x50e0516 0x10f03901 0 0x200b039 0x1000000 0x7ca02 0x20b0fff 0x8390100 2 0x803901 0 0xdcae6d1 0xc0b4aaa1 0x9a948f8a 0x86823901 0 0x2009039 0x1000000 0xacafe 0xff66f5ff 0xadfaffd6 0x39010000 512 0xa0390100 4 0xca060607 0x39010000 512 0x390100 4 0xff000000 0x39010000 512 0x80390100 3 0xff000039 0x1000000 0x351ff 0xe390100 2 0x55003901 0 0x2532c39 0x1000000 0x23500 0x5010000 0x78000111 0x5010000 297>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsi-v-back-porch = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <56>;
						qcom,mdss-dsi-h-front-porch = <76>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};

			qcom,mdss_dsi_m19_42_03_0c_fhd_dsc_vid {
				qcom,platform-reset-gpio = <&tlmm>;
				qcom,mdss-brightness-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-max-level = <0x7ff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_i2c";
				qcom,panel-supply-entries = <0x61b>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-t-clk-pre = <21>;
				qcom,mdss-dsi-t-clk-post = <11>;
				qcom,dispparam-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <90 60 49 30>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-pan-physical-height-dimension = <&usb_port0>;
				qcom,mdss-pan-physical-width-dimension = <69>;
				qcom,mdss-dsi-reset-sequence = <0 1 1 4 0 1 1 12>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "xiaomi_m19_42_03_0c_fhd_dsc_video_dsi_panel";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 15 20 06 06 07 02 04 00 15 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,compression-mode = "dsc";
						qcom,proximity_pre-off-command-state = "dsi_lp_mode";
						qcom,proximity_pre-off-command = <0x5010000 0x23000128>;
						qcom,mdss-dsi-cabc-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-off-command = [39 01 00 00 00 00 02 55 00];
						qcom,mdss-dsi-cabc-movie-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-movie-on-command = [39 01 00 00 00 00 02 55 03];
						qcom,mdss-dsi-cabc-still-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-still-on-command = [39 01 00 00 00 00 02 55 02];
						qcom,mdss-dsi-cabc-ui-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-cabc-ui-on-command = [39 01 00 00 00 00 02 55 01];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 25 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 25 05 01 00 00 23 00 01 28 05 01 00 00 96 00 01 10 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 f7 5a a5 95 27 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 00 00 00 39 01 00 00 00 00 02 00 80 39 01 00 00 14 00 03 ff 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 25 01 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 25 39 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0f b4 00 14 02 00 01 e8 00 07 05 0e 05 16 10 f0 39 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 07 ca 02 02 0b 0f ff 08 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 0d ca e6 d1 c0 b4 aa a1 9a 94 8f 8a 86 82 39 01 00 00 00 00 02 00 90 39 01 00 00 00 00 0a ca fe ff 66 f5 ff ad fa ff d6 39 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 04 ca 06 06 07 39 01 00 00 00 00 02 00 0e 39 01 00 00 00 00 03 f3 80 ff 39 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 00 00 00 39 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 00 00 39 01 00 00 00 00 03 51 ff 0e 39 01 00 00 00 00 02 55 00 39 01 00 00 00 00 02 53 2c 39 01 00 00 00 00 02 35 00 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <10>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsi-v-back-porch = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,mdss-dsi-h-back-porch = <56>;
						qcom,mdss-dsi-h-front-porch = <76>;
						qcom,mdss-dsi-panel-height = <0x99c>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};

			qcom,mdss_dsi_vtdr6130_fhd_plus_120hz_vid {
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <120 90 60>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "vtdr6130 amoled video mode dsi visionox panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 15 14 07 06 07 02 04 00 16 0b];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 03 01 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 03 51 00 00 39 01 00 00 00 00 02 59 00 39 01 00 00 00 00 02 6c 01 39 01 00 00 00 00 02 6d 00 39 01 00 00 00 00 02 6f 01 39 01 00 00 00 00 5f 70 12 00 00 ab 30 80 09 60 04 38 00 28 02 1c 02 1c 02 00 02 0e 00 20 03 dd 00 07 00 0c 02 77 02 8b 18 00 10 f0 07 10 20 00 06 0f 0f 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 02 02 22 00 2a 40 2a be 3a fc 3a fa 3a f8 3b 38 3b 78 3b b6 4b b6 4b f4 4b f4 6c 34 84 74 00 00 00 00 00 00 39 01 00 00 00 00 03 f0 aa 10 39 01 00 00 00 00 02 65 16 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 16 b1 01 38 00 14 00 1c 00 01 66 00 14 00 14 00 01 66 00 14 05 cc 00 39 01 00 00 00 00 03 f0 aa 13 39 01 00 00 00 00 18 ce 09 11 09 11 08 c1 07 fa 05 a4 00 3c 00 34 00 24 00 0c 00 0c 04 00 35 39 01 00 00 00 00 03 f0 aa 14 39 01 00 00 00 00 03 b2 03 33 39 01 00 00 00 00 0d b4 00 33 00 00 00 3e 00 00 00 3e 00 00 39 01 00 00 00 00 0a b5 00 09 09 09 09 09 09 06 01 39 01 00 00 00 00 07 b9 00 00 08 09 09 09 39 01 00 00 00 00 0d bc 10 00 00 06 11 09 3b 09 47 09 47 00 39 01 00 00 00 00 0d be 10 10 00 08 22 09 19 09 25 09 25 00 39 01 00 00 00 00 03 ff 5a 80 39 01 00 00 00 00 02 65 14 39 01 00 00 00 00 04 fa 08 08 08 39 01 00 00 00 00 03 ff 5a 81 39 01 00 00 00 00 02 65 05 39 01 00 00 00 00 02 f3 0f 39 01 00 00 00 00 03 f0 aa 00 39 01 00 00 00 00 03 ff 5a 82 39 01 00 00 00 00 02 f9 00 39 01 00 00 00 00 03 ff 51 83 39 01 00 00 00 00 02 65 04 39 01 00 00 00 00 02 f8 00 39 01 00 00 00 00 03 ff 5a 00 39 01 00 00 00 00 02 65 01 39 01 00 00 00 00 02 f4 9a 39 01 00 00 00 00 03 ff 5a 00 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <20>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <2>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-h-front-porch = <20>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
						qcom,mdss-dsi-panel-framerate = <120>;
						cell-index = <0>;
					};
				};
			};

			qcom,mdss_dsi_ft8726_fhd_plus_120_video {
				qcom,platform-bklight-en-gpio = <0x51c 6 0>;
				qcom,platform-reset-gpio = <&tlmm>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x52f 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x61c>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <120 90 60 48>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <48>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "ft8726 lcd video mode dsi focaltech panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,dsi-dyn-clk-list = <0x2fc1f000 0x2f8eff00 0x2f5c0e00>;
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 20 01 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 20 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2a 00 00 04 37 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2b 00 00 09 67 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 05 b3 09 68 00 18 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 07 c0 00 4a 00 3b 00 11 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 07 c0 00 4a 00 3b 00 11 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 07 c0 00 5a 00 3b 00 11 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 06 c0 00 d3 00 3b 11 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 07 c0 00 b4 00 3b 00 11 15 01 00 00 00 00 02 00 70 39 01 00 00 00 00 0d c0 00 c8 00 c8 0d 03 14 00 00 15 01 11 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 c1 00 55 00 27 00 02 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 ce 01 81 ff ff 00 c8 00 c8 00 00 00 00 01 90 01 90 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 10 ce 00 bd 12 75 00 bd 80 ff ff 00 06 40 0a 0e 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 04 ce 00 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 04 ce 22 00 00 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 08 ce 00 00 01 00 00 00 00 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 0c ce 04 03 14 03 14 00 00 00 00 00 00 15 01 00 00 00 00 02 00 f1 39 01 00 00 00 00 0a ce 2a 2a 00 01 20 01 0d 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cf 00 00 9d a1 15 01 00 00 00 00 02 00 b5 39 01 00 00 00 00 05 cf 05 05 00 04 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cf 09 09 63 67 15 01 00 00 00 00 02 00 c5 39 01 00 00 00 00 05 cf 09 09 69 6d 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 0d c1 0a a6 0e c8 19 67 07 e3 0b 11 13 04 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 03 c1 0e c8 15 01 00 00 00 00 02 00 e4 39 01 00 00 00 00 0d cf 0a 07 0a 06 0a 06 0a 06 0a 06 0a 06 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 c1 44 44 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c1 03 15 01 00 00 00 00 02 00 f5 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 00 f6 15 01 00 00 00 00 02 cf 78 15 01 00 00 00 00 02 00 f1 15 01 00 00 00 00 02 cf 78 15 01 00 00 00 00 02 00 f0 15 01 00 00 00 00 02 c1 00 15 01 00 00 00 00 02 00 cc 15 01 00 00 00 00 02 c1 18 15 01 00 00 00 00 02 00 91 15 01 00 00 00 00 02 c4 88 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 c5 88 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 09 c2 82 01 1f 1f 00 00 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 05 c2 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 10 c2 00 00 00 17 8d 01 00 00 17 8d 02 00 00 17 8d 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0b c2 03 00 00 17 8d 80 08 03 02 02 15 01 00 00 00 00 02 00 ca 39 01 00 00 00 00 06 c2 84 08 03 01 81 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 06 c2 33 33 70 00 70 15 01 00 00 00 00 02 00 e8 39 01 00 00 00 00 09 c2 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 d0 39 01 00 00 00 00 11 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cb 00 01 00 03 fd 01 01 00 00 00 fd 01 00 03 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 11 cb 00 00 00 0f f0 00 00 00 00 00 ff 00 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 05 cb 00 00 00 00 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 05 cb 03 00 0c 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 d5 39 01 00 00 00 00 0c cb 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 0e cb 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cc 23 12 23 1c 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cc 23 12 23 1d 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cd 23 23 23 02 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cd 23 23 23 02 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 86 39 01 00 00 00 00 07 c0 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 96 39 01 00 00 00 00 07 c0 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 a6 39 01 00 00 00 00 07 c0 00 00 00 01 0f 03 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 ce 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 b3 39 01 00 00 00 00 07 ce 00 00 00 01 0f 05 15 01 00 00 00 00 02 00 69 39 01 00 00 00 00 04 c0 01 14 01 15 01 00 00 00 00 02 00 82 39 01 00 00 00 00 03 a7 10 00 15 01 00 00 00 00 02 00 8d 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 8f 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 97 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 9a 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 09 c5 10 10 0e 0e 10 10 0e 0e 15 01 00 00 00 00 02 00 88 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 a7 03 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 8c 15 01 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 03 c3 35 21 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 aa 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 ad 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 00 ae 15 01 00 00 00 00 02 c3 20 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 c3 15 01 00 00 00 00 02 c5 ff 15 01 00 00 00 00 02 00 a9 15 01 00 00 00 00 02 f5 8e 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 00 83 15 01 00 00 00 00 02 b0 63 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 b3 22 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c3 08 15 01 00 00 00 00 02 00 fa 15 01 00 00 00 00 02 c2 14 15 01 00 00 00 00 02 00 ca 15 01 00 00 00 00 02 c0 80 15 01 00 00 00 00 02 00 82 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 9b 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 9d 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 be 39 01 00 00 00 00 03 c5 f0 f0 15 01 00 00 00 00 02 00 85 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 dc 15 01 00 00 00 00 02 c3 37 15 01 00 00 00 00 02 00 8a 15 01 00 00 00 00 02 f5 c7 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 9e 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 07 c5 d0 4a 39 d0 4a 0f 15 01 00 00 00 00 02 00 c2 15 01 00 00 00 00 02 f5 42 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 30 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 29 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 f0 39 01 00 00 00 00 11 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 19 e2 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 d4 15 01 00 00 00 00 02 cb 03 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0f b4 00 08 02 00 00 bb 00 07 0d b7 0c b7 10 f0 15 01 00 00 00 00 02 00 e8 15 01 00 00 00 00 02 c0 40 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff ff ff ff 15 01 00 00 00 00 02 51 f0 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 32 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <56>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <36>;
						qcom,mdss-dsi-h-front-porch = <40>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};

			qcom,mdss_dsi_ft8726_fhd_plus_90_video {
				qcom,platform-bklight-en-gpio = <0x51c 6 0>;
				qcom,platform-reset-gpio = <&tlmm>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x52f 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x61c>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,dsi-supported-dfps-list = <90 60 48>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <48>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "ft8726 lcd video mode dsi focaltech panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 1f 06 05 06 02 04 00 13 0a];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff 87 20 01 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 ff 87 20 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2a 00 00 04 37 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 05 2b 00 00 09 67 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 05 b3 09 68 00 18 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 07 c0 00 64 00 31 00 11 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 07 c0 00 64 00 31 00 11 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 07 c0 00 5a 00 31 00 11 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 06 c0 00 d4 00 31 11 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 07 c0 00 b4 00 31 00 11 15 01 00 00 00 00 02 00 70 39 01 00 00 00 00 0d c0 00 c8 00 c8 0d 03 14 00 00 15 01 11 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 c1 00 48 00 27 00 02 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 ce 01 81 ff ff 00 78 00 98 00 00 00 00 01 90 01 90 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 10 ce 00 bd 12 75 00 bd 80 ff ff 00 06 40 14 0e 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 04 ce 00 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 04 ce 22 00 00 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 08 ce 00 00 01 00 00 00 00 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 0c ce 04 03 14 03 14 00 00 00 00 00 00 15 01 00 00 00 00 02 00 f1 39 01 00 00 00 00 0a ce 1f 2a 00 01 53 01 0d 00 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cf 00 00 58 5c 15 01 00 00 00 00 02 00 b5 39 01 00 00 00 00 05 cf 04 04 de e2 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cf 09 09 63 67 15 01 00 00 00 00 02 00 c5 39 01 00 00 00 00 05 cf 09 09 69 6d 15 01 00 00 00 00 02 00 d1 39 01 00 00 00 00 0d c1 0a a6 0e c8 19 67 07 e3 0b 11 13 04 15 01 00 00 00 00 02 00 e1 39 01 00 00 00 00 03 c1 0e c8 15 01 00 00 00 00 02 00 e4 39 01 00 00 00 00 0d cf 09 fd 09 fc 09 fc 09 fc 09 fc 09 fc 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 03 c1 44 44 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c1 03 15 01 00 00 00 00 02 00 f5 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 00 f6 15 01 00 00 00 00 02 cf 5a 15 01 00 00 00 00 02 00 f1 15 01 00 00 00 00 02 cf 5a 15 01 00 00 00 00 02 00 f0 15 01 00 00 00 00 02 c1 00 15 01 00 00 00 00 02 00 cc 15 01 00 00 00 00 02 c1 18 15 01 00 00 00 00 02 00 91 15 01 00 00 00 00 02 c4 88 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 c5 88 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 09 c2 82 01 1f 1f 00 00 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 05 c2 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 10 c2 00 00 00 17 8d 01 00 00 17 8d 02 00 00 17 8d 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0b c2 03 00 00 17 8d 80 08 03 02 02 15 01 00 00 00 00 02 00 ca 39 01 00 00 00 00 06 c2 84 08 03 01 81 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 06 c2 33 33 70 00 70 15 01 00 00 00 00 02 00 e8 39 01 00 00 00 00 09 c2 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 d0 39 01 00 00 00 00 11 c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cb 00 01 00 03 fd 01 01 00 00 00 fd 01 00 03 00 00 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 11 cb 00 00 00 0f f0 00 00 00 00 00 ff 00 00 00 00 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 05 cb 00 00 00 00 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 05 cb 03 00 0c 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 05 cb 13 58 05 30 15 01 00 00 00 00 02 00 d5 39 01 00 00 00 00 0c cb 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 e0 39 01 00 00 00 00 0e cb 00 00 00 00 00 00 00 00 00 00 00 00 00 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cc 23 12 23 1c 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cc 23 12 23 1d 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cc 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 80 39 01 00 00 00 00 11 cd 23 23 23 02 23 0a 23 23 09 08 07 06 23 23 23 23 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 11 cd 23 23 23 02 23 0e 23 23 06 07 08 09 23 23 23 23 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 09 cd 23 18 16 17 23 19 1a 1b 15 01 00 00 00 00 02 00 86 39 01 00 00 00 00 07 c0 00 00 00 01 15 05 15 01 00 00 00 00 02 00 96 39 01 00 00 00 00 07 c0 00 00 00 01 15 05 15 01 00 00 00 00 02 00 a6 39 01 00 00 00 00 07 c0 00 00 00 01 15 03 15 01 00 00 00 00 02 00 a3 39 01 00 00 00 00 07 ce 00 00 00 01 15 05 15 01 00 00 00 00 02 00 b3 39 01 00 00 00 00 07 ce 00 00 00 01 15 05 15 01 00 00 00 00 02 00 69 39 01 00 00 00 00 04 c0 01 14 01 15 01 00 00 00 00 02 00 82 39 01 00 00 00 00 03 a7 10 00 15 01 00 00 00 00 02 00 8d 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 8f 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 97 15 01 00 00 00 00 02 c5 37 15 01 00 00 00 00 02 00 9a 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 09 c5 10 10 0e 0e 10 10 0e 0e 15 01 00 00 00 00 02 00 88 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 a7 03 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c5 d1 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 8c 15 01 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 00 a0 39 01 00 00 00 00 03 c3 35 21 15 01 00 00 00 00 02 00 a4 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 aa 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 ad 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 00 ae 15 01 00 00 00 00 02 c3 20 15 01 00 00 00 00 02 00 b3 15 01 00 00 00 00 02 c3 21 15 01 00 00 00 00 02 00 b6 39 01 00 00 00 00 03 c3 01 20 15 01 00 00 00 00 02 00 c3 15 01 00 00 00 00 02 c5 ff 15 01 00 00 00 00 02 00 a9 15 01 00 00 00 00 02 f5 8e 15 01 00 00 00 00 02 00 b0 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 00 83 15 01 00 00 00 00 02 b0 63 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 c4 08 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 b3 22 15 01 00 00 00 00 02 00 90 15 01 00 00 00 00 02 c3 08 15 01 00 00 00 00 02 00 fa 15 01 00 00 00 00 02 c2 14 15 01 00 00 00 00 02 00 ca 15 01 00 00 00 00 02 c0 80 15 01 00 00 00 00 02 00 82 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 93 15 01 00 00 00 00 02 f5 01 15 01 00 00 00 00 02 00 9b 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 9d 15 01 00 00 00 00 02 f5 49 15 01 00 00 00 00 02 00 be 39 01 00 00 00 00 03 c5 f0 f0 15 01 00 00 00 00 02 00 85 15 01 00 00 00 00 02 a7 01 15 01 00 00 00 00 02 00 dc 15 01 00 00 00 00 02 c3 37 15 01 00 00 00 00 02 00 8a 15 01 00 00 00 00 02 f5 c7 15 01 00 00 00 00 02 00 99 15 01 00 00 00 00 02 cf 50 15 01 00 00 00 00 02 00 9c 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 9e 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 07 c5 d0 4a 39 d0 4a 0f 15 01 00 00 00 00 02 00 c2 15 01 00 00 00 00 02 f5 42 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 30 39 01 00 00 00 00 29 e1 00 05 0a 12 1a 1d 25 2c 37 b4 3f 46 4c 52 a8 56 5f 66 6d c9 73 7a 81 89 ed 91 96 9b a2 ec a8 b0 b9 bf 9d c5 cb d0 d3 38 15 01 00 00 00 00 02 00 60 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 90 39 01 00 00 00 00 29 e1 00 05 0a 13 2c 1e 26 2d 37 13 40 47 4d 53 68 57 60 67 6f ec 75 7c 84 8c a0 95 9b a1 a7 83 af b9 c5 cd e9 d5 e1 e9 ed fa 15 01 00 00 00 00 02 00 c0 39 01 00 00 00 00 29 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 f0 39 01 00 00 00 00 11 e1 00 05 0a 12 1b 1d 26 2c 37 cf 40 47 4d 53 6d 58 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 19 e2 60 68 6f 36 76 7d 85 8d 10 96 9c a2 a9 86 b1 bc c9 d2 d9 dd ec f7 ff fc 15 01 00 00 00 00 02 00 d4 15 01 00 00 00 00 02 cb 03 15 01 00 00 00 00 02 00 b0 39 01 00 00 00 00 0f b4 00 08 02 00 00 bb 00 07 0d b7 0c b7 10 f0 15 01 00 00 00 00 02 00 e8 15 01 00 00 00 00 02 c0 40 15 01 00 00 00 00 02 00 00 39 01 00 00 00 00 04 ff ff ff ff 15 01 00 00 00 00 02 51 f0 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 c8 00 01 11 05 01 00 00 96 00 01 29];
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <46>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <36>;
						qcom,mdss-dsi-h-front-porch = <40>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};

			qcom,mdss_dsi_ft8726_fhd_plus_60_video {
				qcom,platform-bklight-en-gpio = <0x51c 6 0>;
				qcom,platform-reset-gpio = <&tlmm>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <1>;
				qcom,bl-pmic-pwm-period-usecs = <100>;
				pwms = <0x52f 0 0>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,panel-supply-entries = <0x61c>;
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-status-value = <&usb_port0>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <48>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,dsi-phy-num = <0>;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-name = "ft8726 lcd video mode dsi focaltech panel with DSC";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 0e 09];
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-slice-width = <&kgsl_msm_iommu>;
						qcom,mdss-dsc-slice-height = <8>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x32000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = <0x15010000 512 0x390100 4 0xff872001 0x15010000 512 0x80390100 3 0xff872015 0x1000000 0x20000 0x39010000 0x52a 0x437 0x15010000 512 0x390100 5 0x2b000009 0x67150100 2 0xa33901 0 0x5b30968 0x181501 0 0x2008039 0x1000000 0x7c000 0x93003100 0x11150100 2 0x903901 0 0x7c00093 0x310011 0x15010000 512 0xa0390100 7 0xc0005a00 0x31001115 0x1000000 0x200b0 0x39010000 0x6c0 0xd40031 0x11150100 2 0x603901 0 0x7c000b4 0x310011 0x15010000 512 0x70390100 13 0xc000c800 0xc80d0314 0x1501 0x11150100 2 0xa33901 0 0x7c10048 0x270002 0x15010000 512 0x80390100 17 0xce0181ff 0xff007800 0x60000000 0x19001 0x90150100 2 0x903901 0 0x10ce00bd 0x127500bd 0x80ffff00 0x640030e 0x150100 2 0xa03901 0 0x4ce0000 0x150100 2 0xb03901 0 0x4ce2200 0x150100 2 0xd13901 0 0x8ce0000 0x1000000 0x150100 2 0xe13901 0 0xcce0403 0x14031400 0 0x150100 2 0xf13901 0 0xace152a 0x10d01 0xd000015 0x1000000 0x200b0 0x39010000 0x5cf 0x6266 0x15010000 512 0xb5390100 5 0xcf0404e3 0xe7150100 2 0xc03901 0 0x5cf0909 0x63671501 0 0x200c539 0x1000000 0x5cf09 0x9696d15 0x1000000 0x200d1 0x39010000 0xdc1 0xaa60ec8 0x196707e3 0xb111304 0x15010000 512 0xe1390100 3 0xc10ec815 0x1000000 0x200e4 0x39010000 0xdcf 0x9fd09fc 0x9fc09fc 0x9fc09fc 0x15010000 512 0x80390100 3 0xc1444415 0x1000000 0x20090 0x15010000 705 0x3150100 2 0xf51501 0 0x2cf0215 0x1000000 0x200f6 0x15010000 719 0x3c150100 2 0xf11501 0 0x2cf3c15 0x1000000 0x200f0 0x15010000 705 0x150100 2 0xcc1501 0 0x2c11815 0x1000000 0x20091 0x15010000 708 0x88150100 2 0x801501 0 0x2c58815 0x1000000 0x20080 0x39010000 0x9c2 0x82011f1f 0 0x15010000 512 0x90390100 5 0xc2000000 0x150100 2 0xa03901 0 0x10c20000 0x308b01 0x308b 0x2000030 0x8b150100 2 0xb03901 0 0xbc20300 0x308b80 0x8030202 0x15010000 512 0xca390100 6 0xc2840803 0x1811501 0 0x200e039 0x1000000 0x6c233 0x33700070 0x15010000 512 0xe8390100 9 0xc2000000 0 0x150100 2 0xd03901 0 0x11c30000 0 0 0 0x1501 0 0x2008039 0x1000000 0x11cb00 0x10003fd 0x1010000 0xfd0100 0x3000015 0x1000000 0x20090 0x39010000 0x11cb 15 0xf0000000 0xff00 0 0x15010000 512 0xa0390100 5 0xcb000000 0x150100 2 0xa43901 0 0x5cb0300 0xc001501 0 0x200b039 0x1000000 0x5cb13 0x58053015 0x1000000 0x200c0 0x39010000 0x5cb 0x13580530 0x15010000 512 0xd5390100 12 0xcb000000 0 0 0x15010000 512 0xe0390100 14 0xcb000000 0 0 0x1501 0 0x2008039 0x1000000 0x11cc23 0x12231c23 0xa232309 0x8070623 0x23232315 0x1000000 0x20090 0x39010000 0x9cc 0x23181617 0x23191a1b 0x15010000 512 0xa0390100 17 0xcc231223 0x1d230e23 0x23060708 0x9232323 0x23150100 2 0xb03901 0 0x9cc2318 0x16172319 0x1a1b1501 0 0x2008039 0x1000000 0x11cd23 0x23230223 0xa232309 0x8070623 0x23232315 0x1000000 0x20090 0x39010000 0x9cd 0x23181617 0x23191a1b 0x15010000 512 0xa0390100 17 0xcd232323 0x2230e23 0x23060708 0x9232323 0x23150100 2 0xb03901 0 0x9cd2318 0x16172319 0x1a1b1501 0 0x2008639 0x1000000 0x7c000 294 0x7150100 2 0x963901 0 0x7c00000 0x12607 0x15010000 512 0xa6390100 7 0xc0000000 0x1260715 0x1000000 0x200a3 0x39010000 0x7ce 1 0x26071501 0 0x200b339 0x1000000 0x7ce00 294 0x7150100 2 0x693901 0 0x4c00114 0x1150100 2 0x823901 0 0x3a71000 0x15010000 512 0x8d150100 2 0xa7011501 0 0x2008f15 0x1000000 0x2a701 0x15010000 512 0x93150100 2 0xc5371501 0 0x2009715 0x1000000 0x2c537 0x15010000 512 0x9a150100 2 0xc5321501 0 0x2009c15 0x1000000 0x2c532 0x15010000 512 0xb6390100 9 0xc510100e 0xe10100e 0xe150100 2 0x881501 0 0x2c40815 0x1000000 0x20080 0x15010000 679 0x3150100 2 0xb01501 0 0x2c5d115 0x1000000 0x200b3 0x15010000 709 0xd1150100 2 0x991501 0 0x2cf5015 0x1000000 0x2008c 0x15010000 707 0x150100 2 0xa03901 0 0x3c33521 0x15010000 512 0xa4390100 3 0xc3012015 0x1000000 0x200aa 0x15010000 707 0x21150100 2 0xad1501 0 0x2c30115 0x1000000 0x200ae 0x15010000 707 0x20150100 2 0xb31501 0 0x2c32115 0x1000000 0x200b6 0x39010000 963 0x1201501 0 0x200c315 0x1000000 0x2c5ff 0x15010000 512 0xa9150100 2 0xf58e1501 0 0x200b015 0x1000000 0x2b300 0x15010000 512 0x83150100 2 0xb0631501 0 0x2009315 0x1000000 0x2c408 0x15010000 512 0x80150100 2 0xb3221501 0 0x2009015 0x1000000 0x2c308 0x15010000 512 0xfa150100 2 0xc2141501 0 0x200ca15 0x1000000 0x2c080 0x15010000 512 0x82150100 2 0xf5011501 0 0x2009315 0x1000000 0x2f501 0x15010000 512 0x9b150100 2 0xf5491501 0 0x2009d15 0x1000000 0x2f549 0x15010000 512 0xbe390100 3 0xc5f0f015 0x1000000 0x20085 0x15010000 679 0x1150100 2 0xdc1501 0 0x2c33715 0x1000000 0x2008a 0x15010000 757 0xc7150100 2 0x991501 0 0x2cf5015 0x1000000 0x2009c 0x15010000 757 0x150100 2 0x9e1501 0 0x2f50015 0x1000000 0x200b0 0x39010000 0x7c5 0xd04a39d0 0x4a0f1501 0 0x200c215 0x1000000 0x2f542 0x15010000 512 0x390100 41 0xe100050a 0x121a1d25 0x2c37b43f 0x464c52a8 0x565f666d 0xc9737a81 0x89ed9196 0x9ba2eca8 0xb0b9bf9d 0xc5cbd0d3 0x38150100 2 0x303901 0 0x29e10005 0xa121a1d 0x252c37b4 0x3f464c52 0xa8565f66 0x6dc9737a 0x8189ed91 0x969ba2ec 0xa8b0b9bf 0x9dc5cbd0 0xd3381501 0 0x2006039 0x1000000 0x29e100 0x50a132c 0x1e262d37 0x1340474d 0x53685760 0x676fec75 0x7c848ca0 0x959ba1a7 0x83afb9c5 0xcde9d5e1 0xe9edfa15 0x1000000 0x20090 0x39010000 0x29e1 0x50a13 0x2c1e262d 0x37134047 0x4d536857 0x60676fec 0x757c848c 0xa0959ba1 0xa783afb9 0xc5cde9d5 0xe1e9edfa 0x15010000 512 0xc0390100 41 0xe100050a 0x121b1d26 0x2c37cf40 0x474d536d 0x5860686f 0x36767d85 0x8d10969c 0xa2a986b1 0xbcc9d2d9 0xddecf7ff 0xfc150100 2 0xf03901 0 0x11e10005 0xa121b1d 0x262c37cf 0x40474d53 0x6d581501 0 0x2000039 0x1000000 0x19e260 0x686f3676 0x7d858d10 0x969ca2a9 0x86b1bcc9 0xd2d9ddec 0xf7fffc15 0x1000000 0x200d4 0x15010000 715 0x3150100 2 0xb03901 0 0xfb40008 0x20000bb 0x70db7 0xcb710f0 0x15010000 512 0xe8150100 2 0xc0401501 0 0x2008239 0x1000000 0x3ce17 0x17150100 2 0x3901 0 0x4ffffff 0xff150100 2 0x51f01501 0 0x2532c15 0x1000000 0x25500 0x5010000 0xc8000111 0x5010000 0x96000129>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-v-front-porch = <46>;
						qcom,mdss-dsi-v-back-porch = <18>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,mdss-dsi-h-back-porch = <36>;
						qcom,mdss-dsi-h-front-porch = <40>;
						qcom,mdss-dsi-panel-height = <0x968>;
						qcom,mdss-dsi-panel-width = <&afe_pcm_rx>;
					};
				};
			};
		};

		mdss_dsi0: qcom,mdss_dsi_ctrl0@ae94000 {
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x12a 0x5 0x12a 0x6 0x12a 0x8 0x12a 0x11 0x12a 0x12 0x12a 0x9 0x45 0x0>;
			vdda-1p2-supply = <71>;
			qcom,split-link-supported;
			interrupts = <0x4 0x0>;
			interrupt-parent = <&mdss_mdp>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			reg = <0xae94000 1024 0xaf0f000 4 0xae36000 768>;
			frame-threshold-time-us = <&hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc>;
			cell-index = <0>;
			label = "dsi-ctrl-0";
			compatible = "qcom,dsi-ctrl-hw-v2.6";

			qcom,ctrl-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <1260000>;
					qcom,supply-min-voltage = <1200000>;
					qcom,supply-name = "vdda-1p2";
					reg = <0>;
				};
			};
		};

		mdss_dsi_phy0: qcom,mdss_dsi_phy0@ae94900 {
			pll_codes_region = <&dsi_pll_codes_data>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,dsi-pll-ssc-en;
			vdda-0p9-supply = <66>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			pll-label = "dsi_pll_5nm";
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			reg = <0xae94400 0xa00 0xae94900 1024 0xae94200 160>;
			#clock-cells = <1>;
			cell-index = <0>;
			label = "dsi-phy-0";
			compatible = "qcom,dsi-phy-v4.3";

			qcom,phy-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0>;
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <1052000>;
					qcom,supply-min-voltage = <880000>;
					qcom,supply-name = "vdda-0p9";
					reg = <0>;
				};
			};
		};

		dsi_pll_codes_data: dsi_pll_codes {
			label = "dsi_pll_codes";
			reg = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
		};

		sde_rscc: qcom,sde_rscc@af20000 {
			interconnect-names = "qcom,sde-data-bus0";
			interconnects = <0x28 0x3e9 0x29 0x5e8>;
			qcom,msm-bus,active-only;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x12a 0x17 0x12a 0x10 0x12a 0x16>;
			vdd-supply = <&disp_cc_mdss_core_gdsc>;
			qcom,sde-dram-channels = <2>;
			qcom,sde-rsc-version = <4>;
			reg-names = "drv", "wrapper";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			compatible = "qcom,sde-rsc";
			cell-index = <0>;
		};

		mdss_rotator: qcom,mdss_rotator {
			qcom,mdss-sbuf-headroom = <20>;
			qcom,mdss-default-ot-wr-limit = <32>;
			qcom,mdss-default-ot-rd-limit = <32>;
			qcom,mdss-rot-vbif-memtype = <3 3>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-danger-lut = <0 0>;
			qcom,mdss-rot-qos-lut = <0 0 0 0>;
			qcom,mdss-rot-cdp-setting = <1 1>;
			qcom,mdss-rot-vbif-qos-setting = <3 3 3 3 3 3 3 3>;
			qcom,mdss-rot-xin-id = <10 11>;
			qcom,mdss-rot-parent = <0x4ed 0>;
			qcom,sde-reg-bus,vectors-KBps = <0 0 0 0x12c00>;
			interconnect-names = "qcom,rot-data-bus0", "qcom,sde-reg-bus";
			interconnects = <0x28 0x17 0x29 0x200 0x25 0x2 0x3d 0x20c>;
			power-domains = <&mdss_mdp>;
			interrupts = <0x2 0x0>;
			interrupt-parent = <&mdss_mdp>;
			clock-names = "iface_clk", "rot_clk";
			clocks = <0x12a 0x3 0x12a 0x14>;
			qcom,mdss-highest-bank-bit = <8 2 7 1>;
			qcom,mdss-rot-mode = <1>;
			#list-cells = <1>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			reg = <0xae00000 0xac000 0xaeb0000 0x2008>;
			compatible = "qcom,sde_rotator";

			smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
				dma-coherent;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				iommus = <47 0x81c 1024>;
				compatible = "qcom,smmu_sde_rot_unsec";
			};

			smmu_rot_sec: qcom,smmu_rot_sec_cb {
				dma-coherent;
				qcom,iommu-vmid = <10>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				iommus = <47 0x81d 0 47 0xc1d 0>;
				compatible = "qcom,smmu_sde_rot_sec";
			};
		};

		smmu_sde_unsec: qcom,smmu_sde_unsec_cb {
			dma-coherent;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			iommus = <47 0x800 0x402>;
			compatible = "qcom,smmu_sde_unsec";
		};

		smmu_sde_sec: qcom,smmu_sde_sec_cb {
			qcom,iommu-vmid = <10>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			iommus = <47 0x801 0 47 0xc01 0>;
			compatible = "qcom,smmu_sde_sec";
		};

		msm_vidc: qcom,vidc@aa00000 {
			qcom,bus-range-kbps = <1000 1000 1000 0x632ea0>;
			interconnects = <0x25 0x2 0x3d 0x227 0x2cf 0x2a 0x29 0x200>;
			interconnect-names = "venus-cnoc", "venus-ddr";
			vidc,firmware-name = "venus_v7";
			qcom,reg-presets = <0xb0080 0 3>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00 0x15c17540 0x16e36000>;
			qcom,clock-configs = <0 0 0 0 0 1>;
			com,proxy-clock-names = "core_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk", "video_clk_src";
			clocks = <0x24 0x87 0x24 0x7e 0x24 0x81 0x24 0x7d 0x24 0x80 0x24 0x82>;
			clock-ids = <135 126 129 125 128 130>;
			clock-names = "core_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk", "video_clk_src";
			venus-core0-supply = <&gcc_vcodec0_gdsc>;
			venus-supply = <&gcc_venus_gdsc>;
			#size-cells = <1>;
			#address-cells = <1>;
			pas-id = <9>;
			memory-region = <&video_mem>;
			interrupts = <0x0 0xae 0x4>;
			reg = <0xaa00000 0xf0000>;
			status = "okay";
			compatible = "qcom,msm-vidc", "qcom,msm-vidc-ravelin", "qcom,msm-vidc-ar50lt";

			non_secure_cb {
				dma-coherent;
				virtual-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				iommus = <47 0x1980 32>;
				label = "venus_ns";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_non_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-vmid = <11>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				iommus = <47 0x1984 32>;
				label = "venus_sec_non_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_bitstream_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <9>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <47 0x1981 4>;
				label = "venus_sec_bitstream";
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_pixel_cb {
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <10>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				iommus = <47 0x1983 0>;
				label = "venus_sec_pixel";
				compatible = "qcom,msm-vidc,context-bank";
			};
		};

		reboot_reason {
			compatible = "qcom,reboot-reason";
			nvmem-cells = <0x4ff>;
			nvmem-cell-names = "restart_reason";
		};

		pmic-pon-log {
			compatible = "qcom,pmic-pon-log";
			nvmem = <0x500>;
			nvmem-names = "pon_log";
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x503>;

			vol_up {
				label = "volume_up";
				gpios = <&tlmm>;
				linux,input-type = <1>;
				linux,code = <115>;
				gpio-key,wakeup;
				debounce-interval = <15>;
				linux,can-disable;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};

			qcom,spmi_glink_debug {
				compatible = "qcom,spmi-glink-debug";
				#address-cells = <1>;
				#size-cells = <0>;
				depends-on-supply = <&spmi_bus>;

				spmi@0 {
					reg = <0>;
					#address-cells = <2>;
					#size-cells = <0>;

					qcom,pm7250b-debug@8 {
						compatible = "qcom,spmi-pmic";
						reg = <8 0>;
						qcom,can-sleep;
					};
				};
			};
		};

		display_gpio_regulator@1 {
			compatible = "qti-regulator-fixed";
			regulator-name = "display_panel_vddio";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-enable-ramp-delay = <&usb_port0>;
			gpio = <0x511 11 0>;
			enable-active-high;
			regulator-boot-on;
			proxy-supply = <0x512>;
			qcom,proxy-consumer-enable;
			pinctrl-names = "default";
			pinctrl-0 = <0x513>;
		};

		display_gpio_regulator@2 {
			compatible = "qti-regulator-fixed";
			regulator-name = "display_panel_extvdd";
			regulator-min-microvolt = <1200000>;
			regulator-max-microvolt = <1200000>;
			regulator-enable-ramp-delay = <&usb_port0>;
			gpio = <0x511 12 0>;
			enable-active-high;
			regulator-boot-on;
			proxy-supply = <0x514>;
			qcom,proxy-consumer-enable;
			pinctrl-names = "default";
			pinctrl-0 = <0x515>;
		};

		qcom,icnss@22800000 {
			compatible = "qcom,icnss";
			reg = <0x22800000 0x800000>;
			reg-names = "membase";
			qcom,rproc-handle = <&wpss_pas>;
			iommus = <47 0x4c0 1>;
			interrupts = <0x0 0x185 0x4 0x0 0x19d 0x4 0x0 0x1a0 0x4 0x0 0x1a1 0x4 0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4 0x0 0x1b8 0x4 0x0 0x1c3 0x4 0x0 0x1c5 0x4 0x0 0x1c6 0x4>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10000000>;
			qcom,fw-prefix;
			qcom,wlan;
			bdf-download-support;
			wpss-support-enable;
			qcom,wlan-msa-fixed-region = <&wlan_msa_mem>;
			vdd-cx-mx-supply = <&L11B>;
			vdd-1.8-xo-supply = <67>;
			vdd-1.3-rfa-supply = <&L14B>;
			vdd-3.3-ch0-supply = <&L7E>;
			qcom,vdd-cx-mx-config = <0 0>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,smem-states = <497 0>;
			qcom,smem-state-names = "wlan-smp2p-out";
			use-nv-mac;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x1f4 0x0 0x0 0x1f4 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		goodix_fp {
			compatible = "goodix,fingerprint";
			interrupt-parent = <&tlmm>;
			interrupts = <0x69 0x1>;
			fp-gpio-irq = <&tlmm>;
			fp-gpio-reset = <&tlmm>;
			fp_vdd_vreg-supply = <&L4E>;
			status = "okay";
		};

		fpc1020 {
			status = "ok";
			compatible = "fpc,fpc1020";
			interrupt-parent = <&tlmm>;
			interrupts = <0x69 0x0>;
			fpc,gpio_irq = <&tlmm>;
			fpc,gpio_rst = <&tlmm>;
			fp_vdd_vreg-supply = <&L4E>;
			pinctrl-names = "fpc1020_reset_reset", "fpc1020_reset_active", "fpc1020_irq_active";
			pinctrl-0 = <0x519>;
			pinctrl-1 = <0x51a>;
			pinctrl-2 = <0x51b>;
		};

		xiaomi_touch {
			status = "ok";
			compatible = "xiaomi-touch";
			touch,name = "xiaomi-touch";
		};

		qcom,camera-flash@ {
			status = "ok";
			pinctrl-3 = <0x542>;
			pinctrl-2 = <0x544>;
			pinctrl-1 = <0x541>;
			pinctrl-0 = <0x543>;
			pinctrl-names = "cam_flash_on", "cam_flash_off", "cam_torch_on", "cam_torch_off";
			flash-type = <0>;
			compatible = "qcom,camera-flash";
			cell-index = <0>;
		};

		qcom,cam-res-mgr {
			status = "ok";
			compatible = "qcom,cam-res-mgr";
		};

		dsi_panel_pwr_supply_sim {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "dummy";
				reg = <0>;
			};
		};

		dsi_panel_pwr_supply_lcd {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <2000000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-pre-off-sleep = <10>;
				qcom,supply-post-off-sleep = <10>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <100>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "avdd";
				reg = <1>;
			};
		};

		dsi_panel_pwr_supply_labibb {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <2000000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <10>;
				qcom,supply-post-on-sleep = <10>;
				qcom,supply-disable-load = <100>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <1300000>;
				qcom,supply-min-voltage = <1300000>;
				qcom,supply-name = "extdvdd";
				reg = <1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "lab";
				reg = <0>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "ibb";
				reg = <1>;
			};
		};

		dsi_panel_pwr_supply_amoled {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <2000000>;
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-name = "vddio";
				reg = <0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-off-sleep = <2>;
				qcom,supply-post-on-sleep = <0>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <3312000>;
				qcom,supply-min-voltage = <3000000>;
				qcom,supply-name = "vci";
				reg = <1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "lab";
				reg = <2>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <20>;
				qcom,supply-disable-load = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
				qcom,supply-name = "ibb";
				reg = <3>;
			};

			qcom,panel-supply-entry@4 {
				qcom,supply-post-off-sleep = <2>;
				qcom,supply-post-on-sleep = <0>;
				qcom,supply-disable-load = <80>;
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-name = "extvdd";
				reg = <4>;
			};
		};

		qcom,dsi-display-primary {
			qcom,dsi-default-panel = <0x621>;
			pinctrl-2 = <0x52d>;
			clock-names = "pll_byte_clk0", "pll_dsi_clk0", "mdp_core_clk";
			clocks = <0x4f0 0x0 0x4f0 0x1 0x12a 0xc>;
			qcom,demura-panel-id = <0x122e700 176>;
			qcom,mdp = <&mdss_mdp>;
			qcom,panel-te-source = <0>;
			qcom,platform-te-gpio = <&tlmm>;
			pinctrl-1 = <0x61f 0x620>;
			pinctrl-0 = <0x61d 0x61e>;
			pinctrl-names = "panel_active", "panel_suspend", "pwm_pin";
			qcom,dsi-phy = <&mdss_dsi_phy0>;
			qcom,dsi-ctrl = <&mdss_dsi0>;
			label = "primary";
			compatible = "qcom,dsi-display";
		};

		display_gpio_regulator@0 {
			pinctrl-0 = <0x623>;
			pinctrl-names = "default";
			qcom,proxy-consumer-enable;
			proxy-supply = <0x622>;
			regulator-boot-on;
			enable-active-high;
			gpio = <&tlmm>;
			regulator-enable-ramp-delay = <&usb_port0>;
			regulator-max-microvolt = <5500000>;
			regulator-min-microvolt = <5500000>;
			regulator-name = "display_panel_avdd";
			compatible = "qti-regulator-fixed";
		};

		display_panel_ibb_stub {
			regulator-max-microvolt = <6000000>;
			regulator-min-microvolt = <4600000>;
			regulator-name = "display_panel_ibb";
			compatible = "qcom,stub-regulator";
		};

		thermal-screen {
			panel = <0x621 0x624 0x625>;
		};

		disp_rdump_region@e1000000 {
			label = "disp_rdump_region";
			reg = <0xb8000000 0x800000>;
		};
	};

	__symbols__ {
		msm_vidc = "/soc/qcom,vidc@aa00000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_unsec_cb";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94900";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		clock_audio_rx_mclk2_2x_clk = "/soc/rx_mclk2_2x_clk";
		clock_audio_wsa2_tx = "/soc/wsa2_core_tx_clk";
		clock_audio_wsa_tx = "/soc/wsa_core_tx_clk";
		clock_audio_tx_1 = "/soc/tx_core_clk";
		clock_audio_rx_tx = "/soc/rx_core_tx_clk";
		clock_audio_rx_1 = "/soc/rx_core_clk";
		clock_audio_wsa_2 = "/soc/wsa2_core_clk";
		clock_audio_wsa_1 = "/soc/wsa_core_clk";
		clock_audio_va_1 = "/soc/va_core_clk";
		wcd_rst_gpio = "/soc/msm_cdc_pinctrl@54";
		wsa2_spkr_en2 = "/soc/wsa2_spkr_en2_pinctrl";
		wsa2_spkr_en1 = "/soc/wsa2_spkr_en1_pinctrl";
		wsa_spkr_en2 = "/soc/wsa_spkr_en2_pinctrl";
		wsa_spkr_en1 = "/soc/wsa_spkr_en1_pinctrl";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		cdc_dmic67_gpios = "/soc/spf_core_platform/cdc_dmic67_pinctrl";
		cdc_dmic45_gpios = "/soc/spf_core_platform/cdc_dmic45_pinctrl";
		cdc_dmic23_gpios = "/soc/spf_core_platform/cdc_dmic23_pinctrl";
		cdc_dmic01_gpios = "/soc/spf_core_platform/cdc_dmic01_pinctrl";
		va_swr_gpios = "/soc/spf_core_platform/tx_swr_clk_data_pinctrl";
		rx_swr_gpios = "/soc/spf_core_platform/rx_swr_clk_data_pinctrl";
		wsa2_swr_gpios = "/soc/spf_core_platform/wsa2_swr_clk_data_pinctrl";
		wsa_swr_gpios = "/soc/spf_core_platform/wsa_swr_clk_data_pinctrl";
		waipio_snd = "/soc/spf_core_platform/sound";
		wcd938x_codec = "/soc/spf_core_platform/lpass-cdc/wcd938x-codec";
		wcd937x_codec = "/soc/spf_core_platform/lpass-cdc/wcd937x-codec";
		wsa883x_2_0222 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master/wsa883x@02170222";
		wsa883x_2_0221 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master/wsa883x@02170221";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		wsa881x_0213 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master/wsa881x@21170213";
		wsa883x_0222 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master/wsa883x@02170222";
		wsa883x_0221 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master/wsa883x@02170221";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		wcd937x_rx_slave = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master/wcd937x-rx-slave";
		wcd938x_rx_slave = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master/wcd938x-rx-slave";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		wcd937x_tx_slave = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master/wcd937x-tx-slave";
		wcd938x_tx_slave = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master/wcd938x-tx-slave";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		cdc_dmic67_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_data_sleep";
		cdc_dmic67_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_data_active";
		cdc_dmic67_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_clk_sleep";
		cdc_dmic67_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic67_clk_active";
		cdc_dmic45_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_data_sleep";
		cdc_dmic45_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_data_active";
		cdc_dmic45_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_clk_sleep";
		cdc_dmic45_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic45_clk_active";
		cdc_dmic23_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_data_sleep";
		cdc_dmic23_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_data_active";
		cdc_dmic23_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_clk_sleep";
		cdc_dmic23_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic23_clk_active";
		cdc_dmic01_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_data_sleep";
		cdc_dmic01_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_data_active";
		cdc_dmic01_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_clk_sleep";
		cdc_dmic01_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/dmic01_clk_active";
		rx_swr_data1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data1_active";
		rx_swr_data1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data1_sleep";
		rx_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data_active";
		rx_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_data_sleep";
		rx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_clk_active";
		rx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/rx_swr_clk_sleep";
		tx_swr_data2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data2_active";
		tx_swr_data2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data2_sleep";
		tx_swr_data1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data1_active";
		tx_swr_data1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data1_sleep";
		tx_swr_data0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data0_active";
		tx_swr_data0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_data0_sleep";
		tx_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_clk_active";
		tx_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/tx_swr_clk_sleep";
		wsa2_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_data_pin/wsa2_swr_data_active";
		wsa2_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_data_pin/wsa2_swr_data_sleep";
		wsa2_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_clk_pin/wsa2_swr_clk_active";
		wsa2_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa2_swr_clk_pin/wsa2_swr_clk_sleep";
		wsa_swr_data_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_data_pin/wsa_swr_data_active";
		wsa_swr_data_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_data_pin/wsa_swr_data_sleep";
		wsa_swr_clk_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_clk_pin/wsa_swr_clk_active";
		wsa_swr_clk_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/wsa_swr_clk_pin/wsa_swr_clk_sleep";
		lpi_aux3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd1/lpi_aux3_sd1_active";
		lpi_aux3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
		lpi_aux3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd0/lpi_aux3_sd0_active";
		lpi_aux3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
		lpi_aux3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_ws/lpi_aux3_ws_active";
		lpi_aux3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_ws/lpi_aux3_ws_sleep";
		lpi_aux3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sck/lpi_aux3_sck_active";
		lpi_aux3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux3_sck/lpi_aux3_sck_sleep";
		lpi_aux2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		quat_aux_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd3/quat_aux_sd3_active";
		quat_aux_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_ws/quat_aux_ws_sleep";
		quat_aux_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_aux_sck/quat_aux_sck_sleep";
		lpi_tdm3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
		lpi_tdm3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
		lpi_tdm3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
		lpi_tdm3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
		lpi_tdm3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_ws/lpi_tdm3_ws_active";
		lpi_tdm3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
		lpi_tdm3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sck/lpi_tdm3_sck_active";
		lpi_tdm3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
		lpi_tdm2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		quat_tdm_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd3/quat_tdm_sd3_active";
		quat_tdm_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_ws/quat_tdm_ws_sleep";
		quat_tdm_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_tdm_sck/quat_tdm_sck_sleep";
		lpi_i2s3_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
		lpi_i2s3_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
		lpi_i2s3_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
		lpi_i2s3_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
		lpi_i2s3_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_ws/lpi_i2s3_ws_active";
		lpi_i2s3_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
		lpi_i2s3_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sck/lpi_i2s3_sck_active";
		lpi_i2s3_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
		lpi_i2s2_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s2_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s2_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s1_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s1_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s1_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		quat_mi2s_sd3_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd2_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd1_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd0_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_ws_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_ws_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_mi2s_sck_active = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_sck_sleep = "/soc/spf_core_platform/lpi_pinctrl@3440000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		spf_core_platform = "/soc/spf_core_platform";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		hostless = "/soc/qcom,msm-pcm-hostless";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		lsm = "/soc/qcom,msm-lsm-client";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		loopback = "/soc/qcom,msm-pcm-loopback";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		afe = "/soc/qcom,msm-pcm-afe";
		stub_codec = "/soc/qcom,msm-stub-codec";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		compr = "/soc/qcom,msm-compr-dsp";
		routing = "/soc/qcom,msm-pcm-routing";
		pcm0 = "/soc/qcom,msm-pcm";
		cam_bps = "/soc/qcom,bps@ac2c000";
		cam_ipe0 = "/soc/qcom,ipe0@ac42000";
		cre = "/soc/qcom,cre@acfa000";
		cam_lx7 = "/soc/qcom,lx7";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@acf7000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@acf6000";
		cam_tfe1 = "/soc/qcom,tfe1@ac71000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@ac71000";
		cam_tfe0 = "/soc/qcom,tfe0@ac62000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@ac62000";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		cpas_cdm0_bps_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-bps-rd";
		cpas_cdm0_ope_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-ope-rd";
		cpas_cdm0_top_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cpas-cdm0-top-rd";
		cre_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre-all-wr";
		cre_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre-all-rd";
		ope_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ope_ref_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		bps_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		ope_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		tfe1_rdi_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe1-rdi-pixel-raw-wr";
		tfe0_rdi_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe0_rdi_raw_wr";
		tfe1_bayer_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe1-ubwc-wr";
		tfe0_bayer_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/tfe0_bayer_stats_wr";
		level1_rt0_wr0 = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-wr0";
		level2_nrt1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level2_nrt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-rd";
		level2_nrt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt0-wr";
		level2_rt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-rd";
		level2_rt0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt0-rd-wr-sum";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cre_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cre/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_standard_mode";
		cam_cci1 = "/soc/qcom,cci1@ac16000";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_plus_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_custom_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_mode";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_standard_mode";
		cam_cci0 = "/soc/qcom,cci0@ac15000";
		cam_csiphy2 = "/soc/qcom,csiphy2@ace8000";
		cam_csiphy1 = "/soc/qcom,csiphy1@ace6000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ace4000";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@f000000/cam_sensor_csi_mux_sel_suspend";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@f000000/cam_sensor_csi_mux_sel_active";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cci_scl2_suspend = "/soc/pinctrl@f000000/cci_scl2_suspend";
		cci_scl2_active = "/soc/pinctrl@f000000/cci_scl2_active";
		cci_sda2_suspend = "/soc/pinctrl@f000000/cci_sda2_suspend";
		cci_sda2_active = "/soc/pinctrl@f000000/cci_sda2_active";
		cci_scl1_suspend = "/soc/pinctrl@f000000/cci_scl1_suspend";
		cci_scl1_active = "/soc/pinctrl@f000000/cci_scl1_active";
		cci_sda1_suspend = "/soc/pinctrl@f000000/cci_sda1_suspend";
		cci_sda1_active = "/soc/pinctrl@f000000/cci_sda1_active";
		cci_scl0_suspend = "/soc/pinctrl@f000000/cci_scl0_suspend";
		cci_scl0_active = "/soc/pinctrl@f000000/cci_scl0_active";
		cci_sda0_suspend = "/soc/pinctrl@f000000/cci_sda0_suspend";
		cci_sda0_active = "/soc/pinctrl@f000000/cci_sda0_active";
		chosen = "/chosen";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@80600000";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@80640000";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		smem_mem = "/reserved-memory/smem_region@80900000";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_mem_region@82a00000";
		camera_mem = "/reserved-memory/camera_region@84b00000";
		wpss_moselle_mem = "/reserved-memory/wpss_moselle_region@85300000";
		video_mem = "/reserved-memory/video_region@86c00000";
		adsp_mem = "/reserved-memory/adsp_region@87300000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@89c00000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@89c10000";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@89c1a000";
		mpss_mem = "/reserved-memory/mpss_region@8a000000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e55f3000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e55fc000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5600000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		qtee_mem = "/reserved-memory/qtee_region@e8f80000";
		trusted_apps_mem = "/reserved-memory/trusted_apps_region@e9480000";
		dump_mem = "/reserved-memory/mem_dump_region";
		system_cma = "/reserved-memory/linux,cma";
		ramoops_mem = "/reserved-memory/ramoops@97700000";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		aliases = "/aliases";
		sram = "/sram@17D09100";
		cpu_scp_lpri = "/sram@17D09100/scp-shmem@0";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		SILVER_CPU_OFF = "/idle-states/silver-c3";
		SILVER_CPU_RAIL_OFF = "/idle-states/silver-c4";
		GOLD_CPU_OFF = "/idle-states/gold-c3";
		GOLD_CPU_RAIL_OFF = "/idle-states/gold-c4";
		CLUSTER_OFF = "/idle-states/cluster-d4";
		CX_RET = "/idle-states/cx-ret";
		soc = "/soc";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3dc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3dc9000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151e5000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151e9000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@151ed000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@15000000/mnoc_hf_1_tbu@151f1000";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151f5000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151f9000";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151fd000";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		non_secure_display_dma_buf = "/soc/qcom,dma-heaps/qcom,display";
		usb0 = "/soc/ssusb@a600000";
		usb_port0 = "/soc/ssusb@a600000/port/endpoint";
		usb2_phy0 = "/soc/hsphy@88e3000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_dl_lpass = "/soc/tpdm@10c38000";
		tpdm_dl_lpass_out_tpda_dl_lpass_10 = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_ddr_ch01 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch01_out_funnel_ddr_ch01 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_dl0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_shrm_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		tpdm_emmc = "/soc/tpdm@10c23000";
		tpdm_sdcc_out_tpda_dl_lpass_0 = "/soc/tpdm@10c23000/out-ports/port/endpoint";
		tpdm_sdcc = "/soc/tpdm@10c20000";
		tpdm_sdcc2_out_tpda_dl_west = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_24 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		tpdm_dl_west = "/soc/tpdm@10C48000";
		tpdm_dl_west_out_tpda_dl_west = "/soc/tpdm@10C48000/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		tpdm_dl_center2_dsb = "/soc/tpdm@10ac0000";
		tpdm_dlct0_out_tpda_dl_center2_26 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_dl_center2_cmb = "/soc/tpdm@10ac1000";
		tpdm_dlct1_out_tpda_dl_center2_27 = "/soc/tpdm@10ac1000/out-ports/port/endpoint";
		tpdm_dl_south0 = "/soc/tpdm@109c0000";
		tpdm_dl_south0_out_funnel_dl_south = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_dl_south1 = "/soc/tpdm@109c1000";
		tpdm_dl_south1_out_funnel_dl_south = "/soc/tpdm@109c1000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c00000";
		tpdm_rdpm_out_funnel_dl_center_1 = "/soc/tpdm@10c00000/out-ports/port/endpoint";
		tpdm_rdpm_mx = "/soc/tpdm@10c01000";
		tpdm_rdpm_mx_out_funnel_dl_center_1 = "/soc/tpdm@10c01000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@128a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@128a0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@12860000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@12860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@12861000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@12861000/out-ports/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpdm_wcss = "/soc/tpdm@109A4000";
		tpdm_wcss_out_funnel_dl_south = "/soc/tpdm@109A4000/out-ports/port/endpoint";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc0000";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_tmess_1 = "/soc/tpdm@10cc1000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_wpss = "/soc/tpdm@10c70000";
		tpdm_wpss_out_funnel_wpss = "/soc/tpdm@10c70000/out-ports/port/endpoint";
		tpdm_wpss1 = "/soc/tpdm@10c71000";
		tpdm_wpss_1_out_funnel_wpss = "/soc/tpdm@10c71000/out-ports/port/endpoint";
		wpss_etm = "/soc/wpss_etm0";
		wpss_etm0_out_funnel_wpss = "/soc/wpss_etm0/out-ports/port/endpoint";
		funnel_wpss = "/soc/funnel@10c73000";
		funnel_wpss_in_tpdm_wpss = "/soc/funnel@10c73000/in-ports/port@0/endpoint";
		funnel_wpss_in_tpdm_wpss_1 = "/soc/funnel@10c73000/in-ports/port@1/endpoint";
		funnel_wpss_in_wpss_etm0 = "/soc/funnel@10c73000/in-ports/port@2/endpoint";
		funnel_wpss_out_tpda_dl_center_5 = "/soc/funnel@10c73000/out-ports/port@0/endpoint";
		funnel_wpss_out_tpda_dl_center_6 = "/soc/funnel@10c73000/out-ports/port@1/endpoint";
		funnel_wpss_out_funnel_dl_center = "/soc/funnel@10c73000/out-ports/port@2/endpoint";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		funnel_gfx_out_tpda_dl_center2_17 = "/soc/funnel@10902000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_lpass_2 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_ddr_ch01 = "/soc/funnel@10d22000";
		funnel_ddr_ch01_in_tpdm_ddr_ch01 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch01_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d03000";
		funnel_ddr_dl0_in_funnel_ddr_ch01 = "/soc/funnel@10d03000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0 = "/soc/funnel@10d03000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_shrm = "/soc/funnel@10d03000/in-ports/port@3/endpoint";
		funnel_ddr_out_tpda_dl_center_9 = "/soc/funnel@10d03000/out-ports/port@0/endpoint";
		funnel_ddr_out_tpda_dl_center_11 = "/soc/funnel@10d03000/out-ports/port@1/endpoint";
		funnel_ddr_out_tpda_dl_center_12 = "/soc/funnel@10d03000/out-ports/port@2/endpoint";
		funnel_dlct_1 = "/soc/funnel@10c02000";
		funnel_dl_center_1_in_tpdm_rdpm = "/soc/funnel@10c02000/in-ports/port@1/endpoint";
		funnel_dl_center_1_in_tpdm_rdpm_mx = "/soc/funnel@10c02000/in-ports/port@2/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_10 = "/soc/funnel@10c02000/out-ports/port@0/endpoint";
		funnel_dl_center_1_out_tpda_dl_center_11 = "/soc/funnel@10c02000/out-ports/port@1/endpoint";
		tpda_tmess = "/soc/tpda@10cc4000";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc4000/in-ports/port@0/endpoint";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc4000/in-ports/port@1/endpoint";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc4000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc4000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc5000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc5000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_in0 = "/soc/funnel@10cc5000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@12863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@12863000/in-ports/port@0/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@12863000/in-ports/port@3/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@12863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@12863000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@12810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@12810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@12810000/in-ports/port@3/endpoint";
		funnel_apss_out_funnel_dl_center = "/soc/funnel@12810000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2b000";
		tpda_dl_center_5_in_funnel_wpss = "/soc/tpda@10c2b000/in-ports/port@5/endpoint";
		tpda_dl_center_6_in_funnel_wpss = "/soc/tpda@10c2b000/in-ports/port@6/endpoint";
		tpda_dl_center_9_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@9/endpoint";
		tpda_dl_center_11_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@c/endpoint";
		tpda_dl_center_12_in_funnel_ddr = "/soc/tpda@10c2b000/in-ports/port@d/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2b000/in-ports/port@13/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2b000/in-ports/port@14/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2b000/in-ports/port@15/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2b000/in-ports/port@16/endpoint";
		tpda_dl_center_24_in_tpdm_ipa = "/soc/tpda@10c2b000/in-ports/port@18/endpoint";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2b000/in-ports/port@19/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2b000/in-ports/port@1a/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2b000/in-ports/port@1b/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2b000/out-ports/port/endpoint";
		funnel_dlct0 = "/soc/funnel@10c2c000";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2c000/in-ports/port@0/endpoint";
		funnel_dl_center_in_funnel_wpss = "/soc/funnel@10c2c000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_apss = "/soc/funnel@10c2c000/in-ports/port@7/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2c000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@109c3000";
		funnel_dl_south_in_tpdm_dl_south0 = "/soc/funnel@109c3000/in-ports/port@2/endpoint";
		funnel_dl_south_in_tpdm_dl_south1 = "/soc/funnel@109c3000/in-ports/port@3/endpoint";
		funnel_dl_south_in_tpdm_wcss = "/soc/funnel@109c3000/in-ports/port@4/endpoint";
		funnel_dl_south_out_tpda_dl_center2_7 = "/soc/funnel@109c3000/out-ports/port@0/endpoint";
		funnel_dl_south_out_tpda_dl_center2_8 = "/soc/funnel@109c3000/out-ports/port@1/endpoint";
		funnel_dl_south_out_funnel_dl_center2 = "/soc/funnel@109c3000/out-ports/port@2/endpoint";
		tpda_dl_center2 = "/soc/tpda@10ac3000";
		tpda_dl_center2_7_in_funnel_dl_south = "/soc/tpda@10ac3000/in-ports/port@7/endpoint";
		tpda_dl_center2_8_in_funnel_dl_south = "/soc/tpda@10ac3000/in-ports/port@8/endpoint";
		tpda_dl_center_10_in_funnel_dl_center_1 = "/soc/tpda@10ac3000/in-ports/port@d/endpoint";
		tpda_dl_center_11_in_funnel_dl_center_1 = "/soc/tpda@10ac3000/in-ports/port@e/endpoint";
		tpda_dl_center2_17_in_funnel_gfx = "/soc/tpda@10ac3000/in-ports/port@11/endpoint";
		tpda_dl_center2_26_in_tpdm_dlct0 = "/soc/tpda@10ac3000/in-ports/port@1a/endpoint";
		tpda_dl_center2_27_in_tpdm_dlct1 = "/soc/tpda@10ac3000/in-ports/port@1b/endpoint";
		tpda_dl_center2_out_funnel_dl_center2 = "/soc/tpda@10ac3000/out-ports/port/endpoint";
		funnel_dl_center2 = "/soc/funnel@10ac4000";
		funnel_dl_center2_in_tpda_dl_center2 = "/soc/funnel@10ac4000/in-ports/port@0/endpoint";
		funnel_dl_center2_in_funnel_dl_south = "/soc/funnel@10ac4000/in-ports/port@4/endpoint";
		funnel_dl_center2_in_funnel_dl_lpass = "/soc/funnel@10ac4000/in-ports/port@6/endpoint";
		funnel_dl_center2_out_funnel_in1 = "/soc/funnel@10ac4000/out-ports/port/endpoint";
		tpda_dl_west = "/soc/tpda@10c4a000";
		tpda_dl_west_in_tpdm_sdcc2 = "/soc/tpda@10c4a000/in-ports/port@0/endpoint";
		tpda_dl_west_in_tpdm_dl_west = "/soc/tpda@10c4a000/in-ports/port@10/endpoint";
		tpda_dl_west_out_funnel_dl_west = "/soc/tpda@10c4a000/out-ports/port/endpoint";
		funnel_dl_west = "/soc/funnel@10c4b000";
		funnel_dl_west_in_tpda_dl_west = "/soc/funnel@10c4b000/in-ports/port/endpoint";
		funnel_dl_west_out_funnel_in1 = "/soc/funnel@10c4b000/out-ports/port/endpoint";
		tpda_dl_lpass = "/soc/tpda@10c3a000";
		tpda_dl_lpass_0_in_tpdm_sdcc = "/soc/tpda@10c3a000/in-ports/port@0/endpoint";
		tpda_dl_lpass_2_in_funnel_lpass = "/soc/tpda@10c3a000/in-ports/port@2/endpoint";
		tpda_dl_lpass_10_in_tpdm_dl_lpass = "/soc/tpda@10c3a000/in-ports/port@10/endpoint";
		tpda_dl_lpass_out_funnel_dl_lpass = "/soc/tpda@10c3a000/out-ports/port/endpoint";
		funnel_dl_lpass = "/soc/funnel@10c3b000";
		funnel_dl_lpass_in_tpda_dl_lpass = "/soc/funnel@10c3b000/in-ports/port/endpoint";
		funnel_dl_lpass_out_funnel_dl_center2 = "/soc/funnel@10c3b000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_funnel_tmess = "/soc/funnel@10041000/in-ports/port@1/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_west = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_center2 = "/soc/funnel@10042000/in-ports/port@7/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_merg = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		csr = "/soc/csr@10001000";
		swao_csr = "/soc/csr@10b11000";
		qc_cti = "/soc/cti@10010000";
		cti0 = "/soc/cti@10c2a000";
		south_cti = "/soc/cti@109C2000";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		ddr_ch01_dl_cti_0 = "/soc/cti@10d21000";
		lpass_dl_cti = "/soc/cti@10845000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_q6_cti = "/soc/cti@1098b000";
		wlan_q6_cti = "/soc/cti@10C7B000";
		swao_cti = "/soc/cti@10b00000";
		cortex_m3 = "/soc/cti@10b13000";
		lpass_lpi_cti = "/soc/cti@10b41000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		apss_cti0 = "/soc/cti@128e0000";
		apss_cti1 = "/soc/cti@128f0000";
		apss_cti2 = "/soc/cti@12900000";
		riscv_cti = "/soc/cti@1282b000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cpu = "/soc/cti@10cd1000";
		apss_atb_cti = "/soc/cti@12862000";
		ddrss_shrm2 = "/soc/cti@10d11000";
		Sierra_A6 = "/soc/cti@10C13000";
		wcss0 = "/soc/cti@109AC000";
		wcss1 = "/soc/cti@109ad000";
		wcss2 = "/soc/cti@109Ae000";
		ipcb_tgu = "/soc/tgu@10b0e000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		ete0_out_funnel_ete = "/soc/etm0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/etm1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/etm2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/etm3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/etm4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/etm5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/etm6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/etm7/out-ports/port/endpoint";
		funnel_etm = "/soc/funnel@12800000";
		funnel_ete_out_funnel_apss = "/soc/funnel@12800000/out-ports/port/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel@12800000/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel@12800000/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel@12800000/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel@12800000/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel@12800000/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel@12800000/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel@12800000/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel@12800000/in-ports/port@7/endpoint";
		dcc = "/soc/dcc_v2@100ff000";
		cpu_feature_id = "/soc/cpufeatureid@0x221C8E14";
		intc = "/soc/interrupt-controller@17200000";
		wdog = "/soc/qcom,wdt@17410000";
		arch_timer = "/soc/timer";
		apps_rsc = "/soc/rsc@17a00000";
		rpmhcc = "/soc/rsc@17a00000/qcom,rpmhclk";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		S1B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		pm6450_s1_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm6450-s1-level";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		S5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		pm6450_s5_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		S5B_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		pm6450_s5_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm6450-s5-level-ao";
		cx_cdev = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-cdev";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		S6B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		pm6450_s6_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm6450-s6-level";
		S7B = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm6450-s7";
		pm6450_s7 = "/soc/rsc@17a00000/rpmh-regulator-smpb7/regulator-pm6450-s7";
		S8B = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm6450-s8";
		pm6450_s8 = "/soc/rsc@17a00000/rpmh-regulator-smpb8/regulator-pm6450-s8";
		S9B = "/soc/rsc@17a00000/rpmh-regulator-smpb9/regulator-pm6450-s9";
		pm6450_s9 = "/soc/rsc@17a00000/rpmh-regulator-smpb9/regulator-pm6450-s9";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm6450-l1";
		pm6450_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm6450-l1";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		L2B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		pm6450_l2_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm6450-l2-level";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm6450-l3";
		pm6450_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm6450-l3";
		L4B = "/soc/rsc@17a00000/rpmh-regulator-ldob4/regulator-pm6450-l4";
		pm6450_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldob4/regulator-pm6450-l4";
		L5B = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm6450-l5";
		pm6450_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm6450-l5";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm6450-l6";
		pm6450_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm6450-l6";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm6450-l7";
		pm6450_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm6450-l7";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		L8B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		pm6450_l8_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm6450-l8-level";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm6450-l9";
		pm6450_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm6450-l9";
		L10B = "/soc/rsc@17a00000/rpmh-regulator-ldob10/regulator-pm6450-l10";
		pm6450_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldob10/regulator-pm6450-l10";
		L11B = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm6450-l11";
		pm6450_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldob11/regulator-pm6450-l11";
		L12B = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm6450-l12";
		pm6450_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldob12/regulator-pm6450-l12";
		L13B = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm6450-l13";
		pm6450_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldob13/regulator-pm6450-l13";
		L14B = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm6450-l14";
		pm6450_l14 = "/soc/rsc@17a00000/rpmh-regulator-ldob14/regulator-pm6450-l14";
		L15B = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm6450-l15";
		pm6450_l15 = "/soc/rsc@17a00000/rpmh-regulator-ldob15/regulator-pm6450-l15";
		L16B = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm6450-l16";
		pm6450_l16 = "/soc/rsc@17a00000/rpmh-regulator-ldob16/regulator-pm6450-l16";
		L17B = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm6450-l17";
		pm6450_l17 = "/soc/rsc@17a00000/rpmh-regulator-ldob17/regulator-pm6450-l17";
		L18B = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm6450-l18";
		pm6450_l18 = "/soc/rsc@17a00000/rpmh-regulator-ldob18/regulator-pm6450-l18";
		L19B = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm6450-l19";
		pm6450_l19 = "/soc/rsc@17a00000/rpmh-regulator-ldob19/regulator-pm6450-l19";
		L20B = "/soc/rsc@17a00000/rpmh-regulator-ldob20/regulator-pm6450-l20";
		pm6450_l20 = "/soc/rsc@17a00000/rpmh-regulator-ldob20/regulator-pm6450-l20";
		L21B = "/soc/rsc@17a00000/rpmh-regulator-ldob21/regulator-pm6450-l21";
		pm6450_l21 = "/soc/rsc@17a00000/rpmh-regulator-ldob21/regulator-pm6450-l21";
		L22B = "/soc/rsc@17a00000/rpmh-regulator-ldob22/regulator-pm6450-l22";
		pm6450_l22 = "/soc/rsc@17a00000/rpmh-regulator-ldob22/regulator-pm6450-l22";
		L23B = "/soc/rsc@17a00000/rpmh-regulator-ldob23/regulator-pm6450-l23";
		pm6450_l23 = "/soc/rsc@17a00000/rpmh-regulator-ldob23/regulator-pm6450-l23";
		L24B = "/soc/rsc@17a00000/rpmh-regulator-ldob24/regulator-pm6450-l24";
		pm6450_l24 = "/soc/rsc@17a00000/rpmh-regulator-ldob24/regulator-pm6450-l24";
		L25B = "/soc/rsc@17a00000/rpmh-regulator-ldob25/regulator-pm6450-l25";
		pm6450_l25 = "/soc/rsc@17a00000/rpmh-regulator-ldob25/regulator-pm6450-l25";
		L26B = "/soc/rsc@17a00000/rpmh-regulator-ldob26/regulator-pm6450-l26";
		pm6450_l26 = "/soc/rsc@17a00000/rpmh-regulator-ldob26/regulator-pm6450-l26";
		L27B = "/soc/rsc@17a00000/rpmh-regulator-ldob27/regulator-pm6450-l27";
		pm6450_l27 = "/soc/rsc@17a00000/rpmh-regulator-ldob27/regulator-pm6450-l27";
		L28B = "/soc/rsc@17a00000/rpmh-regulator-ldob28/regulator-pm6450-l28";
		pm6450_l28 = "/soc/rsc@17a00000/rpmh-regulator-ldob28/regulator-pm6450-l28";
		L1E = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pm8010-l1";
		pm8010l_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pm8010-l1";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pm8010-l3";
		pm8010l_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pm8010-l3";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pm8010-l4";
		pm8010_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pm8010-l4";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pm8010-l5";
		pm8010_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pm8010-l5";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pm8010-l6";
		pm8010_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pm8010-l6";
		L7E = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pm8010-l7";
		pm8010_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pm8010-l7";
		VDD_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		S1G_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		pmg1110_s1_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pmg1110-s1-level";
		sf1_vreg_enable = "/soc/rsc@17a00000/rpmh-regulator-sf1-vreg-enable/regulator-sf1-vreg-enable";
		sf1_vreg_mode = "/soc/rsc@17a00000/rpmh-regulator-sf1-vreg-mode/regulator-sf1-vreg-mode";
		L24B_PBS = "/soc/rsc@17a00000/rpmh-regulator-vrmsd/regulator-pm6450-l24-pbs";
		pm6450_l24_pbs = "/soc/rsc@17a00000/rpmh-regulator-vrmsd/regulator-pm6450-l24-pbs";
		L28B_PBS = "/soc/rsc@17a00000/rpmh-regulator-vrmpx2/regulator-pm6450-l28-pbs";
		pm6450_l28_pbs = "/soc/rsc@17a00000/rpmh-regulator-vrmpx2/regulator-pm6450-l28-pbs";
		bluetooth = "/soc/bt_wcn3990";
		disp_rsc = "/soc/rsc@af20000";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		pdc = "/soc/interrupt-controller@b220000";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		slimbam = "/soc/bamdma@3304000";
		slim_msm = "/soc/slim@3340000";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		memtimer = "/soc/timer@17420000";
		rimps = "/soc/qcom,rimps@17400000";
		scmi = "/soc/qcom,scmi";
		scmi_pmu = "/soc/qcom,scmi/protocol@86";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_cpufreqstat = "/soc/qcom,scmi/protocol@84";
		scmi_shared_rail = "/soc/qcom,scmi/protocol@88";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qcom_qseecom = "/soc/qseecom@c1700000";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		xo_board = "/soc/clocks/xo_board";
		sleep_clk = "/soc/clocks/sleep_clk";
		pcie_0_pipe_clk = "/soc/clocks/pcie_0_pipe_clk";
		ufs_phy_rx_symbol_0_clk = "/soc/clocks/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/clocks/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/clocks/ufs_phy_tx_symbol_0_clk";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/clocks/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		camcc = "/soc/clock-controller@ade0000";
		dispcc = "/soc/clock-controller@af00000";
		gcc = "/soc/clock-controller@100000";
		gpucc = "/soc/clock-controller@3d90000";
		apsscc = "/soc/syscon@17aa0000";
		mccc = "/soc/syscon@190ba000";
		debugcc = "/soc/debug-clock-controller@0";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		tcsr = "/soc/syscon@1fc0000";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		wpss_smp2p_out = "/soc/qcom,smp2p-wpss/master-kernel";
		wpss_smp2p_in = "/soc/qcom,smp2p-wpss/slave-kernel";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-in";
		smp2p_wlan_1_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-1-out";
		smp2p_wlan_2_in = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-in";
		smp2p_wlan_2_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-2-out";
		smp2p_wlan_3_out = "/soc/qcom,smp2p-wpss/qcom,smp2p-wlan-3-out";
		aoss_qmp = "/soc/power-controller@c300000";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_rng = "/soc/qrng@10c3000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		qcom_pmu = "/soc/qcom,pmu";
		ddr_freq_table = "/soc/ddr-freq-table";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		qcom_memlat = "/soc/qcom,memlat";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		sdhc1_opp_table = "/soc/sdhc1-opp-table";
		sdhc_1 = "/soc/sdhci@7C4000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		cpu_pmu = "/soc/cpu-pmu";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		clk_virt = "/soc/interconnect@0";
		mc_virt = "/soc/interconnect@1";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		cnoc2 = "/soc/interconnect@1500000";
		cnoc3 = "/soc/interconnect@1510000";
		gem_noc = "/soc/interconnect@19100000";
		lpass_ag_noc = "/soc/interconnect@3C40000";
		mmss_noc = "/soc/interconnect@1740000";
		pcie_anoc = "/soc/interconnect@16C0000";
		system_noc = "/soc/interconnect@1680000";
		video_aggre_noc = "/soc/interconnect@1760000";
		qfprom = "/soc/qfprom@221c8000";
		feat_conf12 = "/soc/qfprom@221c8000/feat_conf12@0130";
		feat_conf13 = "/soc/qfprom@221c8000/feat_conf13@0134";
		boot_config = "/soc/qfprom@221c8000/boot_config@600";
		gpu_speed_bin = "/soc/qfprom@221c8000/gpu_speed_bin@119";
		qfprom_sys = "/soc/qfprom@0";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		modem_pas = "/soc/remoteproc-mss@04080000";
		wpss_pas = "/soc/remoteproc-wpss@8a00000";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		usb_port0_connector = "/soc/qcom,pmic_glink/qcom,ucsi/connector/port/endpoint";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		thermal_zones = "/soc/thermal-zones";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		cpu4_emerg = "/soc/thermal-zones/cpu-0-4/trips/cpu4-emerg-cfg";
		cpu5_emerg = "/soc/thermal-zones/cpu-0-5/trips/cpu5-emerg-cfg";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu6-emerg0-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu6-emerg1-cfg";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu7-emerg0-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu7-emerg1-cfg";
		gpu_tj_cfg = "/soc/thermal-zones/gpuss/trips/tj_cfg";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		min_temp_0_trip = "/soc/thermal-zones/zeroc-0-step/trips/cold-trip";
		min_temp_1_trip = "/soc/thermal-zones/zeroc-1-step/trips/cold-trip";
		cx_pe_config1 = "/soc/thermal-zones/cx-pe/trips/cx-pe-config1";
		eud = "/soc/qcom,msm-eud@88e0000";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e55fc000";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		tlmm = "/soc/pinctrl@f000000";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_tx_active";
		qupv3_se7_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_rx_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		qupv3_se2_4uart_pins = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins";
		qupv3_se2_default_cts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_cts";
		qupv3_se2_default_rts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_rts";
		qupv3_se2_default_tx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_tx";
		qupv3_se2_default_rx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_default_rx";
		qupv3_se2_cts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_cts";
		qupv3_se2_rts = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_rts";
		qupv3_se2_tx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_tx";
		qupv3_se2_rx = "/soc/pinctrl@f000000/qupv3_se2_4uart_pins/qupv3_se2_rx";
		qupv3_se0_2uart_pins = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins";
		qupv3_se0_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_tx_active";
		qupv3_se0_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_rx_active";
		qupv3_se0_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se0_2uart_pins/qupv3_se0_2uart_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sda_active";
		qupv3_se0_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_scl_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sda_active";
		qupv3_se1_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_scl_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_miso_active";
		qupv3_se1_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_mosi_active";
		qupv3_se1_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_clk_active";
		qupv3_se1_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_cs_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sda_active";
		qupv3_se3_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_scl_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_active";
		qupv3_se3_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_mosi_active";
		qupv3_se3_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_clk_active";
		qupv3_se3_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_cs_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sda_active";
		qupv3_se4_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_scl_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_miso_active";
		qupv3_se4_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_mosi_active";
		qupv3_se4_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_clk_active";
		qupv3_se4_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sda_active";
		qupv3_se5_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_scl_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_miso_active";
		qupv3_se5_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_mosi_active";
		qupv3_se5_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_clk_active";
		qupv3_se5_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_cs_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sda_active";
		qupv3_se6_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_scl_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_miso_active";
		qupv3_se6_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_mosi_active";
		qupv3_se6_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_clk_active";
		qupv3_se6_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_cs_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sda_active";
		qupv3_se8_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_scl_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_miso_active";
		qupv3_se8_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_mosi_active";
		qupv3_se8_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_clk_active";
		qupv3_se8_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_cs_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sda_active";
		qupv3_se9_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_scl_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_miso_active";
		qupv3_se9_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_mosi_active";
		qupv3_se9_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_clk_active";
		qupv3_se9_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_cs_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_reset_active = "/soc/pinctrl@f000000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@f000000/wcd_reset_sleep";
		sdc1_on = "/soc/pinctrl@f000000/sdc1_on";
		sdc1_off = "/soc/pinctrl@f000000/sdc1_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_spi_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_spi_active";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_spi_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_spi_reset_suspend";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_spi_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_spi_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ts_spi_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_spi_release";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad10004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad13004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad14004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad14078";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad11004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad15120";
		cam_cc_camss_top_gdsc = "/soc/qcom,gdsc@adf4004";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		disp0_cc_mdss_core_gdsc = "/soc/qcom,disp0-gdsc@af09000";
		disp0_cc_mdss_core_int2_gdsc = "/soc/qcom,disp0-gdsc@af0b000";
		disp1_cc_mdss_core_gdsc = "/soc/qcom,disp1-gdsc@15709000";
		disp1_cc_mdss_core_int2_gdsc = "/soc/qcom,disp1-gdsc@1570b000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		gcc_apcs_gdsc_sleep_ctrl = "/soc/syscon@162204";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@17c000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_pcie_2_gdsc = "/soc/qcom,pcie2-gdsc@19d004";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@160018";
		gcc_venus_gdsc = "/soc/qcom,gdsc@1b6020";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1b6044";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@18d050";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@18d058";
		hlos1_vote_mmnoc_mmu_tbu_hf2_gdsc = "/soc/qcom,gdsc@18d078";
		hlos1_vote_mmnoc_mmu_tbu_hf3_gdsc = "/soc/qcom,gdsc@18d07c";
		hlos1_vote_mmnoc_mmu_tbu_hf4_gdsc = "/soc/qcom,gdsc@18d088";
		hlos1_vote_mmnoc_mmu_tbu_hf5_gdsc = "/soc/qcom,gdsc@18d08c";
		hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = "/soc/qcom,gdsc@18d054";
		hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = "/soc/qcom,gdsc@18d06c";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@18d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@18d060";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf81a4";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf8084";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf8244";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8124";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf5004";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		qupv3_se2_4uart = "/soc/qcom,qup_uart@988000";
		qupv3_se0_2uart = "/soc/qcom,qup_uart@980000";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se1_i2c = "/soc/i2c@984000";
		qupv3_se1_spi = "/soc/spi@984000";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se4_i2c = "/soc/i2c@990000";
		qupv3_se4_spi = "/soc/spi@990000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@a88000";
		qupv3_se5_i2c = "/soc/i2c@a80000";
		qupv3_se5_spi = "/soc/spi@a80000";
		qupv3_se6_i2c = "/soc/i2c@a84000";
		qupv3_se6_spi = "/soc/spi@a84000";
		qupv3_se8_i2c = "/soc/i2c@a8c000";
		fsa4480 = "/soc/i2c@a8c000/fsa4480@42";
		qupv3_se8_spi = "/soc/spi@a8c000";
		qupv3_se9_i2c = "/soc/i2c@a90000";
		qupv3_se9_spi = "/soc/spi@a90000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		cnss_pci0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0";
		cnss_pci_iommu_group0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0/cnss_pci_iommu_group0";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17210040";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		bluetooth_qca6490 = "/soc/bt_qca6490";
		icnss2 = "/soc/qcom,wcn6750";
		icnss_cdev_apss = "/soc/qcom,wcn6750/qcom,icnss_cdev1";
		icnss_cdev_wpss = "/soc/qcom,wcn6750/qcom,icnss_cdev2";
		bluetooth_wcn6750 = "/soc/bt_wcn6750";
		tsens0 = "/soc/thermal-sensor@c263000";
		tsens1 = "/soc/thermal-sensor@c265000";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4_pause = "/soc/qcom,cpu-pause/cpu4-pause";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu4_hotplug = "/soc/qcom,cpu-hotplug/cpu4-hotplug";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		thermal_ddr_freq_table = "/soc/thermal-ddr-freq-table";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		cx_pe = "/soc/cx_rdpm_pe@635000";
		thermal_message = "/soc/thermal-message";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_dsc";
		modem_lte_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_sub1_dsc";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc";
		modem_nr_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_sub1_dsc";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc";
		modem_nr_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_sub1_dsc";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc";
		pa_lte_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_sub1_dsc";
		pa_lte_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_sub1_dsc";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc";
		pa_nr_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_sub1_dsc";
		pa_nr_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_sub1_dsc";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		qmi_sensor = "/soc/qmi-ts-sensors";
	};

	hypervisor {
		#address-cells = <2>;
		#size-cells = <0>;
		compatible = "qcom,gunyah-hypervisor-1.0", "qcom,gunyah-hypervisor", "simple-bus";

		qcom,gunyah-vm {
			compatible = "qcom,gunyah-vm-id-1.0", "qcom,gunyah-vm-id";
			qcom,vmid = <3>;
			qcom,vendor = "Qualcomm";
		};

		qcom,gh-watchdog {
			compatible = "qcom,gh-watchdog";
			interrupts = <0x0 0x0 0x1>;
		};

		qcom,resource-manager-rpc@2df791b266db768b {
			compatible = "qcom,resource-manager-1-0", "qcom,resource-manager", "qcom,gunyah-message-queue", "qcom,gunyah-capability";
			reg = <0x2df791b2 0x66db768b 0x2df791b2 0x66dba7a3>;
			interrupts = <0x0 0x3a0 0x1 0x0 0x3a1 0x1>;
			qcom,free-irq-start = <960>;
			qcom,is-full-duplex;
			qcom,tx-message-size = <&usb_port0>;
			qcom,rx-message-size = <&usb_port0>;
			qcom,tx-queue-depth = <8>;
			qcom,rx-queue-depth = <8>;
		};
	};
};
