
uuid_read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002540  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002600  08002600  00012600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002670  08002670  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002670  08002670  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002670  08002670  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002670  08002670  00012670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002674  08002674  00012674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000070  080026e8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  080026e8  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005af0  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000011b3  00000000  00000000  00025b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005a0  00000000  00000000  00026d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004f8  00000000  00000000  000272e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000149cd  00000000  00000000  000277d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000056e6  00000000  00000000  0003c1a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00071017  00000000  00000000  0004188b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b28a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000015a4  00000000  00000000  000b2920  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080025e8 	.word	0x080025e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080025e8 	.word	0x080025e8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b082      	sub	sp, #8
 8000234:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000236:	f000 f9fb 	bl	8000630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023a:	f000 f819 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023e:	f000 f887 	bl	8000350 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000242:	f000 f855 	bl	80002f0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t muf[2];
  strcpy((char*)muf, "\n");
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	220a      	movs	r2, #10
 800024a:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  printUUID();
 800024c:	f000 f8a6 	bl	800039c <printUUID>
	  HAL_UART_Transmit(&huart2,muf,strlen((char*)muf),HAL_MAX_DELAY);
 8000250:	1d3b      	adds	r3, r7, #4
 8000252:	0018      	movs	r0, r3
 8000254:	f7ff ff58 	bl	8000108 <strlen>
 8000258:	0003      	movs	r3, r0
 800025a:	b29a      	uxth	r2, r3
 800025c:	2301      	movs	r3, #1
 800025e:	425b      	negs	r3, r3
 8000260:	1d39      	adds	r1, r7, #4
 8000262:	4802      	ldr	r0, [pc, #8]	; (800026c <main+0x3c>)
 8000264:	f001 f9d8 	bl	8001618 <HAL_UART_Transmit>
	  printUUID();
 8000268:	e7f0      	b.n	800024c <main+0x1c>
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	20000098 	.word	0x20000098

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b590      	push	{r4, r7, lr}
 8000272:	b093      	sub	sp, #76	; 0x4c
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	2414      	movs	r4, #20
 8000278:	193b      	adds	r3, r7, r4
 800027a:	0018      	movs	r0, r3
 800027c:	2334      	movs	r3, #52	; 0x34
 800027e:	001a      	movs	r2, r3
 8000280:	2100      	movs	r1, #0
 8000282:	f001 fd99 	bl	8001db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	0018      	movs	r0, r3
 800028a:	2310      	movs	r3, #16
 800028c:	001a      	movs	r2, r3
 800028e:	2100      	movs	r1, #0
 8000290:	f001 fd92 	bl	8001db8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000294:	0021      	movs	r1, r4
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2202      	movs	r2, #2
 800029a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2201      	movs	r2, #1
 80002a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2210      	movs	r2, #16
 80002a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2200      	movs	r2, #0
 80002ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 fc5f 	bl	8000b74 <HAL_RCC_OscConfig>
 80002b6:	1e03      	subs	r3, r0, #0
 80002b8:	d001      	beq.n	80002be <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002ba:	f000 f8a9 	bl	8000410 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	2207      	movs	r2, #7
 80002c2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	2200      	movs	r2, #0
 80002c8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2200      	movs	r2, #0
 80002ce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2200      	movs	r2, #0
 80002d4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2100      	movs	r1, #0
 80002da:	0018      	movs	r0, r3
 80002dc:	f000 ffd0 	bl	8001280 <HAL_RCC_ClockConfig>
 80002e0:	1e03      	subs	r3, r0, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002e4:	f000 f894 	bl	8000410 <Error_Handler>
  }
}
 80002e8:	46c0      	nop			; (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b013      	add	sp, #76	; 0x4c
 80002ee:	bd90      	pop	{r4, r7, pc}

080002f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002f4:	4b14      	ldr	r3, [pc, #80]	; (8000348 <MX_USART2_UART_Init+0x58>)
 80002f6:	4a15      	ldr	r2, [pc, #84]	; (800034c <MX_USART2_UART_Init+0x5c>)
 80002f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80002fa:	4b13      	ldr	r3, [pc, #76]	; (8000348 <MX_USART2_UART_Init+0x58>)
 80002fc:	2296      	movs	r2, #150	; 0x96
 80002fe:	0212      	lsls	r2, r2, #8
 8000300:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000302:	4b11      	ldr	r3, [pc, #68]	; (8000348 <MX_USART2_UART_Init+0x58>)
 8000304:	2200      	movs	r2, #0
 8000306:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000308:	4b0f      	ldr	r3, [pc, #60]	; (8000348 <MX_USART2_UART_Init+0x58>)
 800030a:	2200      	movs	r2, #0
 800030c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800030e:	4b0e      	ldr	r3, [pc, #56]	; (8000348 <MX_USART2_UART_Init+0x58>)
 8000310:	2200      	movs	r2, #0
 8000312:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000314:	4b0c      	ldr	r3, [pc, #48]	; (8000348 <MX_USART2_UART_Init+0x58>)
 8000316:	220c      	movs	r2, #12
 8000318:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800031a:	4b0b      	ldr	r3, [pc, #44]	; (8000348 <MX_USART2_UART_Init+0x58>)
 800031c:	2200      	movs	r2, #0
 800031e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000320:	4b09      	ldr	r3, [pc, #36]	; (8000348 <MX_USART2_UART_Init+0x58>)
 8000322:	2200      	movs	r2, #0
 8000324:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000326:	4b08      	ldr	r3, [pc, #32]	; (8000348 <MX_USART2_UART_Init+0x58>)
 8000328:	2200      	movs	r2, #0
 800032a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800032c:	4b06      	ldr	r3, [pc, #24]	; (8000348 <MX_USART2_UART_Init+0x58>)
 800032e:	2200      	movs	r2, #0
 8000330:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000332:	4b05      	ldr	r3, [pc, #20]	; (8000348 <MX_USART2_UART_Init+0x58>)
 8000334:	0018      	movs	r0, r3
 8000336:	f001 f91b 	bl	8001570 <HAL_UART_Init>
 800033a:	1e03      	subs	r3, r0, #0
 800033c:	d001      	beq.n	8000342 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800033e:	f000 f867 	bl	8000410 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000342:	46c0      	nop			; (mov r8, r8)
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}
 8000348:	20000098 	.word	0x20000098
 800034c:	40004400 	.word	0x40004400

08000350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000356:	4b10      	ldr	r3, [pc, #64]	; (8000398 <MX_GPIO_Init+0x48>)
 8000358:	695a      	ldr	r2, [r3, #20]
 800035a:	4b0f      	ldr	r3, [pc, #60]	; (8000398 <MX_GPIO_Init+0x48>)
 800035c:	2180      	movs	r1, #128	; 0x80
 800035e:	03c9      	lsls	r1, r1, #15
 8000360:	430a      	orrs	r2, r1
 8000362:	615a      	str	r2, [r3, #20]
 8000364:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <MX_GPIO_Init+0x48>)
 8000366:	695a      	ldr	r2, [r3, #20]
 8000368:	2380      	movs	r3, #128	; 0x80
 800036a:	03db      	lsls	r3, r3, #15
 800036c:	4013      	ands	r3, r2
 800036e:	607b      	str	r3, [r7, #4]
 8000370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000372:	4b09      	ldr	r3, [pc, #36]	; (8000398 <MX_GPIO_Init+0x48>)
 8000374:	695a      	ldr	r2, [r3, #20]
 8000376:	4b08      	ldr	r3, [pc, #32]	; (8000398 <MX_GPIO_Init+0x48>)
 8000378:	2180      	movs	r1, #128	; 0x80
 800037a:	0289      	lsls	r1, r1, #10
 800037c:	430a      	orrs	r2, r1
 800037e:	615a      	str	r2, [r3, #20]
 8000380:	4b05      	ldr	r3, [pc, #20]	; (8000398 <MX_GPIO_Init+0x48>)
 8000382:	695a      	ldr	r2, [r3, #20]
 8000384:	2380      	movs	r3, #128	; 0x80
 8000386:	029b      	lsls	r3, r3, #10
 8000388:	4013      	ands	r3, r2
 800038a:	603b      	str	r3, [r7, #0]
 800038c:	683b      	ldr	r3, [r7, #0]

}
 800038e:	46c0      	nop			; (mov r8, r8)
 8000390:	46bd      	mov	sp, r7
 8000392:	b002      	add	sp, #8
 8000394:	bd80      	pop	{r7, pc}
 8000396:	46c0      	nop			; (mov r8, r8)
 8000398:	40021000 	.word	0x40021000

0800039c <printUUID>:

/* USER CODE BEGIN 4 */
void printUUID(void) {
 800039c:	b590      	push	{r4, r7, lr}
 800039e:	b093      	sub	sp, #76	; 0x4c
 80003a0:	af00      	add	r7, sp, #0
	uint8_t buf[32];
	char str[32];

	for( int a = 0; a < 3; a++ )
 80003a2:	2300      	movs	r3, #0
 80003a4:	647b      	str	r3, [r7, #68]	; 0x44
 80003a6:	e025      	b.n	80003f4 <printUUID+0x58>
	{
		uint32_t idPart = STM32_UUID[a];
 80003a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003aa:	009b      	lsls	r3, r3, #2
 80003ac:	4a15      	ldr	r2, [pc, #84]	; (8000404 <printUUID+0x68>)
 80003ae:	4694      	mov	ip, r2
 80003b0:	4463      	add	r3, ip
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	643b      	str	r3, [r7, #64]	; 0x40
		sprintf(str,"%lX",idPart);
 80003b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80003b8:	4913      	ldr	r1, [pc, #76]	; (8000408 <printUUID+0x6c>)
 80003ba:	003b      	movs	r3, r7
 80003bc:	0018      	movs	r0, r3
 80003be:	f001 fd03 	bl	8001dc8 <siprintf>
		strcpy((char*)buf, str);
 80003c2:	003a      	movs	r2, r7
 80003c4:	2420      	movs	r4, #32
 80003c6:	193b      	adds	r3, r7, r4
 80003c8:	0011      	movs	r1, r2
 80003ca:	0018      	movs	r0, r3
 80003cc:	f001 fd1c 	bl	8001e08 <strcpy>
		HAL_UART_Transmit(&huart2,buf,strlen((char*)buf),HAL_MAX_DELAY);
 80003d0:	193b      	adds	r3, r7, r4
 80003d2:	0018      	movs	r0, r3
 80003d4:	f7ff fe98 	bl	8000108 <strlen>
 80003d8:	0003      	movs	r3, r0
 80003da:	b29a      	uxth	r2, r3
 80003dc:	2301      	movs	r3, #1
 80003de:	425b      	negs	r3, r3
 80003e0:	1939      	adds	r1, r7, r4
 80003e2:	480a      	ldr	r0, [pc, #40]	; (800040c <printUUID+0x70>)
 80003e4:	f001 f918 	bl	8001618 <HAL_UART_Transmit>
		HAL_Delay(200);
 80003e8:	20c8      	movs	r0, #200	; 0xc8
 80003ea:	f000 f985 	bl	80006f8 <HAL_Delay>
	for( int a = 0; a < 3; a++ )
 80003ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003f0:	3301      	adds	r3, #1
 80003f2:	647b      	str	r3, [r7, #68]	; 0x44
 80003f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003f6:	2b02      	cmp	r3, #2
 80003f8:	ddd6      	ble.n	80003a8 <printUUID+0xc>
	}



}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	b013      	add	sp, #76	; 0x4c
 8000400:	bd90      	pop	{r4, r7, pc}
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	1ffff7ac 	.word	0x1ffff7ac
 8000408:	08002600 	.word	0x08002600
 800040c:	20000098 	.word	0x20000098

08000410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000414:	46c0      	nop			; (mov r8, r8)
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000422:	4b0f      	ldr	r3, [pc, #60]	; (8000460 <HAL_MspInit+0x44>)
 8000424:	699a      	ldr	r2, [r3, #24]
 8000426:	4b0e      	ldr	r3, [pc, #56]	; (8000460 <HAL_MspInit+0x44>)
 8000428:	2101      	movs	r1, #1
 800042a:	430a      	orrs	r2, r1
 800042c:	619a      	str	r2, [r3, #24]
 800042e:	4b0c      	ldr	r3, [pc, #48]	; (8000460 <HAL_MspInit+0x44>)
 8000430:	699b      	ldr	r3, [r3, #24]
 8000432:	2201      	movs	r2, #1
 8000434:	4013      	ands	r3, r2
 8000436:	607b      	str	r3, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b09      	ldr	r3, [pc, #36]	; (8000460 <HAL_MspInit+0x44>)
 800043c:	69da      	ldr	r2, [r3, #28]
 800043e:	4b08      	ldr	r3, [pc, #32]	; (8000460 <HAL_MspInit+0x44>)
 8000440:	2180      	movs	r1, #128	; 0x80
 8000442:	0549      	lsls	r1, r1, #21
 8000444:	430a      	orrs	r2, r1
 8000446:	61da      	str	r2, [r3, #28]
 8000448:	4b05      	ldr	r3, [pc, #20]	; (8000460 <HAL_MspInit+0x44>)
 800044a:	69da      	ldr	r2, [r3, #28]
 800044c:	2380      	movs	r3, #128	; 0x80
 800044e:	055b      	lsls	r3, r3, #21
 8000450:	4013      	ands	r3, r2
 8000452:	603b      	str	r3, [r7, #0]
 8000454:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	46bd      	mov	sp, r7
 800045a:	b002      	add	sp, #8
 800045c:	bd80      	pop	{r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	40021000 	.word	0x40021000

08000464 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b08a      	sub	sp, #40	; 0x28
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046c:	2314      	movs	r3, #20
 800046e:	18fb      	adds	r3, r7, r3
 8000470:	0018      	movs	r0, r3
 8000472:	2314      	movs	r3, #20
 8000474:	001a      	movs	r2, r3
 8000476:	2100      	movs	r1, #0
 8000478:	f001 fc9e 	bl	8001db8 <memset>
  if(huart->Instance==USART2)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a1c      	ldr	r2, [pc, #112]	; (80004f4 <HAL_UART_MspInit+0x90>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d132      	bne.n	80004ec <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000486:	4b1c      	ldr	r3, [pc, #112]	; (80004f8 <HAL_UART_MspInit+0x94>)
 8000488:	69da      	ldr	r2, [r3, #28]
 800048a:	4b1b      	ldr	r3, [pc, #108]	; (80004f8 <HAL_UART_MspInit+0x94>)
 800048c:	2180      	movs	r1, #128	; 0x80
 800048e:	0289      	lsls	r1, r1, #10
 8000490:	430a      	orrs	r2, r1
 8000492:	61da      	str	r2, [r3, #28]
 8000494:	4b18      	ldr	r3, [pc, #96]	; (80004f8 <HAL_UART_MspInit+0x94>)
 8000496:	69da      	ldr	r2, [r3, #28]
 8000498:	2380      	movs	r3, #128	; 0x80
 800049a:	029b      	lsls	r3, r3, #10
 800049c:	4013      	ands	r3, r2
 800049e:	613b      	str	r3, [r7, #16]
 80004a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a2:	4b15      	ldr	r3, [pc, #84]	; (80004f8 <HAL_UART_MspInit+0x94>)
 80004a4:	695a      	ldr	r2, [r3, #20]
 80004a6:	4b14      	ldr	r3, [pc, #80]	; (80004f8 <HAL_UART_MspInit+0x94>)
 80004a8:	2180      	movs	r1, #128	; 0x80
 80004aa:	0289      	lsls	r1, r1, #10
 80004ac:	430a      	orrs	r2, r1
 80004ae:	615a      	str	r2, [r3, #20]
 80004b0:	4b11      	ldr	r3, [pc, #68]	; (80004f8 <HAL_UART_MspInit+0x94>)
 80004b2:	695a      	ldr	r2, [r3, #20]
 80004b4:	2380      	movs	r3, #128	; 0x80
 80004b6:	029b      	lsls	r3, r3, #10
 80004b8:	4013      	ands	r3, r2
 80004ba:	60fb      	str	r3, [r7, #12]
 80004bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80004be:	2114      	movs	r1, #20
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	4a0e      	ldr	r2, [pc, #56]	; (80004fc <HAL_UART_MspInit+0x98>)
 80004c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2202      	movs	r2, #2
 80004ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004cc:	187b      	adds	r3, r7, r1
 80004ce:	2200      	movs	r2, #0
 80004d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004d2:	187b      	adds	r3, r7, r1
 80004d4:	2203      	movs	r2, #3
 80004d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2201      	movs	r2, #1
 80004dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	187a      	adds	r2, r7, r1
 80004e0:	2390      	movs	r3, #144	; 0x90
 80004e2:	05db      	lsls	r3, r3, #23
 80004e4:	0011      	movs	r1, r2
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 f9dc 	bl	80008a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004ec:	46c0      	nop			; (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b00a      	add	sp, #40	; 0x28
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40004400 	.word	0x40004400
 80004f8:	40021000 	.word	0x40021000
 80004fc:	00008004 	.word	0x00008004

08000500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800050e:	e7fe      	b.n	800050e <HardFault_Handler+0x4>

08000510 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000514:	46c0      	nop			; (mov r8, r8)
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800051a:	b580      	push	{r7, lr}
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800051e:	46c0      	nop			; (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}

08000524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000528:	f000 f8ca 	bl	80006c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800052c:	46c0      	nop			; (mov r8, r8)
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
	...

08000534 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800053c:	4a14      	ldr	r2, [pc, #80]	; (8000590 <_sbrk+0x5c>)
 800053e:	4b15      	ldr	r3, [pc, #84]	; (8000594 <_sbrk+0x60>)
 8000540:	1ad3      	subs	r3, r2, r3
 8000542:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000548:	4b13      	ldr	r3, [pc, #76]	; (8000598 <_sbrk+0x64>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d102      	bne.n	8000556 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000550:	4b11      	ldr	r3, [pc, #68]	; (8000598 <_sbrk+0x64>)
 8000552:	4a12      	ldr	r2, [pc, #72]	; (800059c <_sbrk+0x68>)
 8000554:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000556:	4b10      	ldr	r3, [pc, #64]	; (8000598 <_sbrk+0x64>)
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	18d3      	adds	r3, r2, r3
 800055e:	693a      	ldr	r2, [r7, #16]
 8000560:	429a      	cmp	r2, r3
 8000562:	d207      	bcs.n	8000574 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000564:	f001 fbfe 	bl	8001d64 <__errno>
 8000568:	0003      	movs	r3, r0
 800056a:	220c      	movs	r2, #12
 800056c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800056e:	2301      	movs	r3, #1
 8000570:	425b      	negs	r3, r3
 8000572:	e009      	b.n	8000588 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000574:	4b08      	ldr	r3, [pc, #32]	; (8000598 <_sbrk+0x64>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800057a:	4b07      	ldr	r3, [pc, #28]	; (8000598 <_sbrk+0x64>)
 800057c:	681a      	ldr	r2, [r3, #0]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	18d2      	adds	r2, r2, r3
 8000582:	4b05      	ldr	r3, [pc, #20]	; (8000598 <_sbrk+0x64>)
 8000584:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000586:	68fb      	ldr	r3, [r7, #12]
}
 8000588:	0018      	movs	r0, r3
 800058a:	46bd      	mov	sp, r7
 800058c:	b006      	add	sp, #24
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20001800 	.word	0x20001800
 8000594:	00000400 	.word	0x00000400
 8000598:	2000008c 	.word	0x2000008c
 800059c:	20000120 	.word	0x20000120

080005a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005ac:	4813      	ldr	r0, [pc, #76]	; (80005fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005ae:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 80005b0:	4813      	ldr	r0, [pc, #76]	; (8000600 <LoopForever+0x6>)
    LDR R1, [R0]
 80005b2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80005b4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80005b6:	4a13      	ldr	r2, [pc, #76]	; (8000604 <LoopForever+0xa>)
    CMP R1, R2
 80005b8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80005ba:	d105      	bne.n	80005c8 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80005bc:	4812      	ldr	r0, [pc, #72]	; (8000608 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80005be:	4913      	ldr	r1, [pc, #76]	; (800060c <LoopForever+0x12>)
    STR R1, [R0]
 80005c0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80005c2:	4813      	ldr	r0, [pc, #76]	; (8000610 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80005c4:	4913      	ldr	r1, [pc, #76]	; (8000614 <LoopForever+0x1a>)
    STR R1, [R0]
 80005c6:	6001      	str	r1, [r0, #0]

080005c8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005c8:	4813      	ldr	r0, [pc, #76]	; (8000618 <LoopForever+0x1e>)
  ldr r1, =_edata
 80005ca:	4914      	ldr	r1, [pc, #80]	; (800061c <LoopForever+0x22>)
  ldr r2, =_sidata
 80005cc:	4a14      	ldr	r2, [pc, #80]	; (8000620 <LoopForever+0x26>)
  movs r3, #0
 80005ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d0:	e002      	b.n	80005d8 <LoopCopyDataInit>

080005d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005d6:	3304      	adds	r3, #4

080005d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005dc:	d3f9      	bcc.n	80005d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005de:	4a11      	ldr	r2, [pc, #68]	; (8000624 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80005e0:	4c11      	ldr	r4, [pc, #68]	; (8000628 <LoopForever+0x2e>)
  movs r3, #0
 80005e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e4:	e001      	b.n	80005ea <LoopFillZerobss>

080005e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005e8:	3204      	adds	r2, #4

080005ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005ec:	d3fb      	bcc.n	80005e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005ee:	f7ff ffd7 	bl	80005a0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80005f2:	f001 fbbd 	bl	8001d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005f6:	f7ff fe1b 	bl	8000230 <main>

080005fa <LoopForever>:

LoopForever:
    b LoopForever
 80005fa:	e7fe      	b.n	80005fa <LoopForever>
  ldr   r0, =_estack
 80005fc:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000600:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000604:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000608:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 800060c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000610:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000614:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800061c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000620:	08002678 	.word	0x08002678
  ldr r2, =_sbss
 8000624:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000628:	20000120 	.word	0x20000120

0800062c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800062c:	e7fe      	b.n	800062c <ADC1_IRQHandler>
	...

08000630 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000634:	4b07      	ldr	r3, [pc, #28]	; (8000654 <HAL_Init+0x24>)
 8000636:	681a      	ldr	r2, [r3, #0]
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_Init+0x24>)
 800063a:	2110      	movs	r1, #16
 800063c:	430a      	orrs	r2, r1
 800063e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000640:	2000      	movs	r0, #0
 8000642:	f000 f809 	bl	8000658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000646:	f7ff fee9 	bl	800041c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800064a:	2300      	movs	r3, #0
}
 800064c:	0018      	movs	r0, r3
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	40022000 	.word	0x40022000

08000658 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000658:	b590      	push	{r4, r7, lr}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000660:	4b14      	ldr	r3, [pc, #80]	; (80006b4 <HAL_InitTick+0x5c>)
 8000662:	681c      	ldr	r4, [r3, #0]
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <HAL_InitTick+0x60>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	0019      	movs	r1, r3
 800066a:	23fa      	movs	r3, #250	; 0xfa
 800066c:	0098      	lsls	r0, r3, #2
 800066e:	f7ff fd53 	bl	8000118 <__udivsi3>
 8000672:	0003      	movs	r3, r0
 8000674:	0019      	movs	r1, r3
 8000676:	0020      	movs	r0, r4
 8000678:	f7ff fd4e 	bl	8000118 <__udivsi3>
 800067c:	0003      	movs	r3, r0
 800067e:	0018      	movs	r0, r3
 8000680:	f000 f903 	bl	800088a <HAL_SYSTICK_Config>
 8000684:	1e03      	subs	r3, r0, #0
 8000686:	d001      	beq.n	800068c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000688:	2301      	movs	r3, #1
 800068a:	e00f      	b.n	80006ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2b03      	cmp	r3, #3
 8000690:	d80b      	bhi.n	80006aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000692:	6879      	ldr	r1, [r7, #4]
 8000694:	2301      	movs	r3, #1
 8000696:	425b      	negs	r3, r3
 8000698:	2200      	movs	r2, #0
 800069a:	0018      	movs	r0, r3
 800069c:	f000 f8e0 	bl	8000860 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <HAL_InitTick+0x64>)
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80006a6:	2300      	movs	r3, #0
 80006a8:	e000      	b.n	80006ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
}
 80006ac:	0018      	movs	r0, r3
 80006ae:	46bd      	mov	sp, r7
 80006b0:	b003      	add	sp, #12
 80006b2:	bd90      	pop	{r4, r7, pc}
 80006b4:	20000000 	.word	0x20000000
 80006b8:	20000008 	.word	0x20000008
 80006bc:	20000004 	.word	0x20000004

080006c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <HAL_IncTick+0x1c>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	001a      	movs	r2, r3
 80006ca:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <HAL_IncTick+0x20>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	18d2      	adds	r2, r2, r3
 80006d0:	4b03      	ldr	r3, [pc, #12]	; (80006e0 <HAL_IncTick+0x20>)
 80006d2:	601a      	str	r2, [r3, #0]
}
 80006d4:	46c0      	nop			; (mov r8, r8)
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	20000008 	.word	0x20000008
 80006e0:	20000118 	.word	0x20000118

080006e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  return uwTick;
 80006e8:	4b02      	ldr	r3, [pc, #8]	; (80006f4 <HAL_GetTick+0x10>)
 80006ea:	681b      	ldr	r3, [r3, #0]
}
 80006ec:	0018      	movs	r0, r3
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	20000118 	.word	0x20000118

080006f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000700:	f7ff fff0 	bl	80006e4 <HAL_GetTick>
 8000704:	0003      	movs	r3, r0
 8000706:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	3301      	adds	r3, #1
 8000710:	d005      	beq.n	800071e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <HAL_Delay+0x40>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	001a      	movs	r2, r3
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	189b      	adds	r3, r3, r2
 800071c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	f7ff ffe0 	bl	80006e4 <HAL_GetTick>
 8000724:	0002      	movs	r2, r0
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	68fa      	ldr	r2, [r7, #12]
 800072c:	429a      	cmp	r2, r3
 800072e:	d8f7      	bhi.n	8000720 <HAL_Delay+0x28>
  {
  }
}
 8000730:	46c0      	nop			; (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	b004      	add	sp, #16
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000008 	.word	0x20000008

0800073c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800073c:	b590      	push	{r4, r7, lr}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	0002      	movs	r2, r0
 8000744:	6039      	str	r1, [r7, #0]
 8000746:	1dfb      	adds	r3, r7, #7
 8000748:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800074a:	1dfb      	adds	r3, r7, #7
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	2b7f      	cmp	r3, #127	; 0x7f
 8000750:	d828      	bhi.n	80007a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000752:	4a2f      	ldr	r2, [pc, #188]	; (8000810 <__NVIC_SetPriority+0xd4>)
 8000754:	1dfb      	adds	r3, r7, #7
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	b25b      	sxtb	r3, r3
 800075a:	089b      	lsrs	r3, r3, #2
 800075c:	33c0      	adds	r3, #192	; 0xc0
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	589b      	ldr	r3, [r3, r2]
 8000762:	1dfa      	adds	r2, r7, #7
 8000764:	7812      	ldrb	r2, [r2, #0]
 8000766:	0011      	movs	r1, r2
 8000768:	2203      	movs	r2, #3
 800076a:	400a      	ands	r2, r1
 800076c:	00d2      	lsls	r2, r2, #3
 800076e:	21ff      	movs	r1, #255	; 0xff
 8000770:	4091      	lsls	r1, r2
 8000772:	000a      	movs	r2, r1
 8000774:	43d2      	mvns	r2, r2
 8000776:	401a      	ands	r2, r3
 8000778:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	019b      	lsls	r3, r3, #6
 800077e:	22ff      	movs	r2, #255	; 0xff
 8000780:	401a      	ands	r2, r3
 8000782:	1dfb      	adds	r3, r7, #7
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	0018      	movs	r0, r3
 8000788:	2303      	movs	r3, #3
 800078a:	4003      	ands	r3, r0
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000790:	481f      	ldr	r0, [pc, #124]	; (8000810 <__NVIC_SetPriority+0xd4>)
 8000792:	1dfb      	adds	r3, r7, #7
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	b25b      	sxtb	r3, r3
 8000798:	089b      	lsrs	r3, r3, #2
 800079a:	430a      	orrs	r2, r1
 800079c:	33c0      	adds	r3, #192	; 0xc0
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007a2:	e031      	b.n	8000808 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007a4:	4a1b      	ldr	r2, [pc, #108]	; (8000814 <__NVIC_SetPriority+0xd8>)
 80007a6:	1dfb      	adds	r3, r7, #7
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	0019      	movs	r1, r3
 80007ac:	230f      	movs	r3, #15
 80007ae:	400b      	ands	r3, r1
 80007b0:	3b08      	subs	r3, #8
 80007b2:	089b      	lsrs	r3, r3, #2
 80007b4:	3306      	adds	r3, #6
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	18d3      	adds	r3, r2, r3
 80007ba:	3304      	adds	r3, #4
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	1dfa      	adds	r2, r7, #7
 80007c0:	7812      	ldrb	r2, [r2, #0]
 80007c2:	0011      	movs	r1, r2
 80007c4:	2203      	movs	r2, #3
 80007c6:	400a      	ands	r2, r1
 80007c8:	00d2      	lsls	r2, r2, #3
 80007ca:	21ff      	movs	r1, #255	; 0xff
 80007cc:	4091      	lsls	r1, r2
 80007ce:	000a      	movs	r2, r1
 80007d0:	43d2      	mvns	r2, r2
 80007d2:	401a      	ands	r2, r3
 80007d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	019b      	lsls	r3, r3, #6
 80007da:	22ff      	movs	r2, #255	; 0xff
 80007dc:	401a      	ands	r2, r3
 80007de:	1dfb      	adds	r3, r7, #7
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	0018      	movs	r0, r3
 80007e4:	2303      	movs	r3, #3
 80007e6:	4003      	ands	r3, r0
 80007e8:	00db      	lsls	r3, r3, #3
 80007ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007ec:	4809      	ldr	r0, [pc, #36]	; (8000814 <__NVIC_SetPriority+0xd8>)
 80007ee:	1dfb      	adds	r3, r7, #7
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	001c      	movs	r4, r3
 80007f4:	230f      	movs	r3, #15
 80007f6:	4023      	ands	r3, r4
 80007f8:	3b08      	subs	r3, #8
 80007fa:	089b      	lsrs	r3, r3, #2
 80007fc:	430a      	orrs	r2, r1
 80007fe:	3306      	adds	r3, #6
 8000800:	009b      	lsls	r3, r3, #2
 8000802:	18c3      	adds	r3, r0, r3
 8000804:	3304      	adds	r3, #4
 8000806:	601a      	str	r2, [r3, #0]
}
 8000808:	46c0      	nop			; (mov r8, r8)
 800080a:	46bd      	mov	sp, r7
 800080c:	b003      	add	sp, #12
 800080e:	bd90      	pop	{r4, r7, pc}
 8000810:	e000e100 	.word	0xe000e100
 8000814:	e000ed00 	.word	0xe000ed00

08000818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3b01      	subs	r3, #1
 8000824:	4a0c      	ldr	r2, [pc, #48]	; (8000858 <SysTick_Config+0x40>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d901      	bls.n	800082e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800082a:	2301      	movs	r3, #1
 800082c:	e010      	b.n	8000850 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <SysTick_Config+0x44>)
 8000830:	687a      	ldr	r2, [r7, #4]
 8000832:	3a01      	subs	r2, #1
 8000834:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000836:	2301      	movs	r3, #1
 8000838:	425b      	negs	r3, r3
 800083a:	2103      	movs	r1, #3
 800083c:	0018      	movs	r0, r3
 800083e:	f7ff ff7d 	bl	800073c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000842:	4b06      	ldr	r3, [pc, #24]	; (800085c <SysTick_Config+0x44>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000848:	4b04      	ldr	r3, [pc, #16]	; (800085c <SysTick_Config+0x44>)
 800084a:	2207      	movs	r2, #7
 800084c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800084e:	2300      	movs	r3, #0
}
 8000850:	0018      	movs	r0, r3
 8000852:	46bd      	mov	sp, r7
 8000854:	b002      	add	sp, #8
 8000856:	bd80      	pop	{r7, pc}
 8000858:	00ffffff 	.word	0x00ffffff
 800085c:	e000e010 	.word	0xe000e010

08000860 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	60b9      	str	r1, [r7, #8]
 8000868:	607a      	str	r2, [r7, #4]
 800086a:	210f      	movs	r1, #15
 800086c:	187b      	adds	r3, r7, r1
 800086e:	1c02      	adds	r2, r0, #0
 8000870:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	187b      	adds	r3, r7, r1
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	b25b      	sxtb	r3, r3
 800087a:	0011      	movs	r1, r2
 800087c:	0018      	movs	r0, r3
 800087e:	f7ff ff5d 	bl	800073c <__NVIC_SetPriority>
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b004      	add	sp, #16
 8000888:	bd80      	pop	{r7, pc}

0800088a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b082      	sub	sp, #8
 800088e:	af00      	add	r7, sp, #0
 8000890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	0018      	movs	r0, r3
 8000896:	f7ff ffbf 	bl	8000818 <SysTick_Config>
 800089a:	0003      	movs	r3, r0
}
 800089c:	0018      	movs	r0, r3
 800089e:	46bd      	mov	sp, r7
 80008a0:	b002      	add	sp, #8
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008b2:	e149      	b.n	8000b48 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2101      	movs	r1, #1
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	4091      	lsls	r1, r2
 80008be:	000a      	movs	r2, r1
 80008c0:	4013      	ands	r3, r2
 80008c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d100      	bne.n	80008cc <HAL_GPIO_Init+0x28>
 80008ca:	e13a      	b.n	8000b42 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d00b      	beq.n	80008ec <HAL_GPIO_Init+0x48>
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	2b02      	cmp	r3, #2
 80008da:	d007      	beq.n	80008ec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008e0:	2b11      	cmp	r3, #17
 80008e2:	d003      	beq.n	80008ec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	2b12      	cmp	r3, #18
 80008ea:	d130      	bne.n	800094e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	2203      	movs	r2, #3
 80008f8:	409a      	lsls	r2, r3
 80008fa:	0013      	movs	r3, r2
 80008fc:	43da      	mvns	r2, r3
 80008fe:	693b      	ldr	r3, [r7, #16]
 8000900:	4013      	ands	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	68da      	ldr	r2, [r3, #12]
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	409a      	lsls	r2, r3
 800090e:	0013      	movs	r3, r2
 8000910:	693a      	ldr	r2, [r7, #16]
 8000912:	4313      	orrs	r3, r2
 8000914:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	693a      	ldr	r2, [r7, #16]
 800091a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000922:	2201      	movs	r2, #1
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	409a      	lsls	r2, r3
 8000928:	0013      	movs	r3, r2
 800092a:	43da      	mvns	r2, r3
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	4013      	ands	r3, r2
 8000930:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	091b      	lsrs	r3, r3, #4
 8000938:	2201      	movs	r2, #1
 800093a:	401a      	ands	r2, r3
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	409a      	lsls	r2, r3
 8000940:	0013      	movs	r3, r2
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	4313      	orrs	r3, r2
 8000946:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	68db      	ldr	r3, [r3, #12]
 8000952:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	2203      	movs	r2, #3
 800095a:	409a      	lsls	r2, r3
 800095c:	0013      	movs	r3, r2
 800095e:	43da      	mvns	r2, r3
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	4013      	ands	r3, r2
 8000964:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	409a      	lsls	r2, r3
 8000970:	0013      	movs	r3, r2
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	4313      	orrs	r3, r2
 8000976:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	2b02      	cmp	r3, #2
 8000984:	d003      	beq.n	800098e <HAL_GPIO_Init+0xea>
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	2b12      	cmp	r3, #18
 800098c:	d123      	bne.n	80009d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	08da      	lsrs	r2, r3, #3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	3208      	adds	r2, #8
 8000996:	0092      	lsls	r2, r2, #2
 8000998:	58d3      	ldr	r3, [r2, r3]
 800099a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	2207      	movs	r2, #7
 80009a0:	4013      	ands	r3, r2
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	220f      	movs	r2, #15
 80009a6:	409a      	lsls	r2, r3
 80009a8:	0013      	movs	r3, r2
 80009aa:	43da      	mvns	r2, r3
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	4013      	ands	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	691a      	ldr	r2, [r3, #16]
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	2107      	movs	r1, #7
 80009ba:	400b      	ands	r3, r1
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	409a      	lsls	r2, r3
 80009c0:	0013      	movs	r3, r2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	08da      	lsrs	r2, r3, #3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	3208      	adds	r2, #8
 80009d0:	0092      	lsls	r2, r2, #2
 80009d2:	6939      	ldr	r1, [r7, #16]
 80009d4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	005b      	lsls	r3, r3, #1
 80009e0:	2203      	movs	r2, #3
 80009e2:	409a      	lsls	r2, r3
 80009e4:	0013      	movs	r3, r2
 80009e6:	43da      	mvns	r2, r3
 80009e8:	693b      	ldr	r3, [r7, #16]
 80009ea:	4013      	ands	r3, r2
 80009ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	2203      	movs	r2, #3
 80009f4:	401a      	ands	r2, r3
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	409a      	lsls	r2, r3
 80009fc:	0013      	movs	r3, r2
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	4313      	orrs	r3, r2
 8000a02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685a      	ldr	r2, [r3, #4]
 8000a0e:	2380      	movs	r3, #128	; 0x80
 8000a10:	055b      	lsls	r3, r3, #21
 8000a12:	4013      	ands	r3, r2
 8000a14:	d100      	bne.n	8000a18 <HAL_GPIO_Init+0x174>
 8000a16:	e094      	b.n	8000b42 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a18:	4b51      	ldr	r3, [pc, #324]	; (8000b60 <HAL_GPIO_Init+0x2bc>)
 8000a1a:	699a      	ldr	r2, [r3, #24]
 8000a1c:	4b50      	ldr	r3, [pc, #320]	; (8000b60 <HAL_GPIO_Init+0x2bc>)
 8000a1e:	2101      	movs	r1, #1
 8000a20:	430a      	orrs	r2, r1
 8000a22:	619a      	str	r2, [r3, #24]
 8000a24:	4b4e      	ldr	r3, [pc, #312]	; (8000b60 <HAL_GPIO_Init+0x2bc>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	2201      	movs	r2, #1
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a30:	4a4c      	ldr	r2, [pc, #304]	; (8000b64 <HAL_GPIO_Init+0x2c0>)
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	089b      	lsrs	r3, r3, #2
 8000a36:	3302      	adds	r3, #2
 8000a38:	009b      	lsls	r3, r3, #2
 8000a3a:	589b      	ldr	r3, [r3, r2]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	2203      	movs	r2, #3
 8000a42:	4013      	ands	r3, r2
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	220f      	movs	r2, #15
 8000a48:	409a      	lsls	r2, r3
 8000a4a:	0013      	movs	r3, r2
 8000a4c:	43da      	mvns	r2, r3
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	4013      	ands	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	2390      	movs	r3, #144	; 0x90
 8000a58:	05db      	lsls	r3, r3, #23
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d00d      	beq.n	8000a7a <HAL_GPIO_Init+0x1d6>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4a41      	ldr	r2, [pc, #260]	; (8000b68 <HAL_GPIO_Init+0x2c4>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d007      	beq.n	8000a76 <HAL_GPIO_Init+0x1d2>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4a40      	ldr	r2, [pc, #256]	; (8000b6c <HAL_GPIO_Init+0x2c8>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d101      	bne.n	8000a72 <HAL_GPIO_Init+0x1ce>
 8000a6e:	2302      	movs	r3, #2
 8000a70:	e004      	b.n	8000a7c <HAL_GPIO_Init+0x1d8>
 8000a72:	2305      	movs	r3, #5
 8000a74:	e002      	b.n	8000a7c <HAL_GPIO_Init+0x1d8>
 8000a76:	2301      	movs	r3, #1
 8000a78:	e000      	b.n	8000a7c <HAL_GPIO_Init+0x1d8>
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	697a      	ldr	r2, [r7, #20]
 8000a7e:	2103      	movs	r1, #3
 8000a80:	400a      	ands	r2, r1
 8000a82:	0092      	lsls	r2, r2, #2
 8000a84:	4093      	lsls	r3, r2
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a8c:	4935      	ldr	r1, [pc, #212]	; (8000b64 <HAL_GPIO_Init+0x2c0>)
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	089b      	lsrs	r3, r3, #2
 8000a92:	3302      	adds	r3, #2
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a9a:	4b35      	ldr	r3, [pc, #212]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	43da      	mvns	r2, r3
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685a      	ldr	r2, [r3, #4]
 8000aae:	2380      	movs	r3, #128	; 0x80
 8000ab0:	025b      	lsls	r3, r3, #9
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000abe:	4b2c      	ldr	r3, [pc, #176]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ac4:	4b2a      	ldr	r3, [pc, #168]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	43da      	mvns	r2, r3
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685a      	ldr	r2, [r3, #4]
 8000ad8:	2380      	movs	r3, #128	; 0x80
 8000ada:	029b      	lsls	r3, r3, #10
 8000adc:	4013      	ands	r3, r2
 8000ade:	d003      	beq.n	8000ae8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ae8:	4b21      	ldr	r3, [pc, #132]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aee:	4b20      	ldr	r3, [pc, #128]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	43da      	mvns	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	2380      	movs	r3, #128	; 0x80
 8000b04:	035b      	lsls	r3, r3, #13
 8000b06:	4013      	ands	r3, r2
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b12:	4b17      	ldr	r3, [pc, #92]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000b18:	4b15      	ldr	r3, [pc, #84]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	43da      	mvns	r2, r3
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685a      	ldr	r2, [r3, #4]
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	039b      	lsls	r3, r3, #14
 8000b30:	4013      	ands	r3, r2
 8000b32:	d003      	beq.n	8000b3c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000b34:	693a      	ldr	r2, [r7, #16]
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	3301      	adds	r3, #1
 8000b46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	40da      	lsrs	r2, r3
 8000b50:	1e13      	subs	r3, r2, #0
 8000b52:	d000      	beq.n	8000b56 <HAL_GPIO_Init+0x2b2>
 8000b54:	e6ae      	b.n	80008b4 <HAL_GPIO_Init+0x10>
  } 
}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b006      	add	sp, #24
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	40021000 	.word	0x40021000
 8000b64:	40010000 	.word	0x40010000
 8000b68:	48000400 	.word	0x48000400
 8000b6c:	48000800 	.word	0x48000800
 8000b70:	40010400 	.word	0x40010400

08000b74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d102      	bne.n	8000b88 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	f000 fb76 	bl	8001274 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4013      	ands	r3, r2
 8000b90:	d100      	bne.n	8000b94 <HAL_RCC_OscConfig+0x20>
 8000b92:	e08e      	b.n	8000cb2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b94:	4bc5      	ldr	r3, [pc, #788]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	220c      	movs	r2, #12
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	2b04      	cmp	r3, #4
 8000b9e:	d00e      	beq.n	8000bbe <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ba0:	4bc2      	ldr	r3, [pc, #776]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	220c      	movs	r2, #12
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	2b08      	cmp	r3, #8
 8000baa:	d117      	bne.n	8000bdc <HAL_RCC_OscConfig+0x68>
 8000bac:	4bbf      	ldr	r3, [pc, #764]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000bae:	685a      	ldr	r2, [r3, #4]
 8000bb0:	23c0      	movs	r3, #192	; 0xc0
 8000bb2:	025b      	lsls	r3, r3, #9
 8000bb4:	401a      	ands	r2, r3
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	025b      	lsls	r3, r3, #9
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d10e      	bne.n	8000bdc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bbe:	4bbb      	ldr	r3, [pc, #748]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	2380      	movs	r3, #128	; 0x80
 8000bc4:	029b      	lsls	r3, r3, #10
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	d100      	bne.n	8000bcc <HAL_RCC_OscConfig+0x58>
 8000bca:	e071      	b.n	8000cb0 <HAL_RCC_OscConfig+0x13c>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d000      	beq.n	8000bd6 <HAL_RCC_OscConfig+0x62>
 8000bd4:	e06c      	b.n	8000cb0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	f000 fb4c 	bl	8001274 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d107      	bne.n	8000bf4 <HAL_RCC_OscConfig+0x80>
 8000be4:	4bb1      	ldr	r3, [pc, #708]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4bb0      	ldr	r3, [pc, #704]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000bea:	2180      	movs	r1, #128	; 0x80
 8000bec:	0249      	lsls	r1, r1, #9
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	e02f      	b.n	8000c54 <HAL_RCC_OscConfig+0xe0>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d10c      	bne.n	8000c16 <HAL_RCC_OscConfig+0xa2>
 8000bfc:	4bab      	ldr	r3, [pc, #684]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4baa      	ldr	r3, [pc, #680]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c02:	49ab      	ldr	r1, [pc, #684]	; (8000eb0 <HAL_RCC_OscConfig+0x33c>)
 8000c04:	400a      	ands	r2, r1
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	4ba8      	ldr	r3, [pc, #672]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4ba7      	ldr	r3, [pc, #668]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c0e:	49a9      	ldr	r1, [pc, #676]	; (8000eb4 <HAL_RCC_OscConfig+0x340>)
 8000c10:	400a      	ands	r2, r1
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	e01e      	b.n	8000c54 <HAL_RCC_OscConfig+0xe0>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	2b05      	cmp	r3, #5
 8000c1c:	d10e      	bne.n	8000c3c <HAL_RCC_OscConfig+0xc8>
 8000c1e:	4ba3      	ldr	r3, [pc, #652]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	4ba2      	ldr	r3, [pc, #648]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c24:	2180      	movs	r1, #128	; 0x80
 8000c26:	02c9      	lsls	r1, r1, #11
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	4b9f      	ldr	r3, [pc, #636]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b9e      	ldr	r3, [pc, #632]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c32:	2180      	movs	r1, #128	; 0x80
 8000c34:	0249      	lsls	r1, r1, #9
 8000c36:	430a      	orrs	r2, r1
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	e00b      	b.n	8000c54 <HAL_RCC_OscConfig+0xe0>
 8000c3c:	4b9b      	ldr	r3, [pc, #620]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	4b9a      	ldr	r3, [pc, #616]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c42:	499b      	ldr	r1, [pc, #620]	; (8000eb0 <HAL_RCC_OscConfig+0x33c>)
 8000c44:	400a      	ands	r2, r1
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	4b98      	ldr	r3, [pc, #608]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b97      	ldr	r3, [pc, #604]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c4e:	4999      	ldr	r1, [pc, #612]	; (8000eb4 <HAL_RCC_OscConfig+0x340>)
 8000c50:	400a      	ands	r2, r1
 8000c52:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d014      	beq.n	8000c86 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c5c:	f7ff fd42 	bl	80006e4 <HAL_GetTick>
 8000c60:	0003      	movs	r3, r0
 8000c62:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c64:	e008      	b.n	8000c78 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c66:	f7ff fd3d 	bl	80006e4 <HAL_GetTick>
 8000c6a:	0002      	movs	r2, r0
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	2b64      	cmp	r3, #100	; 0x64
 8000c72:	d901      	bls.n	8000c78 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000c74:	2303      	movs	r3, #3
 8000c76:	e2fd      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c78:	4b8c      	ldr	r3, [pc, #560]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	029b      	lsls	r3, r3, #10
 8000c80:	4013      	ands	r3, r2
 8000c82:	d0f0      	beq.n	8000c66 <HAL_RCC_OscConfig+0xf2>
 8000c84:	e015      	b.n	8000cb2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c86:	f7ff fd2d 	bl	80006e4 <HAL_GetTick>
 8000c8a:	0003      	movs	r3, r0
 8000c8c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c8e:	e008      	b.n	8000ca2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c90:	f7ff fd28 	bl	80006e4 <HAL_GetTick>
 8000c94:	0002      	movs	r2, r0
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	2b64      	cmp	r3, #100	; 0x64
 8000c9c:	d901      	bls.n	8000ca2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e2e8      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ca2:	4b82      	ldr	r3, [pc, #520]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	2380      	movs	r3, #128	; 0x80
 8000ca8:	029b      	lsls	r3, r3, #10
 8000caa:	4013      	ands	r3, r2
 8000cac:	d1f0      	bne.n	8000c90 <HAL_RCC_OscConfig+0x11c>
 8000cae:	e000      	b.n	8000cb2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cb0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	4013      	ands	r3, r2
 8000cba:	d100      	bne.n	8000cbe <HAL_RCC_OscConfig+0x14a>
 8000cbc:	e06c      	b.n	8000d98 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cbe:	4b7b      	ldr	r3, [pc, #492]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	d00e      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cc8:	4b78      	ldr	r3, [pc, #480]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	220c      	movs	r2, #12
 8000cce:	4013      	ands	r3, r2
 8000cd0:	2b08      	cmp	r3, #8
 8000cd2:	d11f      	bne.n	8000d14 <HAL_RCC_OscConfig+0x1a0>
 8000cd4:	4b75      	ldr	r3, [pc, #468]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000cd6:	685a      	ldr	r2, [r3, #4]
 8000cd8:	23c0      	movs	r3, #192	; 0xc0
 8000cda:	025b      	lsls	r3, r3, #9
 8000cdc:	401a      	ands	r2, r3
 8000cde:	2380      	movs	r3, #128	; 0x80
 8000ce0:	021b      	lsls	r3, r3, #8
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d116      	bne.n	8000d14 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ce6:	4b71      	ldr	r3, [pc, #452]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	2202      	movs	r2, #2
 8000cec:	4013      	ands	r3, r2
 8000cee:	d005      	beq.n	8000cfc <HAL_RCC_OscConfig+0x188>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d001      	beq.n	8000cfc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e2bb      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cfc:	4b6b      	ldr	r3, [pc, #428]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	22f8      	movs	r2, #248	; 0xf8
 8000d02:	4393      	bics	r3, r2
 8000d04:	0019      	movs	r1, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	691b      	ldr	r3, [r3, #16]
 8000d0a:	00da      	lsls	r2, r3, #3
 8000d0c:	4b67      	ldr	r3, [pc, #412]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d12:	e041      	b.n	8000d98 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d024      	beq.n	8000d66 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d1c:	4b63      	ldr	r3, [pc, #396]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b62      	ldr	r3, [pc, #392]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d22:	2101      	movs	r1, #1
 8000d24:	430a      	orrs	r2, r1
 8000d26:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d28:	f7ff fcdc 	bl	80006e4 <HAL_GetTick>
 8000d2c:	0003      	movs	r3, r0
 8000d2e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d30:	e008      	b.n	8000d44 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d32:	f7ff fcd7 	bl	80006e4 <HAL_GetTick>
 8000d36:	0002      	movs	r2, r0
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	1ad3      	subs	r3, r2, r3
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	d901      	bls.n	8000d44 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000d40:	2303      	movs	r3, #3
 8000d42:	e297      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d44:	4b59      	ldr	r3, [pc, #356]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2202      	movs	r2, #2
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	d0f1      	beq.n	8000d32 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d4e:	4b57      	ldr	r3, [pc, #348]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	22f8      	movs	r2, #248	; 0xf8
 8000d54:	4393      	bics	r3, r2
 8000d56:	0019      	movs	r1, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	691b      	ldr	r3, [r3, #16]
 8000d5c:	00da      	lsls	r2, r3, #3
 8000d5e:	4b53      	ldr	r3, [pc, #332]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d60:	430a      	orrs	r2, r1
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	e018      	b.n	8000d98 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d66:	4b51      	ldr	r3, [pc, #324]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	4b50      	ldr	r3, [pc, #320]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d6c:	2101      	movs	r1, #1
 8000d6e:	438a      	bics	r2, r1
 8000d70:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d72:	f7ff fcb7 	bl	80006e4 <HAL_GetTick>
 8000d76:	0003      	movs	r3, r0
 8000d78:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d7c:	f7ff fcb2 	bl	80006e4 <HAL_GetTick>
 8000d80:	0002      	movs	r2, r0
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e272      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d8e:	4b47      	ldr	r3, [pc, #284]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2202      	movs	r2, #2
 8000d94:	4013      	ands	r3, r2
 8000d96:	d1f1      	bne.n	8000d7c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2208      	movs	r2, #8
 8000d9e:	4013      	ands	r3, r2
 8000da0:	d036      	beq.n	8000e10 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	69db      	ldr	r3, [r3, #28]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d019      	beq.n	8000dde <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000daa:	4b40      	ldr	r3, [pc, #256]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000dac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dae:	4b3f      	ldr	r3, [pc, #252]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000db0:	2101      	movs	r1, #1
 8000db2:	430a      	orrs	r2, r1
 8000db4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000db6:	f7ff fc95 	bl	80006e4 <HAL_GetTick>
 8000dba:	0003      	movs	r3, r0
 8000dbc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dbe:	e008      	b.n	8000dd2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dc0:	f7ff fc90 	bl	80006e4 <HAL_GetTick>
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d901      	bls.n	8000dd2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e250      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dd2:	4b36      	ldr	r3, [pc, #216]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	4013      	ands	r3, r2
 8000dda:	d0f1      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x24c>
 8000ddc:	e018      	b.n	8000e10 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dde:	4b33      	ldr	r3, [pc, #204]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000de2:	4b32      	ldr	r3, [pc, #200]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000de4:	2101      	movs	r1, #1
 8000de6:	438a      	bics	r2, r1
 8000de8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dea:	f7ff fc7b 	bl	80006e4 <HAL_GetTick>
 8000dee:	0003      	movs	r3, r0
 8000df0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000df2:	e008      	b.n	8000e06 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000df4:	f7ff fc76 	bl	80006e4 <HAL_GetTick>
 8000df8:	0002      	movs	r2, r0
 8000dfa:	69bb      	ldr	r3, [r7, #24]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d901      	bls.n	8000e06 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e236      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e06:	4b29      	ldr	r3, [pc, #164]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0a:	2202      	movs	r2, #2
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	d1f1      	bne.n	8000df4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2204      	movs	r2, #4
 8000e16:	4013      	ands	r3, r2
 8000e18:	d100      	bne.n	8000e1c <HAL_RCC_OscConfig+0x2a8>
 8000e1a:	e0b5      	b.n	8000f88 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e1c:	231f      	movs	r3, #31
 8000e1e:	18fb      	adds	r3, r7, r3
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e24:	4b21      	ldr	r3, [pc, #132]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000e26:	69da      	ldr	r2, [r3, #28]
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	055b      	lsls	r3, r3, #21
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d111      	bne.n	8000e54 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e30:	4b1e      	ldr	r3, [pc, #120]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000e32:	69da      	ldr	r2, [r3, #28]
 8000e34:	4b1d      	ldr	r3, [pc, #116]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000e36:	2180      	movs	r1, #128	; 0x80
 8000e38:	0549      	lsls	r1, r1, #21
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	61da      	str	r2, [r3, #28]
 8000e3e:	4b1b      	ldr	r3, [pc, #108]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000e40:	69da      	ldr	r2, [r3, #28]
 8000e42:	2380      	movs	r3, #128	; 0x80
 8000e44:	055b      	lsls	r3, r3, #21
 8000e46:	4013      	ands	r3, r2
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e4c:	231f      	movs	r3, #31
 8000e4e:	18fb      	adds	r3, r7, r3
 8000e50:	2201      	movs	r2, #1
 8000e52:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e54:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <HAL_RCC_OscConfig+0x344>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	2380      	movs	r3, #128	; 0x80
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	d11a      	bne.n	8000e96 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e60:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <HAL_RCC_OscConfig+0x344>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <HAL_RCC_OscConfig+0x344>)
 8000e66:	2180      	movs	r1, #128	; 0x80
 8000e68:	0049      	lsls	r1, r1, #1
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e6e:	f7ff fc39 	bl	80006e4 <HAL_GetTick>
 8000e72:	0003      	movs	r3, r0
 8000e74:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e76:	e008      	b.n	8000e8a <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e78:	f7ff fc34 	bl	80006e4 <HAL_GetTick>
 8000e7c:	0002      	movs	r2, r0
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	2b64      	cmp	r3, #100	; 0x64
 8000e84:	d901      	bls.n	8000e8a <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e1f4      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e8a:	4b0b      	ldr	r3, [pc, #44]	; (8000eb8 <HAL_RCC_OscConfig+0x344>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	2380      	movs	r3, #128	; 0x80
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	4013      	ands	r3, r2
 8000e94:	d0f0      	beq.n	8000e78 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d10e      	bne.n	8000ebc <HAL_RCC_OscConfig+0x348>
 8000e9e:	4b03      	ldr	r3, [pc, #12]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000ea0:	6a1a      	ldr	r2, [r3, #32]
 8000ea2:	4b02      	ldr	r3, [pc, #8]	; (8000eac <HAL_RCC_OscConfig+0x338>)
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	430a      	orrs	r2, r1
 8000ea8:	621a      	str	r2, [r3, #32]
 8000eaa:	e035      	b.n	8000f18 <HAL_RCC_OscConfig+0x3a4>
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	fffeffff 	.word	0xfffeffff
 8000eb4:	fffbffff 	.word	0xfffbffff
 8000eb8:	40007000 	.word	0x40007000
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d10c      	bne.n	8000ede <HAL_RCC_OscConfig+0x36a>
 8000ec4:	4bca      	ldr	r3, [pc, #808]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ec6:	6a1a      	ldr	r2, [r3, #32]
 8000ec8:	4bc9      	ldr	r3, [pc, #804]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000eca:	2101      	movs	r1, #1
 8000ecc:	438a      	bics	r2, r1
 8000ece:	621a      	str	r2, [r3, #32]
 8000ed0:	4bc7      	ldr	r3, [pc, #796]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ed2:	6a1a      	ldr	r2, [r3, #32]
 8000ed4:	4bc6      	ldr	r3, [pc, #792]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ed6:	2104      	movs	r1, #4
 8000ed8:	438a      	bics	r2, r1
 8000eda:	621a      	str	r2, [r3, #32]
 8000edc:	e01c      	b.n	8000f18 <HAL_RCC_OscConfig+0x3a4>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	2b05      	cmp	r3, #5
 8000ee4:	d10c      	bne.n	8000f00 <HAL_RCC_OscConfig+0x38c>
 8000ee6:	4bc2      	ldr	r3, [pc, #776]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ee8:	6a1a      	ldr	r2, [r3, #32]
 8000eea:	4bc1      	ldr	r3, [pc, #772]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000eec:	2104      	movs	r1, #4
 8000eee:	430a      	orrs	r2, r1
 8000ef0:	621a      	str	r2, [r3, #32]
 8000ef2:	4bbf      	ldr	r3, [pc, #764]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ef4:	6a1a      	ldr	r2, [r3, #32]
 8000ef6:	4bbe      	ldr	r3, [pc, #760]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ef8:	2101      	movs	r1, #1
 8000efa:	430a      	orrs	r2, r1
 8000efc:	621a      	str	r2, [r3, #32]
 8000efe:	e00b      	b.n	8000f18 <HAL_RCC_OscConfig+0x3a4>
 8000f00:	4bbb      	ldr	r3, [pc, #748]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f02:	6a1a      	ldr	r2, [r3, #32]
 8000f04:	4bba      	ldr	r3, [pc, #744]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f06:	2101      	movs	r1, #1
 8000f08:	438a      	bics	r2, r1
 8000f0a:	621a      	str	r2, [r3, #32]
 8000f0c:	4bb8      	ldr	r3, [pc, #736]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f0e:	6a1a      	ldr	r2, [r3, #32]
 8000f10:	4bb7      	ldr	r3, [pc, #732]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f12:	2104      	movs	r1, #4
 8000f14:	438a      	bics	r2, r1
 8000f16:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d014      	beq.n	8000f4a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f20:	f7ff fbe0 	bl	80006e4 <HAL_GetTick>
 8000f24:	0003      	movs	r3, r0
 8000f26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f28:	e009      	b.n	8000f3e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f2a:	f7ff fbdb 	bl	80006e4 <HAL_GetTick>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	4aaf      	ldr	r2, [pc, #700]	; (80011f4 <HAL_RCC_OscConfig+0x680>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e19a      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f3e:	4bac      	ldr	r3, [pc, #688]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f40:	6a1b      	ldr	r3, [r3, #32]
 8000f42:	2202      	movs	r2, #2
 8000f44:	4013      	ands	r3, r2
 8000f46:	d0f0      	beq.n	8000f2a <HAL_RCC_OscConfig+0x3b6>
 8000f48:	e013      	b.n	8000f72 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f4a:	f7ff fbcb 	bl	80006e4 <HAL_GetTick>
 8000f4e:	0003      	movs	r3, r0
 8000f50:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f52:	e009      	b.n	8000f68 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f54:	f7ff fbc6 	bl	80006e4 <HAL_GetTick>
 8000f58:	0002      	movs	r2, r0
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	4aa5      	ldr	r2, [pc, #660]	; (80011f4 <HAL_RCC_OscConfig+0x680>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e185      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f68:	4ba1      	ldr	r3, [pc, #644]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4013      	ands	r3, r2
 8000f70:	d1f0      	bne.n	8000f54 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f72:	231f      	movs	r3, #31
 8000f74:	18fb      	adds	r3, r7, r3
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d105      	bne.n	8000f88 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f7c:	4b9c      	ldr	r3, [pc, #624]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f7e:	69da      	ldr	r2, [r3, #28]
 8000f80:	4b9b      	ldr	r3, [pc, #620]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f82:	499d      	ldr	r1, [pc, #628]	; (80011f8 <HAL_RCC_OscConfig+0x684>)
 8000f84:	400a      	ands	r2, r1
 8000f86:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2210      	movs	r2, #16
 8000f8e:	4013      	ands	r3, r2
 8000f90:	d063      	beq.n	800105a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d12a      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f9a:	4b95      	ldr	r3, [pc, #596]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f9e:	4b94      	ldr	r3, [pc, #592]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000fa0:	2104      	movs	r1, #4
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000fa6:	4b92      	ldr	r3, [pc, #584]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000faa:	4b91      	ldr	r3, [pc, #580]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000fac:	2101      	movs	r1, #1
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fb2:	f7ff fb97 	bl	80006e4 <HAL_GetTick>
 8000fb6:	0003      	movs	r3, r0
 8000fb8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000fba:	e008      	b.n	8000fce <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000fbc:	f7ff fb92 	bl	80006e4 <HAL_GetTick>
 8000fc0:	0002      	movs	r2, r0
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d901      	bls.n	8000fce <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	e152      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000fce:	4b88      	ldr	r3, [pc, #544]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d0f1      	beq.n	8000fbc <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000fd8:	4b85      	ldr	r3, [pc, #532]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fdc:	22f8      	movs	r2, #248	; 0xf8
 8000fde:	4393      	bics	r3, r2
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	00da      	lsls	r2, r3, #3
 8000fe8:	4b81      	ldr	r3, [pc, #516]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000fea:	430a      	orrs	r2, r1
 8000fec:	635a      	str	r2, [r3, #52]	; 0x34
 8000fee:	e034      	b.n	800105a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	3305      	adds	r3, #5
 8000ff6:	d111      	bne.n	800101c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000ff8:	4b7d      	ldr	r3, [pc, #500]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ffa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ffc:	4b7c      	ldr	r3, [pc, #496]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8000ffe:	2104      	movs	r1, #4
 8001000:	438a      	bics	r2, r1
 8001002:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001004:	4b7a      	ldr	r3, [pc, #488]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001008:	22f8      	movs	r2, #248	; 0xf8
 800100a:	4393      	bics	r3, r2
 800100c:	0019      	movs	r1, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	00da      	lsls	r2, r3, #3
 8001014:	4b76      	ldr	r3, [pc, #472]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001016:	430a      	orrs	r2, r1
 8001018:	635a      	str	r2, [r3, #52]	; 0x34
 800101a:	e01e      	b.n	800105a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800101c:	4b74      	ldr	r3, [pc, #464]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 800101e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001020:	4b73      	ldr	r3, [pc, #460]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001022:	2104      	movs	r1, #4
 8001024:	430a      	orrs	r2, r1
 8001026:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001028:	4b71      	ldr	r3, [pc, #452]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 800102a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800102c:	4b70      	ldr	r3, [pc, #448]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 800102e:	2101      	movs	r1, #1
 8001030:	438a      	bics	r2, r1
 8001032:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001034:	f7ff fb56 	bl	80006e4 <HAL_GetTick>
 8001038:	0003      	movs	r3, r0
 800103a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800103c:	e008      	b.n	8001050 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800103e:	f7ff fb51 	bl	80006e4 <HAL_GetTick>
 8001042:	0002      	movs	r2, r0
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	2b02      	cmp	r3, #2
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e111      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001050:	4b67      	ldr	r3, [pc, #412]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001054:	2202      	movs	r2, #2
 8001056:	4013      	ands	r3, r2
 8001058:	d1f1      	bne.n	800103e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2220      	movs	r2, #32
 8001060:	4013      	ands	r3, r2
 8001062:	d05c      	beq.n	800111e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001064:	4b62      	ldr	r3, [pc, #392]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	220c      	movs	r2, #12
 800106a:	4013      	ands	r3, r2
 800106c:	2b0c      	cmp	r3, #12
 800106e:	d00e      	beq.n	800108e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001070:	4b5f      	ldr	r3, [pc, #380]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	220c      	movs	r2, #12
 8001076:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001078:	2b08      	cmp	r3, #8
 800107a:	d114      	bne.n	80010a6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800107c:	4b5c      	ldr	r3, [pc, #368]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	23c0      	movs	r3, #192	; 0xc0
 8001082:	025b      	lsls	r3, r3, #9
 8001084:	401a      	ands	r2, r3
 8001086:	23c0      	movs	r3, #192	; 0xc0
 8001088:	025b      	lsls	r3, r3, #9
 800108a:	429a      	cmp	r2, r3
 800108c:	d10b      	bne.n	80010a6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800108e:	4b58      	ldr	r3, [pc, #352]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001090:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001092:	2380      	movs	r3, #128	; 0x80
 8001094:	025b      	lsls	r3, r3, #9
 8001096:	4013      	ands	r3, r2
 8001098:	d040      	beq.n	800111c <HAL_RCC_OscConfig+0x5a8>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6a1b      	ldr	r3, [r3, #32]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d03c      	beq.n	800111c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e0e6      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6a1b      	ldr	r3, [r3, #32]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d01b      	beq.n	80010e6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80010ae:	4b50      	ldr	r3, [pc, #320]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80010b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010b2:	4b4f      	ldr	r3, [pc, #316]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80010b4:	2180      	movs	r1, #128	; 0x80
 80010b6:	0249      	lsls	r1, r1, #9
 80010b8:	430a      	orrs	r2, r1
 80010ba:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010bc:	f7ff fb12 	bl	80006e4 <HAL_GetTick>
 80010c0:	0003      	movs	r3, r0
 80010c2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80010c4:	e008      	b.n	80010d8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010c6:	f7ff fb0d 	bl	80006e4 <HAL_GetTick>
 80010ca:	0002      	movs	r2, r0
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e0cd      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80010d8:	4b45      	ldr	r3, [pc, #276]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80010da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010dc:	2380      	movs	r3, #128	; 0x80
 80010de:	025b      	lsls	r3, r3, #9
 80010e0:	4013      	ands	r3, r2
 80010e2:	d0f0      	beq.n	80010c6 <HAL_RCC_OscConfig+0x552>
 80010e4:	e01b      	b.n	800111e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80010e6:	4b42      	ldr	r3, [pc, #264]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80010e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010ea:	4b41      	ldr	r3, [pc, #260]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80010ec:	4943      	ldr	r1, [pc, #268]	; (80011fc <HAL_RCC_OscConfig+0x688>)
 80010ee:	400a      	ands	r2, r1
 80010f0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f2:	f7ff faf7 	bl	80006e4 <HAL_GetTick>
 80010f6:	0003      	movs	r3, r0
 80010f8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010fc:	f7ff faf2 	bl	80006e4 <HAL_GetTick>
 8001100:	0002      	movs	r2, r0
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e0b2      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800110e:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001110:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001112:	2380      	movs	r3, #128	; 0x80
 8001114:	025b      	lsls	r3, r3, #9
 8001116:	4013      	ands	r3, r2
 8001118:	d1f0      	bne.n	80010fc <HAL_RCC_OscConfig+0x588>
 800111a:	e000      	b.n	800111e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800111c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001122:	2b00      	cmp	r3, #0
 8001124:	d100      	bne.n	8001128 <HAL_RCC_OscConfig+0x5b4>
 8001126:	e0a4      	b.n	8001272 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001128:	4b31      	ldr	r3, [pc, #196]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	220c      	movs	r2, #12
 800112e:	4013      	ands	r3, r2
 8001130:	2b08      	cmp	r3, #8
 8001132:	d100      	bne.n	8001136 <HAL_RCC_OscConfig+0x5c2>
 8001134:	e078      	b.n	8001228 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113a:	2b02      	cmp	r3, #2
 800113c:	d14c      	bne.n	80011d8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800113e:	4b2c      	ldr	r3, [pc, #176]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	4b2b      	ldr	r3, [pc, #172]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001144:	492e      	ldr	r1, [pc, #184]	; (8001200 <HAL_RCC_OscConfig+0x68c>)
 8001146:	400a      	ands	r2, r1
 8001148:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114a:	f7ff facb 	bl	80006e4 <HAL_GetTick>
 800114e:	0003      	movs	r3, r0
 8001150:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001154:	f7ff fac6 	bl	80006e4 <HAL_GetTick>
 8001158:	0002      	movs	r2, r0
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e086      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001166:	4b22      	ldr	r3, [pc, #136]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	049b      	lsls	r3, r3, #18
 800116e:	4013      	ands	r3, r2
 8001170:	d1f0      	bne.n	8001154 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001172:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001176:	220f      	movs	r2, #15
 8001178:	4393      	bics	r3, r2
 800117a:	0019      	movs	r1, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001182:	430a      	orrs	r2, r1
 8001184:	62da      	str	r2, [r3, #44]	; 0x2c
 8001186:	4b1a      	ldr	r3, [pc, #104]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <HAL_RCC_OscConfig+0x690>)
 800118c:	4013      	ands	r3, r2
 800118e:	0019      	movs	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001198:	431a      	orrs	r2, r3
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 800119c:	430a      	orrs	r2, r1
 800119e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011a0:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80011a6:	2180      	movs	r1, #128	; 0x80
 80011a8:	0449      	lsls	r1, r1, #17
 80011aa:	430a      	orrs	r2, r1
 80011ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ae:	f7ff fa99 	bl	80006e4 <HAL_GetTick>
 80011b2:	0003      	movs	r3, r0
 80011b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011b8:	f7ff fa94 	bl	80006e4 <HAL_GetTick>
 80011bc:	0002      	movs	r2, r0
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e054      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	2380      	movs	r3, #128	; 0x80
 80011d0:	049b      	lsls	r3, r3, #18
 80011d2:	4013      	ands	r3, r2
 80011d4:	d0f0      	beq.n	80011b8 <HAL_RCC_OscConfig+0x644>
 80011d6:	e04c      	b.n	8001272 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d8:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <HAL_RCC_OscConfig+0x67c>)
 80011de:	4908      	ldr	r1, [pc, #32]	; (8001200 <HAL_RCC_OscConfig+0x68c>)
 80011e0:	400a      	ands	r2, r1
 80011e2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e4:	f7ff fa7e 	bl	80006e4 <HAL_GetTick>
 80011e8:	0003      	movs	r3, r0
 80011ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ec:	e015      	b.n	800121a <HAL_RCC_OscConfig+0x6a6>
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	40021000 	.word	0x40021000
 80011f4:	00001388 	.word	0x00001388
 80011f8:	efffffff 	.word	0xefffffff
 80011fc:	fffeffff 	.word	0xfffeffff
 8001200:	feffffff 	.word	0xfeffffff
 8001204:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001208:	f7ff fa6c 	bl	80006e4 <HAL_GetTick>
 800120c:	0002      	movs	r2, r0
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d901      	bls.n	800121a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e02c      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800121a:	4b18      	ldr	r3, [pc, #96]	; (800127c <HAL_RCC_OscConfig+0x708>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	2380      	movs	r3, #128	; 0x80
 8001220:	049b      	lsls	r3, r3, #18
 8001222:	4013      	ands	r3, r2
 8001224:	d1f0      	bne.n	8001208 <HAL_RCC_OscConfig+0x694>
 8001226:	e024      	b.n	8001272 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122c:	2b01      	cmp	r3, #1
 800122e:	d101      	bne.n	8001234 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e01f      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <HAL_RCC_OscConfig+0x708>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800123a:	4b10      	ldr	r3, [pc, #64]	; (800127c <HAL_RCC_OscConfig+0x708>)
 800123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001240:	697a      	ldr	r2, [r7, #20]
 8001242:	23c0      	movs	r3, #192	; 0xc0
 8001244:	025b      	lsls	r3, r3, #9
 8001246:	401a      	ands	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800124c:	429a      	cmp	r2, r3
 800124e:	d10e      	bne.n	800126e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	220f      	movs	r2, #15
 8001254:	401a      	ands	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800125a:	429a      	cmp	r2, r3
 800125c:	d107      	bne.n	800126e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800125e:	697a      	ldr	r2, [r7, #20]
 8001260:	23f0      	movs	r3, #240	; 0xf0
 8001262:	039b      	lsls	r3, r3, #14
 8001264:	401a      	ands	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800126a:	429a      	cmp	r2, r3
 800126c:	d001      	beq.n	8001272 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e000      	b.n	8001274 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001272:	2300      	movs	r3, #0
}
 8001274:	0018      	movs	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	b008      	add	sp, #32
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40021000 	.word	0x40021000

08001280 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d101      	bne.n	8001294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e0bf      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001294:	4b61      	ldr	r3, [pc, #388]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2201      	movs	r2, #1
 800129a:	4013      	ands	r3, r2
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d911      	bls.n	80012c6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012a2:	4b5e      	ldr	r3, [pc, #376]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2201      	movs	r2, #1
 80012a8:	4393      	bics	r3, r2
 80012aa:	0019      	movs	r1, r3
 80012ac:	4b5b      	ldr	r3, [pc, #364]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 80012ae:	683a      	ldr	r2, [r7, #0]
 80012b0:	430a      	orrs	r2, r1
 80012b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012b4:	4b59      	ldr	r3, [pc, #356]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2201      	movs	r2, #1
 80012ba:	4013      	ands	r3, r2
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d001      	beq.n	80012c6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e0a6      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2202      	movs	r2, #2
 80012cc:	4013      	ands	r3, r2
 80012ce:	d015      	beq.n	80012fc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2204      	movs	r2, #4
 80012d6:	4013      	ands	r3, r2
 80012d8:	d006      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012da:	4b51      	ldr	r3, [pc, #324]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	4b50      	ldr	r3, [pc, #320]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 80012e0:	21e0      	movs	r1, #224	; 0xe0
 80012e2:	00c9      	lsls	r1, r1, #3
 80012e4:	430a      	orrs	r2, r1
 80012e6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012e8:	4b4d      	ldr	r3, [pc, #308]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	22f0      	movs	r2, #240	; 0xf0
 80012ee:	4393      	bics	r3, r2
 80012f0:	0019      	movs	r1, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	4b4a      	ldr	r3, [pc, #296]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 80012f8:	430a      	orrs	r2, r1
 80012fa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2201      	movs	r2, #1
 8001302:	4013      	ands	r3, r2
 8001304:	d04c      	beq.n	80013a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d107      	bne.n	800131e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800130e:	4b44      	ldr	r3, [pc, #272]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	2380      	movs	r3, #128	; 0x80
 8001314:	029b      	lsls	r3, r3, #10
 8001316:	4013      	ands	r3, r2
 8001318:	d120      	bne.n	800135c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e07a      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	2b02      	cmp	r3, #2
 8001324:	d107      	bne.n	8001336 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001326:	4b3e      	ldr	r3, [pc, #248]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	2380      	movs	r3, #128	; 0x80
 800132c:	049b      	lsls	r3, r3, #18
 800132e:	4013      	ands	r3, r2
 8001330:	d114      	bne.n	800135c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e06e      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b03      	cmp	r3, #3
 800133c:	d107      	bne.n	800134e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800133e:	4b38      	ldr	r3, [pc, #224]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 8001340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001342:	2380      	movs	r3, #128	; 0x80
 8001344:	025b      	lsls	r3, r3, #9
 8001346:	4013      	ands	r3, r2
 8001348:	d108      	bne.n	800135c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e062      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800134e:	4b34      	ldr	r3, [pc, #208]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2202      	movs	r2, #2
 8001354:	4013      	ands	r3, r2
 8001356:	d101      	bne.n	800135c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e05b      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800135c:	4b30      	ldr	r3, [pc, #192]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2203      	movs	r2, #3
 8001362:	4393      	bics	r3, r2
 8001364:	0019      	movs	r1, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 800136c:	430a      	orrs	r2, r1
 800136e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001370:	f7ff f9b8 	bl	80006e4 <HAL_GetTick>
 8001374:	0003      	movs	r3, r0
 8001376:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001378:	e009      	b.n	800138e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800137a:	f7ff f9b3 	bl	80006e4 <HAL_GetTick>
 800137e:	0002      	movs	r2, r0
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	4a27      	ldr	r2, [pc, #156]	; (8001424 <HAL_RCC_ClockConfig+0x1a4>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d901      	bls.n	800138e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e042      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800138e:	4b24      	ldr	r3, [pc, #144]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	220c      	movs	r2, #12
 8001394:	401a      	ands	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	429a      	cmp	r2, r3
 800139e:	d1ec      	bne.n	800137a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013a0:	4b1e      	ldr	r3, [pc, #120]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2201      	movs	r2, #1
 80013a6:	4013      	ands	r3, r2
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d211      	bcs.n	80013d2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ae:	4b1b      	ldr	r3, [pc, #108]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2201      	movs	r2, #1
 80013b4:	4393      	bics	r3, r2
 80013b6:	0019      	movs	r1, r3
 80013b8:	4b18      	ldr	r3, [pc, #96]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 80013ba:	683a      	ldr	r2, [r7, #0]
 80013bc:	430a      	orrs	r2, r1
 80013be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c0:	4b16      	ldr	r3, [pc, #88]	; (800141c <HAL_RCC_ClockConfig+0x19c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2201      	movs	r2, #1
 80013c6:	4013      	ands	r3, r2
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d001      	beq.n	80013d2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e020      	b.n	8001414 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2204      	movs	r2, #4
 80013d8:	4013      	ands	r3, r2
 80013da:	d009      	beq.n	80013f0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013dc:	4b10      	ldr	r3, [pc, #64]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	4a11      	ldr	r2, [pc, #68]	; (8001428 <HAL_RCC_ClockConfig+0x1a8>)
 80013e2:	4013      	ands	r3, r2
 80013e4:	0019      	movs	r1, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68da      	ldr	r2, [r3, #12]
 80013ea:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 80013ec:	430a      	orrs	r2, r1
 80013ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013f0:	f000 f820 	bl	8001434 <HAL_RCC_GetSysClockFreq>
 80013f4:	0001      	movs	r1, r0
 80013f6:	4b0a      	ldr	r3, [pc, #40]	; (8001420 <HAL_RCC_ClockConfig+0x1a0>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	091b      	lsrs	r3, r3, #4
 80013fc:	220f      	movs	r2, #15
 80013fe:	4013      	ands	r3, r2
 8001400:	4a0a      	ldr	r2, [pc, #40]	; (800142c <HAL_RCC_ClockConfig+0x1ac>)
 8001402:	5cd3      	ldrb	r3, [r2, r3]
 8001404:	000a      	movs	r2, r1
 8001406:	40da      	lsrs	r2, r3
 8001408:	4b09      	ldr	r3, [pc, #36]	; (8001430 <HAL_RCC_ClockConfig+0x1b0>)
 800140a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800140c:	2000      	movs	r0, #0
 800140e:	f7ff f923 	bl	8000658 <HAL_InitTick>
  
  return HAL_OK;
 8001412:	2300      	movs	r3, #0
}
 8001414:	0018      	movs	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	b004      	add	sp, #16
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40022000 	.word	0x40022000
 8001420:	40021000 	.word	0x40021000
 8001424:	00001388 	.word	0x00001388
 8001428:	fffff8ff 	.word	0xfffff8ff
 800142c:	08002624 	.word	0x08002624
 8001430:	20000000 	.word	0x20000000

08001434 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b08f      	sub	sp, #60	; 0x3c
 8001438:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800143a:	2314      	movs	r3, #20
 800143c:	18fb      	adds	r3, r7, r3
 800143e:	4a37      	ldr	r2, [pc, #220]	; (800151c <HAL_RCC_GetSysClockFreq+0xe8>)
 8001440:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001442:	c313      	stmia	r3!, {r0, r1, r4}
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	4a35      	ldr	r2, [pc, #212]	; (8001520 <HAL_RCC_GetSysClockFreq+0xec>)
 800144c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800144e:	c313      	stmia	r3!, {r0, r1, r4}
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001454:	2300      	movs	r3, #0
 8001456:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001458:	2300      	movs	r3, #0
 800145a:	62bb      	str	r3, [r7, #40]	; 0x28
 800145c:	2300      	movs	r3, #0
 800145e:	637b      	str	r3, [r7, #52]	; 0x34
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001464:	2300      	movs	r3, #0
 8001466:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001468:	4b2e      	ldr	r3, [pc, #184]	; (8001524 <HAL_RCC_GetSysClockFreq+0xf0>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800146e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001470:	220c      	movs	r2, #12
 8001472:	4013      	ands	r3, r2
 8001474:	2b08      	cmp	r3, #8
 8001476:	d006      	beq.n	8001486 <HAL_RCC_GetSysClockFreq+0x52>
 8001478:	2b0c      	cmp	r3, #12
 800147a:	d043      	beq.n	8001504 <HAL_RCC_GetSysClockFreq+0xd0>
 800147c:	2b04      	cmp	r3, #4
 800147e:	d144      	bne.n	800150a <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001480:	4b29      	ldr	r3, [pc, #164]	; (8001528 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001482:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001484:	e044      	b.n	8001510 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001488:	0c9b      	lsrs	r3, r3, #18
 800148a:	220f      	movs	r2, #15
 800148c:	4013      	ands	r3, r2
 800148e:	2214      	movs	r2, #20
 8001490:	18ba      	adds	r2, r7, r2
 8001492:	5cd3      	ldrb	r3, [r2, r3]
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001496:	4b23      	ldr	r3, [pc, #140]	; (8001524 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149a:	220f      	movs	r2, #15
 800149c:	4013      	ands	r3, r2
 800149e:	1d3a      	adds	r2, r7, #4
 80014a0:	5cd3      	ldrb	r3, [r2, r3]
 80014a2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80014a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014a6:	23c0      	movs	r3, #192	; 0xc0
 80014a8:	025b      	lsls	r3, r3, #9
 80014aa:	401a      	ands	r2, r3
 80014ac:	2380      	movs	r3, #128	; 0x80
 80014ae:	025b      	lsls	r3, r3, #9
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d109      	bne.n	80014c8 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014b6:	481c      	ldr	r0, [pc, #112]	; (8001528 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014b8:	f7fe fe2e 	bl	8000118 <__udivsi3>
 80014bc:	0003      	movs	r3, r0
 80014be:	001a      	movs	r2, r3
 80014c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c2:	4353      	muls	r3, r2
 80014c4:	637b      	str	r3, [r7, #52]	; 0x34
 80014c6:	e01a      	b.n	80014fe <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80014c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014ca:	23c0      	movs	r3, #192	; 0xc0
 80014cc:	025b      	lsls	r3, r3, #9
 80014ce:	401a      	ands	r2, r3
 80014d0:	23c0      	movs	r3, #192	; 0xc0
 80014d2:	025b      	lsls	r3, r3, #9
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d109      	bne.n	80014ec <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014da:	4814      	ldr	r0, [pc, #80]	; (800152c <HAL_RCC_GetSysClockFreq+0xf8>)
 80014dc:	f7fe fe1c 	bl	8000118 <__udivsi3>
 80014e0:	0003      	movs	r3, r0
 80014e2:	001a      	movs	r2, r3
 80014e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e6:	4353      	muls	r3, r2
 80014e8:	637b      	str	r3, [r7, #52]	; 0x34
 80014ea:	e008      	b.n	80014fe <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014ee:	480e      	ldr	r0, [pc, #56]	; (8001528 <HAL_RCC_GetSysClockFreq+0xf4>)
 80014f0:	f7fe fe12 	bl	8000118 <__udivsi3>
 80014f4:	0003      	movs	r3, r0
 80014f6:	001a      	movs	r2, r3
 80014f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fa:	4353      	muls	r3, r2
 80014fc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80014fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001500:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001502:	e005      	b.n	8001510 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001504:	4b09      	ldr	r3, [pc, #36]	; (800152c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001506:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001508:	e002      	b.n	8001510 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800150a:	4b07      	ldr	r3, [pc, #28]	; (8001528 <HAL_RCC_GetSysClockFreq+0xf4>)
 800150c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800150e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b00f      	add	sp, #60	; 0x3c
 8001518:	bd90      	pop	{r4, r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	08002604 	.word	0x08002604
 8001520:	08002614 	.word	0x08002614
 8001524:	40021000 	.word	0x40021000
 8001528:	007a1200 	.word	0x007a1200
 800152c:	02dc6c00 	.word	0x02dc6c00

08001530 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001534:	4b02      	ldr	r3, [pc, #8]	; (8001540 <HAL_RCC_GetHCLKFreq+0x10>)
 8001536:	681b      	ldr	r3, [r3, #0]
}
 8001538:	0018      	movs	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	46c0      	nop			; (mov r8, r8)
 8001540:	20000000 	.word	0x20000000

08001544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001548:	f7ff fff2 	bl	8001530 <HAL_RCC_GetHCLKFreq>
 800154c:	0001      	movs	r1, r0
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	2207      	movs	r2, #7
 8001556:	4013      	ands	r3, r2
 8001558:	4a04      	ldr	r2, [pc, #16]	; (800156c <HAL_RCC_GetPCLK1Freq+0x28>)
 800155a:	5cd3      	ldrb	r3, [r2, r3]
 800155c:	40d9      	lsrs	r1, r3
 800155e:	000b      	movs	r3, r1
}    
 8001560:	0018      	movs	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	40021000 	.word	0x40021000
 800156c:	08002634 	.word	0x08002634

08001570 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d101      	bne.n	8001582 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e044      	b.n	800160c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001586:	2b00      	cmp	r3, #0
 8001588:	d107      	bne.n	800159a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2270      	movs	r2, #112	; 0x70
 800158e:	2100      	movs	r1, #0
 8001590:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	0018      	movs	r0, r3
 8001596:	f7fe ff65 	bl	8000464 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2224      	movs	r2, #36	; 0x24
 800159e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2101      	movs	r1, #1
 80015ac:	438a      	bics	r2, r1
 80015ae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	0018      	movs	r0, r3
 80015b4:	f000 f8d8 	bl	8001768 <UART_SetConfig>
 80015b8:	0003      	movs	r3, r0
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d101      	bne.n	80015c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e024      	b.n	800160c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	0018      	movs	r0, r3
 80015ce:	f000 fa51 	bl	8001a74 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	490d      	ldr	r1, [pc, #52]	; (8001614 <HAL_UART_Init+0xa4>)
 80015de:	400a      	ands	r2, r1
 80015e0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	689a      	ldr	r2, [r3, #8]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	212a      	movs	r1, #42	; 0x2a
 80015ee:	438a      	bics	r2, r1
 80015f0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2101      	movs	r1, #1
 80015fe:	430a      	orrs	r2, r1
 8001600:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	0018      	movs	r0, r3
 8001606:	f000 fae9 	bl	8001bdc <UART_CheckIdleState>
 800160a:	0003      	movs	r3, r0
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	b002      	add	sp, #8
 8001612:	bd80      	pop	{r7, pc}
 8001614:	ffffb7ff 	.word	0xffffb7ff

08001618 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af02      	add	r7, sp, #8
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	1dbb      	adds	r3, r7, #6
 8001626:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800162c:	2b20      	cmp	r3, #32
 800162e:	d000      	beq.n	8001632 <HAL_UART_Transmit+0x1a>
 8001630:	e095      	b.n	800175e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d003      	beq.n	8001640 <HAL_UART_Transmit+0x28>
 8001638:	1dbb      	adds	r3, r7, #6
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e08d      	b.n	8001760 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	689a      	ldr	r2, [r3, #8]
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	015b      	lsls	r3, r3, #5
 800164c:	429a      	cmp	r2, r3
 800164e:	d109      	bne.n	8001664 <HAL_UART_Transmit+0x4c>
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d105      	bne.n	8001664 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2201      	movs	r2, #1
 800165c:	4013      	ands	r3, r2
 800165e:	d001      	beq.n	8001664 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e07d      	b.n	8001760 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2270      	movs	r2, #112	; 0x70
 8001668:	5c9b      	ldrb	r3, [r3, r2]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d101      	bne.n	8001672 <HAL_UART_Transmit+0x5a>
 800166e:	2302      	movs	r3, #2
 8001670:	e076      	b.n	8001760 <HAL_UART_Transmit+0x148>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2270      	movs	r2, #112	; 0x70
 8001676:	2101      	movs	r1, #1
 8001678:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2200      	movs	r2, #0
 800167e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2221      	movs	r2, #33	; 0x21
 8001684:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001686:	f7ff f82d 	bl	80006e4 <HAL_GetTick>
 800168a:	0003      	movs	r3, r0
 800168c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	1dba      	adds	r2, r7, #6
 8001692:	2150      	movs	r1, #80	; 0x50
 8001694:	8812      	ldrh	r2, [r2, #0]
 8001696:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	1dba      	adds	r2, r7, #6
 800169c:	2152      	movs	r1, #82	; 0x52
 800169e:	8812      	ldrh	r2, [r2, #0]
 80016a0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	689a      	ldr	r2, [r3, #8]
 80016a6:	2380      	movs	r3, #128	; 0x80
 80016a8:	015b      	lsls	r3, r3, #5
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d108      	bne.n	80016c0 <HAL_UART_Transmit+0xa8>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	691b      	ldr	r3, [r3, #16]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d104      	bne.n	80016c0 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	61bb      	str	r3, [r7, #24]
 80016be:	e003      	b.n	80016c8 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80016c8:	e02d      	b.n	8001726 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	68f8      	ldr	r0, [r7, #12]
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	0013      	movs	r3, r2
 80016d4:	2200      	movs	r2, #0
 80016d6:	2180      	movs	r1, #128	; 0x80
 80016d8:	f000 fac6 	bl	8001c68 <UART_WaitOnFlagUntilTimeout>
 80016dc:	1e03      	subs	r3, r0, #0
 80016de:	d001      	beq.n	80016e4 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e03d      	b.n	8001760 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10b      	bne.n	8001702 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	881a      	ldrh	r2, [r3, #0]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	05d2      	lsls	r2, r2, #23
 80016f4:	0dd2      	lsrs	r2, r2, #23
 80016f6:	b292      	uxth	r2, r2
 80016f8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	3302      	adds	r3, #2
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	e008      	b.n	8001714 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	781a      	ldrb	r2, [r3, #0]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	b292      	uxth	r2, r2
 800170c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3301      	adds	r3, #1
 8001712:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2252      	movs	r2, #82	; 0x52
 8001718:	5a9b      	ldrh	r3, [r3, r2]
 800171a:	b29b      	uxth	r3, r3
 800171c:	3b01      	subs	r3, #1
 800171e:	b299      	uxth	r1, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2252      	movs	r2, #82	; 0x52
 8001724:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2252      	movs	r2, #82	; 0x52
 800172a:	5a9b      	ldrh	r3, [r3, r2]
 800172c:	b29b      	uxth	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1cb      	bne.n	80016ca <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	68f8      	ldr	r0, [r7, #12]
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	9300      	str	r3, [sp, #0]
 800173a:	0013      	movs	r3, r2
 800173c:	2200      	movs	r2, #0
 800173e:	2140      	movs	r1, #64	; 0x40
 8001740:	f000 fa92 	bl	8001c68 <UART_WaitOnFlagUntilTimeout>
 8001744:	1e03      	subs	r3, r0, #0
 8001746:	d001      	beq.n	800174c <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e009      	b.n	8001760 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2220      	movs	r2, #32
 8001750:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2270      	movs	r2, #112	; 0x70
 8001756:	2100      	movs	r1, #0
 8001758:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	e000      	b.n	8001760 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800175e:	2302      	movs	r3, #2
  }
}
 8001760:	0018      	movs	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	b008      	add	sp, #32
 8001766:	bd80      	pop	{r7, pc}

08001768 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001770:	2300      	movs	r3, #0
 8001772:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001774:	2317      	movs	r3, #23
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689a      	ldr	r2, [r3, #8]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	431a      	orrs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	69db      	ldr	r3, [r3, #28]
 8001790:	4313      	orrs	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4aad      	ldr	r2, [pc, #692]	; (8001a50 <UART_SetConfig+0x2e8>)
 800179c:	4013      	ands	r3, r2
 800179e:	0019      	movs	r1, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	430a      	orrs	r2, r1
 80017a8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	4aa8      	ldr	r2, [pc, #672]	; (8001a54 <UART_SetConfig+0x2ec>)
 80017b2:	4013      	ands	r3, r2
 80017b4:	0019      	movs	r1, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	430a      	orrs	r2, r1
 80017c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a1b      	ldr	r3, [r3, #32]
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	4a9f      	ldr	r2, [pc, #636]	; (8001a58 <UART_SetConfig+0x2f0>)
 80017da:	4013      	ands	r3, r2
 80017dc:	0019      	movs	r1, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a9b      	ldr	r2, [pc, #620]	; (8001a5c <UART_SetConfig+0x2f4>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d125      	bne.n	800183e <UART_SetConfig+0xd6>
 80017f2:	4b9b      	ldr	r3, [pc, #620]	; (8001a60 <UART_SetConfig+0x2f8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	2203      	movs	r2, #3
 80017f8:	4013      	ands	r3, r2
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d00f      	beq.n	800181e <UART_SetConfig+0xb6>
 80017fe:	d304      	bcc.n	800180a <UART_SetConfig+0xa2>
 8001800:	2b02      	cmp	r3, #2
 8001802:	d011      	beq.n	8001828 <UART_SetConfig+0xc0>
 8001804:	2b03      	cmp	r3, #3
 8001806:	d005      	beq.n	8001814 <UART_SetConfig+0xac>
 8001808:	e013      	b.n	8001832 <UART_SetConfig+0xca>
 800180a:	231f      	movs	r3, #31
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
 8001812:	e022      	b.n	800185a <UART_SetConfig+0xf2>
 8001814:	231f      	movs	r3, #31
 8001816:	18fb      	adds	r3, r7, r3
 8001818:	2202      	movs	r2, #2
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	e01d      	b.n	800185a <UART_SetConfig+0xf2>
 800181e:	231f      	movs	r3, #31
 8001820:	18fb      	adds	r3, r7, r3
 8001822:	2204      	movs	r2, #4
 8001824:	701a      	strb	r2, [r3, #0]
 8001826:	e018      	b.n	800185a <UART_SetConfig+0xf2>
 8001828:	231f      	movs	r3, #31
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	2208      	movs	r2, #8
 800182e:	701a      	strb	r2, [r3, #0]
 8001830:	e013      	b.n	800185a <UART_SetConfig+0xf2>
 8001832:	231f      	movs	r3, #31
 8001834:	18fb      	adds	r3, r7, r3
 8001836:	2210      	movs	r2, #16
 8001838:	701a      	strb	r2, [r3, #0]
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	e00d      	b.n	800185a <UART_SetConfig+0xf2>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a88      	ldr	r2, [pc, #544]	; (8001a64 <UART_SetConfig+0x2fc>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d104      	bne.n	8001852 <UART_SetConfig+0xea>
 8001848:	231f      	movs	r3, #31
 800184a:	18fb      	adds	r3, r7, r3
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
 8001850:	e003      	b.n	800185a <UART_SetConfig+0xf2>
 8001852:	231f      	movs	r3, #31
 8001854:	18fb      	adds	r3, r7, r3
 8001856:	2210      	movs	r2, #16
 8001858:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69da      	ldr	r2, [r3, #28]
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	021b      	lsls	r3, r3, #8
 8001862:	429a      	cmp	r2, r3
 8001864:	d000      	beq.n	8001868 <UART_SetConfig+0x100>
 8001866:	e07d      	b.n	8001964 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8001868:	231f      	movs	r3, #31
 800186a:	18fb      	adds	r3, r7, r3
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d01c      	beq.n	80018ac <UART_SetConfig+0x144>
 8001872:	dc02      	bgt.n	800187a <UART_SetConfig+0x112>
 8001874:	2b00      	cmp	r3, #0
 8001876:	d005      	beq.n	8001884 <UART_SetConfig+0x11c>
 8001878:	e04b      	b.n	8001912 <UART_SetConfig+0x1aa>
 800187a:	2b04      	cmp	r3, #4
 800187c:	d025      	beq.n	80018ca <UART_SetConfig+0x162>
 800187e:	2b08      	cmp	r3, #8
 8001880:	d037      	beq.n	80018f2 <UART_SetConfig+0x18a>
 8001882:	e046      	b.n	8001912 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001884:	f7ff fe5e 	bl	8001544 <HAL_RCC_GetPCLK1Freq>
 8001888:	0003      	movs	r3, r0
 800188a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	005a      	lsls	r2, r3, #1
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	085b      	lsrs	r3, r3, #1
 8001896:	18d2      	adds	r2, r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	0019      	movs	r1, r3
 800189e:	0010      	movs	r0, r2
 80018a0:	f7fe fc3a 	bl	8000118 <__udivsi3>
 80018a4:	0003      	movs	r3, r0
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	61bb      	str	r3, [r7, #24]
        break;
 80018aa:	e037      	b.n	800191c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	085b      	lsrs	r3, r3, #1
 80018b2:	4a6d      	ldr	r2, [pc, #436]	; (8001a68 <UART_SetConfig+0x300>)
 80018b4:	189a      	adds	r2, r3, r2
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	0019      	movs	r1, r3
 80018bc:	0010      	movs	r0, r2
 80018be:	f7fe fc2b 	bl	8000118 <__udivsi3>
 80018c2:	0003      	movs	r3, r0
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	61bb      	str	r3, [r7, #24]
        break;
 80018c8:	e028      	b.n	800191c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80018ca:	f7ff fdb3 	bl	8001434 <HAL_RCC_GetSysClockFreq>
 80018ce:	0003      	movs	r3, r0
 80018d0:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	005a      	lsls	r2, r3, #1
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	085b      	lsrs	r3, r3, #1
 80018dc:	18d2      	adds	r2, r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	0019      	movs	r1, r3
 80018e4:	0010      	movs	r0, r2
 80018e6:	f7fe fc17 	bl	8000118 <__udivsi3>
 80018ea:	0003      	movs	r3, r0
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	61bb      	str	r3, [r7, #24]
        break;
 80018f0:	e014      	b.n	800191c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	085b      	lsrs	r3, r3, #1
 80018f8:	2280      	movs	r2, #128	; 0x80
 80018fa:	0252      	lsls	r2, r2, #9
 80018fc:	189a      	adds	r2, r3, r2
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	0019      	movs	r1, r3
 8001904:	0010      	movs	r0, r2
 8001906:	f7fe fc07 	bl	8000118 <__udivsi3>
 800190a:	0003      	movs	r3, r0
 800190c:	b29b      	uxth	r3, r3
 800190e:	61bb      	str	r3, [r7, #24]
        break;
 8001910:	e004      	b.n	800191c <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8001912:	2317      	movs	r3, #23
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	2201      	movs	r2, #1
 8001918:	701a      	strb	r2, [r3, #0]
        break;
 800191a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	2b0f      	cmp	r3, #15
 8001920:	d91b      	bls.n	800195a <UART_SetConfig+0x1f2>
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	4a51      	ldr	r2, [pc, #324]	; (8001a6c <UART_SetConfig+0x304>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d817      	bhi.n	800195a <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	b29a      	uxth	r2, r3
 800192e:	200a      	movs	r0, #10
 8001930:	183b      	adds	r3, r7, r0
 8001932:	210f      	movs	r1, #15
 8001934:	438a      	bics	r2, r1
 8001936:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	085b      	lsrs	r3, r3, #1
 800193c:	b29b      	uxth	r3, r3
 800193e:	2207      	movs	r2, #7
 8001940:	4013      	ands	r3, r2
 8001942:	b299      	uxth	r1, r3
 8001944:	183b      	adds	r3, r7, r0
 8001946:	183a      	adds	r2, r7, r0
 8001948:	8812      	ldrh	r2, [r2, #0]
 800194a:	430a      	orrs	r2, r1
 800194c:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	183a      	adds	r2, r7, r0
 8001954:	8812      	ldrh	r2, [r2, #0]
 8001956:	60da      	str	r2, [r3, #12]
 8001958:	e06c      	b.n	8001a34 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800195a:	2317      	movs	r3, #23
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	2201      	movs	r2, #1
 8001960:	701a      	strb	r2, [r3, #0]
 8001962:	e067      	b.n	8001a34 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8001964:	231f      	movs	r3, #31
 8001966:	18fb      	adds	r3, r7, r3
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b02      	cmp	r3, #2
 800196c:	d01b      	beq.n	80019a6 <UART_SetConfig+0x23e>
 800196e:	dc02      	bgt.n	8001976 <UART_SetConfig+0x20e>
 8001970:	2b00      	cmp	r3, #0
 8001972:	d005      	beq.n	8001980 <UART_SetConfig+0x218>
 8001974:	e049      	b.n	8001a0a <UART_SetConfig+0x2a2>
 8001976:	2b04      	cmp	r3, #4
 8001978:	d024      	beq.n	80019c4 <UART_SetConfig+0x25c>
 800197a:	2b08      	cmp	r3, #8
 800197c:	d035      	beq.n	80019ea <UART_SetConfig+0x282>
 800197e:	e044      	b.n	8001a0a <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001980:	f7ff fde0 	bl	8001544 <HAL_RCC_GetPCLK1Freq>
 8001984:	0003      	movs	r3, r0
 8001986:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	085a      	lsrs	r2, r3, #1
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	18d2      	adds	r2, r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	0019      	movs	r1, r3
 8001998:	0010      	movs	r0, r2
 800199a:	f7fe fbbd 	bl	8000118 <__udivsi3>
 800199e:	0003      	movs	r3, r0
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	61bb      	str	r3, [r7, #24]
        break;
 80019a4:	e036      	b.n	8001a14 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	085b      	lsrs	r3, r3, #1
 80019ac:	4a30      	ldr	r2, [pc, #192]	; (8001a70 <UART_SetConfig+0x308>)
 80019ae:	189a      	adds	r2, r3, r2
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	0019      	movs	r1, r3
 80019b6:	0010      	movs	r0, r2
 80019b8:	f7fe fbae 	bl	8000118 <__udivsi3>
 80019bc:	0003      	movs	r3, r0
 80019be:	b29b      	uxth	r3, r3
 80019c0:	61bb      	str	r3, [r7, #24]
        break;
 80019c2:	e027      	b.n	8001a14 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80019c4:	f7ff fd36 	bl	8001434 <HAL_RCC_GetSysClockFreq>
 80019c8:	0003      	movs	r3, r0
 80019ca:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	085a      	lsrs	r2, r3, #1
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	18d2      	adds	r2, r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	0019      	movs	r1, r3
 80019dc:	0010      	movs	r0, r2
 80019de:	f7fe fb9b 	bl	8000118 <__udivsi3>
 80019e2:	0003      	movs	r3, r0
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	61bb      	str	r3, [r7, #24]
        break;
 80019e8:	e014      	b.n	8001a14 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	085b      	lsrs	r3, r3, #1
 80019f0:	2280      	movs	r2, #128	; 0x80
 80019f2:	0212      	lsls	r2, r2, #8
 80019f4:	189a      	adds	r2, r3, r2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	0019      	movs	r1, r3
 80019fc:	0010      	movs	r0, r2
 80019fe:	f7fe fb8b 	bl	8000118 <__udivsi3>
 8001a02:	0003      	movs	r3, r0
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	61bb      	str	r3, [r7, #24]
        break;
 8001a08:	e004      	b.n	8001a14 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8001a0a:	2317      	movs	r3, #23
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	2201      	movs	r2, #1
 8001a10:	701a      	strb	r2, [r3, #0]
        break;
 8001a12:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	2b0f      	cmp	r3, #15
 8001a18:	d908      	bls.n	8001a2c <UART_SetConfig+0x2c4>
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	4a13      	ldr	r2, [pc, #76]	; (8001a6c <UART_SetConfig+0x304>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d804      	bhi.n	8001a2c <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	e003      	b.n	8001a34 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8001a2c:	2317      	movs	r3, #23
 8001a2e:	18fb      	adds	r3, r7, r3
 8001a30:	2201      	movs	r2, #1
 8001a32:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8001a40:	2317      	movs	r3, #23
 8001a42:	18fb      	adds	r3, r7, r3
 8001a44:	781b      	ldrb	r3, [r3, #0]
}
 8001a46:	0018      	movs	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	b008      	add	sp, #32
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	46c0      	nop			; (mov r8, r8)
 8001a50:	efff69f3 	.word	0xefff69f3
 8001a54:	ffffcfff 	.word	0xffffcfff
 8001a58:	fffff4ff 	.word	0xfffff4ff
 8001a5c:	40013800 	.word	0x40013800
 8001a60:	40021000 	.word	0x40021000
 8001a64:	40004400 	.word	0x40004400
 8001a68:	00f42400 	.word	0x00f42400
 8001a6c:	0000ffff 	.word	0x0000ffff
 8001a70:	007a1200 	.word	0x007a1200

08001a74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a80:	2201      	movs	r2, #1
 8001a82:	4013      	ands	r3, r2
 8001a84:	d00b      	beq.n	8001a9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	4a4a      	ldr	r2, [pc, #296]	; (8001bb8 <UART_AdvFeatureConfig+0x144>)
 8001a8e:	4013      	ands	r3, r2
 8001a90:	0019      	movs	r1, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d00b      	beq.n	8001ac0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	4a43      	ldr	r2, [pc, #268]	; (8001bbc <UART_AdvFeatureConfig+0x148>)
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	0019      	movs	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	430a      	orrs	r2, r1
 8001abe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d00b      	beq.n	8001ae2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	4a3b      	ldr	r2, [pc, #236]	; (8001bc0 <UART_AdvFeatureConfig+0x14c>)
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	0019      	movs	r1, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d00b      	beq.n	8001b04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4a34      	ldr	r2, [pc, #208]	; (8001bc4 <UART_AdvFeatureConfig+0x150>)
 8001af4:	4013      	ands	r3, r2
 8001af6:	0019      	movs	r1, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	2210      	movs	r2, #16
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d00b      	beq.n	8001b26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4a2c      	ldr	r2, [pc, #176]	; (8001bc8 <UART_AdvFeatureConfig+0x154>)
 8001b16:	4013      	ands	r3, r2
 8001b18:	0019      	movs	r1, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	430a      	orrs	r2, r1
 8001b24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	d00b      	beq.n	8001b48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	4a25      	ldr	r2, [pc, #148]	; (8001bcc <UART_AdvFeatureConfig+0x158>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	0019      	movs	r1, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4c:	2240      	movs	r2, #64	; 0x40
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d01d      	beq.n	8001b8e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	4a1d      	ldr	r2, [pc, #116]	; (8001bd0 <UART_AdvFeatureConfig+0x15c>)
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b6e:	2380      	movs	r3, #128	; 0x80
 8001b70:	035b      	lsls	r3, r3, #13
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d10b      	bne.n	8001b8e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	4a15      	ldr	r2, [pc, #84]	; (8001bd4 <UART_AdvFeatureConfig+0x160>)
 8001b7e:	4013      	ands	r3, r2
 8001b80:	0019      	movs	r1, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	2280      	movs	r2, #128	; 0x80
 8001b94:	4013      	ands	r3, r2
 8001b96:	d00b      	beq.n	8001bb0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	4a0e      	ldr	r2, [pc, #56]	; (8001bd8 <UART_AdvFeatureConfig+0x164>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	0019      	movs	r1, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	430a      	orrs	r2, r1
 8001bae:	605a      	str	r2, [r3, #4]
  }
}
 8001bb0:	46c0      	nop			; (mov r8, r8)
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	b002      	add	sp, #8
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	fffdffff 	.word	0xfffdffff
 8001bbc:	fffeffff 	.word	0xfffeffff
 8001bc0:	fffbffff 	.word	0xfffbffff
 8001bc4:	ffff7fff 	.word	0xffff7fff
 8001bc8:	ffffefff 	.word	0xffffefff
 8001bcc:	ffffdfff 	.word	0xffffdfff
 8001bd0:	ffefffff 	.word	0xffefffff
 8001bd4:	ff9fffff 	.word	0xff9fffff
 8001bd8:	fff7ffff 	.word	0xfff7ffff

08001bdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af02      	add	r7, sp, #8
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8001bea:	f7fe fd7b 	bl	80006e4 <HAL_GetTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d10d      	bne.n	8001c1c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	2380      	movs	r3, #128	; 0x80
 8001c04:	0399      	lsls	r1, r3, #14
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <UART_CheckIdleState+0x88>)
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	0013      	movs	r3, r2
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f000 f82a 	bl	8001c68 <UART_WaitOnFlagUntilTimeout>
 8001c14:	1e03      	subs	r3, r0, #0
 8001c16:	d001      	beq.n	8001c1c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e01f      	b.n	8001c5c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2204      	movs	r2, #4
 8001c24:	4013      	ands	r3, r2
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d10d      	bne.n	8001c46 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	03d9      	lsls	r1, r3, #15
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	4b0c      	ldr	r3, [pc, #48]	; (8001c64 <UART_CheckIdleState+0x88>)
 8001c34:	9300      	str	r3, [sp, #0]
 8001c36:	0013      	movs	r3, r2
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f000 f815 	bl	8001c68 <UART_WaitOnFlagUntilTimeout>
 8001c3e:	1e03      	subs	r3, r0, #0
 8001c40:	d001      	beq.n	8001c46 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e00a      	b.n	8001c5c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2220      	movs	r2, #32
 8001c4a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2220      	movs	r2, #32
 8001c50:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2270      	movs	r2, #112	; 0x70
 8001c56:	2100      	movs	r1, #0
 8001c58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	b004      	add	sp, #16
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	01ffffff 	.word	0x01ffffff

08001c68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	1dfb      	adds	r3, r7, #7
 8001c76:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c78:	e05d      	b.n	8001d36 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	d05a      	beq.n	8001d36 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c80:	f7fe fd30 	bl	80006e4 <HAL_GetTick>
 8001c84:	0002      	movs	r2, r0
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d302      	bcc.n	8001c96 <UART_WaitOnFlagUntilTimeout+0x2e>
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d11b      	bne.n	8001cce <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	492f      	ldr	r1, [pc, #188]	; (8001d60 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8001ca2:	400a      	ands	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	438a      	bics	r2, r1
 8001cb4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2220      	movs	r2, #32
 8001cba:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2270      	movs	r2, #112	; 0x70
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e043      	b.n	8001d56 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2204      	movs	r2, #4
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d02d      	beq.n	8001d36 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	69da      	ldr	r2, [r3, #28]
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	401a      	ands	r2, r3
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	011b      	lsls	r3, r3, #4
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d123      	bne.n	8001d36 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2280      	movs	r2, #128	; 0x80
 8001cf4:	0112      	lsls	r2, r2, #4
 8001cf6:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4917      	ldr	r1, [pc, #92]	; (8001d60 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8001d04:	400a      	ands	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2101      	movs	r1, #1
 8001d14:	438a      	bics	r2, r1
 8001d16:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2220      	movs	r2, #32
 8001d22:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2220      	movs	r2, #32
 8001d28:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2270      	movs	r2, #112	; 0x70
 8001d2e:	2100      	movs	r1, #0
 8001d30:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e00f      	b.n	8001d56 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	69db      	ldr	r3, [r3, #28]
 8001d3c:	68ba      	ldr	r2, [r7, #8]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	68ba      	ldr	r2, [r7, #8]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	425a      	negs	r2, r3
 8001d46:	4153      	adcs	r3, r2
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	001a      	movs	r2, r3
 8001d4c:	1dfb      	adds	r3, r7, #7
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d092      	beq.n	8001c7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	0018      	movs	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	b004      	add	sp, #16
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	fffffe5f 	.word	0xfffffe5f

08001d64 <__errno>:
 8001d64:	4b01      	ldr	r3, [pc, #4]	; (8001d6c <__errno+0x8>)
 8001d66:	6818      	ldr	r0, [r3, #0]
 8001d68:	4770      	bx	lr
 8001d6a:	46c0      	nop			; (mov r8, r8)
 8001d6c:	2000000c 	.word	0x2000000c

08001d70 <__libc_init_array>:
 8001d70:	b570      	push	{r4, r5, r6, lr}
 8001d72:	2600      	movs	r6, #0
 8001d74:	4d0c      	ldr	r5, [pc, #48]	; (8001da8 <__libc_init_array+0x38>)
 8001d76:	4c0d      	ldr	r4, [pc, #52]	; (8001dac <__libc_init_array+0x3c>)
 8001d78:	1b64      	subs	r4, r4, r5
 8001d7a:	10a4      	asrs	r4, r4, #2
 8001d7c:	42a6      	cmp	r6, r4
 8001d7e:	d109      	bne.n	8001d94 <__libc_init_array+0x24>
 8001d80:	2600      	movs	r6, #0
 8001d82:	f000 fc31 	bl	80025e8 <_init>
 8001d86:	4d0a      	ldr	r5, [pc, #40]	; (8001db0 <__libc_init_array+0x40>)
 8001d88:	4c0a      	ldr	r4, [pc, #40]	; (8001db4 <__libc_init_array+0x44>)
 8001d8a:	1b64      	subs	r4, r4, r5
 8001d8c:	10a4      	asrs	r4, r4, #2
 8001d8e:	42a6      	cmp	r6, r4
 8001d90:	d105      	bne.n	8001d9e <__libc_init_array+0x2e>
 8001d92:	bd70      	pop	{r4, r5, r6, pc}
 8001d94:	00b3      	lsls	r3, r6, #2
 8001d96:	58eb      	ldr	r3, [r5, r3]
 8001d98:	4798      	blx	r3
 8001d9a:	3601      	adds	r6, #1
 8001d9c:	e7ee      	b.n	8001d7c <__libc_init_array+0xc>
 8001d9e:	00b3      	lsls	r3, r6, #2
 8001da0:	58eb      	ldr	r3, [r5, r3]
 8001da2:	4798      	blx	r3
 8001da4:	3601      	adds	r6, #1
 8001da6:	e7f2      	b.n	8001d8e <__libc_init_array+0x1e>
 8001da8:	08002670 	.word	0x08002670
 8001dac:	08002670 	.word	0x08002670
 8001db0:	08002670 	.word	0x08002670
 8001db4:	08002674 	.word	0x08002674

08001db8 <memset>:
 8001db8:	0003      	movs	r3, r0
 8001dba:	1812      	adds	r2, r2, r0
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d100      	bne.n	8001dc2 <memset+0xa>
 8001dc0:	4770      	bx	lr
 8001dc2:	7019      	strb	r1, [r3, #0]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	e7f9      	b.n	8001dbc <memset+0x4>

08001dc8 <siprintf>:
 8001dc8:	b40e      	push	{r1, r2, r3}
 8001dca:	b500      	push	{lr}
 8001dcc:	490b      	ldr	r1, [pc, #44]	; (8001dfc <siprintf+0x34>)
 8001dce:	b09c      	sub	sp, #112	; 0x70
 8001dd0:	ab1d      	add	r3, sp, #116	; 0x74
 8001dd2:	9002      	str	r0, [sp, #8]
 8001dd4:	9006      	str	r0, [sp, #24]
 8001dd6:	9107      	str	r1, [sp, #28]
 8001dd8:	9104      	str	r1, [sp, #16]
 8001dda:	4809      	ldr	r0, [pc, #36]	; (8001e00 <siprintf+0x38>)
 8001ddc:	4909      	ldr	r1, [pc, #36]	; (8001e04 <siprintf+0x3c>)
 8001dde:	cb04      	ldmia	r3!, {r2}
 8001de0:	9105      	str	r1, [sp, #20]
 8001de2:	6800      	ldr	r0, [r0, #0]
 8001de4:	a902      	add	r1, sp, #8
 8001de6:	9301      	str	r3, [sp, #4]
 8001de8:	f000 f878 	bl	8001edc <_svfiprintf_r>
 8001dec:	2300      	movs	r3, #0
 8001dee:	9a02      	ldr	r2, [sp, #8]
 8001df0:	7013      	strb	r3, [r2, #0]
 8001df2:	b01c      	add	sp, #112	; 0x70
 8001df4:	bc08      	pop	{r3}
 8001df6:	b003      	add	sp, #12
 8001df8:	4718      	bx	r3
 8001dfa:	46c0      	nop			; (mov r8, r8)
 8001dfc:	7fffffff 	.word	0x7fffffff
 8001e00:	2000000c 	.word	0x2000000c
 8001e04:	ffff0208 	.word	0xffff0208

08001e08 <strcpy>:
 8001e08:	0003      	movs	r3, r0
 8001e0a:	780a      	ldrb	r2, [r1, #0]
 8001e0c:	3101      	adds	r1, #1
 8001e0e:	701a      	strb	r2, [r3, #0]
 8001e10:	3301      	adds	r3, #1
 8001e12:	2a00      	cmp	r2, #0
 8001e14:	d1f9      	bne.n	8001e0a <strcpy+0x2>
 8001e16:	4770      	bx	lr

08001e18 <__ssputs_r>:
 8001e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e1a:	688e      	ldr	r6, [r1, #8]
 8001e1c:	b085      	sub	sp, #20
 8001e1e:	0007      	movs	r7, r0
 8001e20:	000c      	movs	r4, r1
 8001e22:	9203      	str	r2, [sp, #12]
 8001e24:	9301      	str	r3, [sp, #4]
 8001e26:	429e      	cmp	r6, r3
 8001e28:	d83c      	bhi.n	8001ea4 <__ssputs_r+0x8c>
 8001e2a:	2390      	movs	r3, #144	; 0x90
 8001e2c:	898a      	ldrh	r2, [r1, #12]
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	421a      	tst	r2, r3
 8001e32:	d034      	beq.n	8001e9e <__ssputs_r+0x86>
 8001e34:	2503      	movs	r5, #3
 8001e36:	6909      	ldr	r1, [r1, #16]
 8001e38:	6823      	ldr	r3, [r4, #0]
 8001e3a:	1a5b      	subs	r3, r3, r1
 8001e3c:	9302      	str	r3, [sp, #8]
 8001e3e:	6963      	ldr	r3, [r4, #20]
 8001e40:	9802      	ldr	r0, [sp, #8]
 8001e42:	435d      	muls	r5, r3
 8001e44:	0feb      	lsrs	r3, r5, #31
 8001e46:	195d      	adds	r5, r3, r5
 8001e48:	9b01      	ldr	r3, [sp, #4]
 8001e4a:	106d      	asrs	r5, r5, #1
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	181b      	adds	r3, r3, r0
 8001e50:	42ab      	cmp	r3, r5
 8001e52:	d900      	bls.n	8001e56 <__ssputs_r+0x3e>
 8001e54:	001d      	movs	r5, r3
 8001e56:	0553      	lsls	r3, r2, #21
 8001e58:	d532      	bpl.n	8001ec0 <__ssputs_r+0xa8>
 8001e5a:	0029      	movs	r1, r5
 8001e5c:	0038      	movs	r0, r7
 8001e5e:	f000 fb23 	bl	80024a8 <_malloc_r>
 8001e62:	1e06      	subs	r6, r0, #0
 8001e64:	d109      	bne.n	8001e7a <__ssputs_r+0x62>
 8001e66:	230c      	movs	r3, #12
 8001e68:	603b      	str	r3, [r7, #0]
 8001e6a:	2340      	movs	r3, #64	; 0x40
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	89a2      	ldrh	r2, [r4, #12]
 8001e70:	4240      	negs	r0, r0
 8001e72:	4313      	orrs	r3, r2
 8001e74:	81a3      	strh	r3, [r4, #12]
 8001e76:	b005      	add	sp, #20
 8001e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e7a:	9a02      	ldr	r2, [sp, #8]
 8001e7c:	6921      	ldr	r1, [r4, #16]
 8001e7e:	f000 faac 	bl	80023da <memcpy>
 8001e82:	89a3      	ldrh	r3, [r4, #12]
 8001e84:	4a14      	ldr	r2, [pc, #80]	; (8001ed8 <__ssputs_r+0xc0>)
 8001e86:	401a      	ands	r2, r3
 8001e88:	2380      	movs	r3, #128	; 0x80
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	81a3      	strh	r3, [r4, #12]
 8001e8e:	9b02      	ldr	r3, [sp, #8]
 8001e90:	6126      	str	r6, [r4, #16]
 8001e92:	18f6      	adds	r6, r6, r3
 8001e94:	6026      	str	r6, [r4, #0]
 8001e96:	6165      	str	r5, [r4, #20]
 8001e98:	9e01      	ldr	r6, [sp, #4]
 8001e9a:	1aed      	subs	r5, r5, r3
 8001e9c:	60a5      	str	r5, [r4, #8]
 8001e9e:	9b01      	ldr	r3, [sp, #4]
 8001ea0:	429e      	cmp	r6, r3
 8001ea2:	d900      	bls.n	8001ea6 <__ssputs_r+0x8e>
 8001ea4:	9e01      	ldr	r6, [sp, #4]
 8001ea6:	0032      	movs	r2, r6
 8001ea8:	9903      	ldr	r1, [sp, #12]
 8001eaa:	6820      	ldr	r0, [r4, #0]
 8001eac:	f000 fa9e 	bl	80023ec <memmove>
 8001eb0:	68a3      	ldr	r3, [r4, #8]
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	1b9b      	subs	r3, r3, r6
 8001eb6:	60a3      	str	r3, [r4, #8]
 8001eb8:	6823      	ldr	r3, [r4, #0]
 8001eba:	199e      	adds	r6, r3, r6
 8001ebc:	6026      	str	r6, [r4, #0]
 8001ebe:	e7da      	b.n	8001e76 <__ssputs_r+0x5e>
 8001ec0:	002a      	movs	r2, r5
 8001ec2:	0038      	movs	r0, r7
 8001ec4:	f000 fb4e 	bl	8002564 <_realloc_r>
 8001ec8:	1e06      	subs	r6, r0, #0
 8001eca:	d1e0      	bne.n	8001e8e <__ssputs_r+0x76>
 8001ecc:	6921      	ldr	r1, [r4, #16]
 8001ece:	0038      	movs	r0, r7
 8001ed0:	f000 faa0 	bl	8002414 <_free_r>
 8001ed4:	e7c7      	b.n	8001e66 <__ssputs_r+0x4e>
 8001ed6:	46c0      	nop			; (mov r8, r8)
 8001ed8:	fffffb7f 	.word	0xfffffb7f

08001edc <_svfiprintf_r>:
 8001edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ede:	b0a1      	sub	sp, #132	; 0x84
 8001ee0:	9003      	str	r0, [sp, #12]
 8001ee2:	001d      	movs	r5, r3
 8001ee4:	898b      	ldrh	r3, [r1, #12]
 8001ee6:	000f      	movs	r7, r1
 8001ee8:	0016      	movs	r6, r2
 8001eea:	061b      	lsls	r3, r3, #24
 8001eec:	d511      	bpl.n	8001f12 <_svfiprintf_r+0x36>
 8001eee:	690b      	ldr	r3, [r1, #16]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10e      	bne.n	8001f12 <_svfiprintf_r+0x36>
 8001ef4:	2140      	movs	r1, #64	; 0x40
 8001ef6:	f000 fad7 	bl	80024a8 <_malloc_r>
 8001efa:	6038      	str	r0, [r7, #0]
 8001efc:	6138      	str	r0, [r7, #16]
 8001efe:	2800      	cmp	r0, #0
 8001f00:	d105      	bne.n	8001f0e <_svfiprintf_r+0x32>
 8001f02:	230c      	movs	r3, #12
 8001f04:	9a03      	ldr	r2, [sp, #12]
 8001f06:	3801      	subs	r0, #1
 8001f08:	6013      	str	r3, [r2, #0]
 8001f0a:	b021      	add	sp, #132	; 0x84
 8001f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f0e:	2340      	movs	r3, #64	; 0x40
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	2300      	movs	r3, #0
 8001f14:	ac08      	add	r4, sp, #32
 8001f16:	6163      	str	r3, [r4, #20]
 8001f18:	3320      	adds	r3, #32
 8001f1a:	7663      	strb	r3, [r4, #25]
 8001f1c:	3310      	adds	r3, #16
 8001f1e:	76a3      	strb	r3, [r4, #26]
 8001f20:	9507      	str	r5, [sp, #28]
 8001f22:	0035      	movs	r5, r6
 8001f24:	782b      	ldrb	r3, [r5, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <_svfiprintf_r+0x52>
 8001f2a:	2b25      	cmp	r3, #37	; 0x25
 8001f2c:	d146      	bne.n	8001fbc <_svfiprintf_r+0xe0>
 8001f2e:	1bab      	subs	r3, r5, r6
 8001f30:	9305      	str	r3, [sp, #20]
 8001f32:	d00c      	beq.n	8001f4e <_svfiprintf_r+0x72>
 8001f34:	0032      	movs	r2, r6
 8001f36:	0039      	movs	r1, r7
 8001f38:	9803      	ldr	r0, [sp, #12]
 8001f3a:	f7ff ff6d 	bl	8001e18 <__ssputs_r>
 8001f3e:	1c43      	adds	r3, r0, #1
 8001f40:	d100      	bne.n	8001f44 <_svfiprintf_r+0x68>
 8001f42:	e0ae      	b.n	80020a2 <_svfiprintf_r+0x1c6>
 8001f44:	6962      	ldr	r2, [r4, #20]
 8001f46:	9b05      	ldr	r3, [sp, #20]
 8001f48:	4694      	mov	ip, r2
 8001f4a:	4463      	add	r3, ip
 8001f4c:	6163      	str	r3, [r4, #20]
 8001f4e:	782b      	ldrb	r3, [r5, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d100      	bne.n	8001f56 <_svfiprintf_r+0x7a>
 8001f54:	e0a5      	b.n	80020a2 <_svfiprintf_r+0x1c6>
 8001f56:	2201      	movs	r2, #1
 8001f58:	2300      	movs	r3, #0
 8001f5a:	4252      	negs	r2, r2
 8001f5c:	6062      	str	r2, [r4, #4]
 8001f5e:	a904      	add	r1, sp, #16
 8001f60:	3254      	adds	r2, #84	; 0x54
 8001f62:	1852      	adds	r2, r2, r1
 8001f64:	1c6e      	adds	r6, r5, #1
 8001f66:	6023      	str	r3, [r4, #0]
 8001f68:	60e3      	str	r3, [r4, #12]
 8001f6a:	60a3      	str	r3, [r4, #8]
 8001f6c:	7013      	strb	r3, [r2, #0]
 8001f6e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001f70:	7831      	ldrb	r1, [r6, #0]
 8001f72:	2205      	movs	r2, #5
 8001f74:	4853      	ldr	r0, [pc, #332]	; (80020c4 <_svfiprintf_r+0x1e8>)
 8001f76:	f000 fa25 	bl	80023c4 <memchr>
 8001f7a:	1c75      	adds	r5, r6, #1
 8001f7c:	2800      	cmp	r0, #0
 8001f7e:	d11f      	bne.n	8001fc0 <_svfiprintf_r+0xe4>
 8001f80:	6822      	ldr	r2, [r4, #0]
 8001f82:	06d3      	lsls	r3, r2, #27
 8001f84:	d504      	bpl.n	8001f90 <_svfiprintf_r+0xb4>
 8001f86:	2353      	movs	r3, #83	; 0x53
 8001f88:	a904      	add	r1, sp, #16
 8001f8a:	185b      	adds	r3, r3, r1
 8001f8c:	2120      	movs	r1, #32
 8001f8e:	7019      	strb	r1, [r3, #0]
 8001f90:	0713      	lsls	r3, r2, #28
 8001f92:	d504      	bpl.n	8001f9e <_svfiprintf_r+0xc2>
 8001f94:	2353      	movs	r3, #83	; 0x53
 8001f96:	a904      	add	r1, sp, #16
 8001f98:	185b      	adds	r3, r3, r1
 8001f9a:	212b      	movs	r1, #43	; 0x2b
 8001f9c:	7019      	strb	r1, [r3, #0]
 8001f9e:	7833      	ldrb	r3, [r6, #0]
 8001fa0:	2b2a      	cmp	r3, #42	; 0x2a
 8001fa2:	d016      	beq.n	8001fd2 <_svfiprintf_r+0xf6>
 8001fa4:	0035      	movs	r5, r6
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	200a      	movs	r0, #10
 8001faa:	68e3      	ldr	r3, [r4, #12]
 8001fac:	782a      	ldrb	r2, [r5, #0]
 8001fae:	1c6e      	adds	r6, r5, #1
 8001fb0:	3a30      	subs	r2, #48	; 0x30
 8001fb2:	2a09      	cmp	r2, #9
 8001fb4:	d94e      	bls.n	8002054 <_svfiprintf_r+0x178>
 8001fb6:	2900      	cmp	r1, #0
 8001fb8:	d018      	beq.n	8001fec <_svfiprintf_r+0x110>
 8001fba:	e010      	b.n	8001fde <_svfiprintf_r+0x102>
 8001fbc:	3501      	adds	r5, #1
 8001fbe:	e7b1      	b.n	8001f24 <_svfiprintf_r+0x48>
 8001fc0:	4b40      	ldr	r3, [pc, #256]	; (80020c4 <_svfiprintf_r+0x1e8>)
 8001fc2:	6822      	ldr	r2, [r4, #0]
 8001fc4:	1ac0      	subs	r0, r0, r3
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	4083      	lsls	r3, r0
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	6023      	str	r3, [r4, #0]
 8001fce:	002e      	movs	r6, r5
 8001fd0:	e7ce      	b.n	8001f70 <_svfiprintf_r+0x94>
 8001fd2:	9b07      	ldr	r3, [sp, #28]
 8001fd4:	1d19      	adds	r1, r3, #4
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	9107      	str	r1, [sp, #28]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	db01      	blt.n	8001fe2 <_svfiprintf_r+0x106>
 8001fde:	930b      	str	r3, [sp, #44]	; 0x2c
 8001fe0:	e004      	b.n	8001fec <_svfiprintf_r+0x110>
 8001fe2:	425b      	negs	r3, r3
 8001fe4:	60e3      	str	r3, [r4, #12]
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	6023      	str	r3, [r4, #0]
 8001fec:	782b      	ldrb	r3, [r5, #0]
 8001fee:	2b2e      	cmp	r3, #46	; 0x2e
 8001ff0:	d10a      	bne.n	8002008 <_svfiprintf_r+0x12c>
 8001ff2:	786b      	ldrb	r3, [r5, #1]
 8001ff4:	2b2a      	cmp	r3, #42	; 0x2a
 8001ff6:	d135      	bne.n	8002064 <_svfiprintf_r+0x188>
 8001ff8:	9b07      	ldr	r3, [sp, #28]
 8001ffa:	3502      	adds	r5, #2
 8001ffc:	1d1a      	adds	r2, r3, #4
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	9207      	str	r2, [sp, #28]
 8002002:	2b00      	cmp	r3, #0
 8002004:	db2b      	blt.n	800205e <_svfiprintf_r+0x182>
 8002006:	9309      	str	r3, [sp, #36]	; 0x24
 8002008:	4e2f      	ldr	r6, [pc, #188]	; (80020c8 <_svfiprintf_r+0x1ec>)
 800200a:	7829      	ldrb	r1, [r5, #0]
 800200c:	2203      	movs	r2, #3
 800200e:	0030      	movs	r0, r6
 8002010:	f000 f9d8 	bl	80023c4 <memchr>
 8002014:	2800      	cmp	r0, #0
 8002016:	d006      	beq.n	8002026 <_svfiprintf_r+0x14a>
 8002018:	2340      	movs	r3, #64	; 0x40
 800201a:	1b80      	subs	r0, r0, r6
 800201c:	4083      	lsls	r3, r0
 800201e:	6822      	ldr	r2, [r4, #0]
 8002020:	3501      	adds	r5, #1
 8002022:	4313      	orrs	r3, r2
 8002024:	6023      	str	r3, [r4, #0]
 8002026:	7829      	ldrb	r1, [r5, #0]
 8002028:	2206      	movs	r2, #6
 800202a:	4828      	ldr	r0, [pc, #160]	; (80020cc <_svfiprintf_r+0x1f0>)
 800202c:	1c6e      	adds	r6, r5, #1
 800202e:	7621      	strb	r1, [r4, #24]
 8002030:	f000 f9c8 	bl	80023c4 <memchr>
 8002034:	2800      	cmp	r0, #0
 8002036:	d03c      	beq.n	80020b2 <_svfiprintf_r+0x1d6>
 8002038:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <_svfiprintf_r+0x1f4>)
 800203a:	2b00      	cmp	r3, #0
 800203c:	d125      	bne.n	800208a <_svfiprintf_r+0x1ae>
 800203e:	2207      	movs	r2, #7
 8002040:	9b07      	ldr	r3, [sp, #28]
 8002042:	3307      	adds	r3, #7
 8002044:	4393      	bics	r3, r2
 8002046:	3308      	adds	r3, #8
 8002048:	9307      	str	r3, [sp, #28]
 800204a:	6963      	ldr	r3, [r4, #20]
 800204c:	9a04      	ldr	r2, [sp, #16]
 800204e:	189b      	adds	r3, r3, r2
 8002050:	6163      	str	r3, [r4, #20]
 8002052:	e766      	b.n	8001f22 <_svfiprintf_r+0x46>
 8002054:	4343      	muls	r3, r0
 8002056:	2101      	movs	r1, #1
 8002058:	189b      	adds	r3, r3, r2
 800205a:	0035      	movs	r5, r6
 800205c:	e7a6      	b.n	8001fac <_svfiprintf_r+0xd0>
 800205e:	2301      	movs	r3, #1
 8002060:	425b      	negs	r3, r3
 8002062:	e7d0      	b.n	8002006 <_svfiprintf_r+0x12a>
 8002064:	2300      	movs	r3, #0
 8002066:	200a      	movs	r0, #10
 8002068:	001a      	movs	r2, r3
 800206a:	3501      	adds	r5, #1
 800206c:	6063      	str	r3, [r4, #4]
 800206e:	7829      	ldrb	r1, [r5, #0]
 8002070:	1c6e      	adds	r6, r5, #1
 8002072:	3930      	subs	r1, #48	; 0x30
 8002074:	2909      	cmp	r1, #9
 8002076:	d903      	bls.n	8002080 <_svfiprintf_r+0x1a4>
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0c5      	beq.n	8002008 <_svfiprintf_r+0x12c>
 800207c:	9209      	str	r2, [sp, #36]	; 0x24
 800207e:	e7c3      	b.n	8002008 <_svfiprintf_r+0x12c>
 8002080:	4342      	muls	r2, r0
 8002082:	2301      	movs	r3, #1
 8002084:	1852      	adds	r2, r2, r1
 8002086:	0035      	movs	r5, r6
 8002088:	e7f1      	b.n	800206e <_svfiprintf_r+0x192>
 800208a:	ab07      	add	r3, sp, #28
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	003a      	movs	r2, r7
 8002090:	4b10      	ldr	r3, [pc, #64]	; (80020d4 <_svfiprintf_r+0x1f8>)
 8002092:	0021      	movs	r1, r4
 8002094:	9803      	ldr	r0, [sp, #12]
 8002096:	e000      	b.n	800209a <_svfiprintf_r+0x1be>
 8002098:	bf00      	nop
 800209a:	9004      	str	r0, [sp, #16]
 800209c:	9b04      	ldr	r3, [sp, #16]
 800209e:	3301      	adds	r3, #1
 80020a0:	d1d3      	bne.n	800204a <_svfiprintf_r+0x16e>
 80020a2:	89bb      	ldrh	r3, [r7, #12]
 80020a4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80020a6:	065b      	lsls	r3, r3, #25
 80020a8:	d400      	bmi.n	80020ac <_svfiprintf_r+0x1d0>
 80020aa:	e72e      	b.n	8001f0a <_svfiprintf_r+0x2e>
 80020ac:	2001      	movs	r0, #1
 80020ae:	4240      	negs	r0, r0
 80020b0:	e72b      	b.n	8001f0a <_svfiprintf_r+0x2e>
 80020b2:	ab07      	add	r3, sp, #28
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	003a      	movs	r2, r7
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <_svfiprintf_r+0x1f8>)
 80020ba:	0021      	movs	r1, r4
 80020bc:	9803      	ldr	r0, [sp, #12]
 80020be:	f000 f879 	bl	80021b4 <_printf_i>
 80020c2:	e7ea      	b.n	800209a <_svfiprintf_r+0x1be>
 80020c4:	0800263c 	.word	0x0800263c
 80020c8:	08002642 	.word	0x08002642
 80020cc:	08002646 	.word	0x08002646
 80020d0:	00000000 	.word	0x00000000
 80020d4:	08001e19 	.word	0x08001e19

080020d8 <_printf_common>:
 80020d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80020da:	0015      	movs	r5, r2
 80020dc:	9301      	str	r3, [sp, #4]
 80020de:	688a      	ldr	r2, [r1, #8]
 80020e0:	690b      	ldr	r3, [r1, #16]
 80020e2:	9000      	str	r0, [sp, #0]
 80020e4:	000c      	movs	r4, r1
 80020e6:	4293      	cmp	r3, r2
 80020e8:	da00      	bge.n	80020ec <_printf_common+0x14>
 80020ea:	0013      	movs	r3, r2
 80020ec:	0022      	movs	r2, r4
 80020ee:	602b      	str	r3, [r5, #0]
 80020f0:	3243      	adds	r2, #67	; 0x43
 80020f2:	7812      	ldrb	r2, [r2, #0]
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d001      	beq.n	80020fc <_printf_common+0x24>
 80020f8:	3301      	adds	r3, #1
 80020fa:	602b      	str	r3, [r5, #0]
 80020fc:	6823      	ldr	r3, [r4, #0]
 80020fe:	069b      	lsls	r3, r3, #26
 8002100:	d502      	bpl.n	8002108 <_printf_common+0x30>
 8002102:	682b      	ldr	r3, [r5, #0]
 8002104:	3302      	adds	r3, #2
 8002106:	602b      	str	r3, [r5, #0]
 8002108:	2706      	movs	r7, #6
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	401f      	ands	r7, r3
 800210e:	d027      	beq.n	8002160 <_printf_common+0x88>
 8002110:	0023      	movs	r3, r4
 8002112:	3343      	adds	r3, #67	; 0x43
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	1e5a      	subs	r2, r3, #1
 8002118:	4193      	sbcs	r3, r2
 800211a:	6822      	ldr	r2, [r4, #0]
 800211c:	0692      	lsls	r2, r2, #26
 800211e:	d430      	bmi.n	8002182 <_printf_common+0xaa>
 8002120:	0022      	movs	r2, r4
 8002122:	9901      	ldr	r1, [sp, #4]
 8002124:	3243      	adds	r2, #67	; 0x43
 8002126:	9800      	ldr	r0, [sp, #0]
 8002128:	9e08      	ldr	r6, [sp, #32]
 800212a:	47b0      	blx	r6
 800212c:	1c43      	adds	r3, r0, #1
 800212e:	d025      	beq.n	800217c <_printf_common+0xa4>
 8002130:	2306      	movs	r3, #6
 8002132:	6820      	ldr	r0, [r4, #0]
 8002134:	682a      	ldr	r2, [r5, #0]
 8002136:	68e1      	ldr	r1, [r4, #12]
 8002138:	4003      	ands	r3, r0
 800213a:	2500      	movs	r5, #0
 800213c:	2b04      	cmp	r3, #4
 800213e:	d103      	bne.n	8002148 <_printf_common+0x70>
 8002140:	1a8d      	subs	r5, r1, r2
 8002142:	43eb      	mvns	r3, r5
 8002144:	17db      	asrs	r3, r3, #31
 8002146:	401d      	ands	r5, r3
 8002148:	68a3      	ldr	r3, [r4, #8]
 800214a:	6922      	ldr	r2, [r4, #16]
 800214c:	4293      	cmp	r3, r2
 800214e:	dd01      	ble.n	8002154 <_printf_common+0x7c>
 8002150:	1a9b      	subs	r3, r3, r2
 8002152:	18ed      	adds	r5, r5, r3
 8002154:	2700      	movs	r7, #0
 8002156:	42bd      	cmp	r5, r7
 8002158:	d120      	bne.n	800219c <_printf_common+0xc4>
 800215a:	2000      	movs	r0, #0
 800215c:	e010      	b.n	8002180 <_printf_common+0xa8>
 800215e:	3701      	adds	r7, #1
 8002160:	68e3      	ldr	r3, [r4, #12]
 8002162:	682a      	ldr	r2, [r5, #0]
 8002164:	1a9b      	subs	r3, r3, r2
 8002166:	42bb      	cmp	r3, r7
 8002168:	ddd2      	ble.n	8002110 <_printf_common+0x38>
 800216a:	0022      	movs	r2, r4
 800216c:	2301      	movs	r3, #1
 800216e:	3219      	adds	r2, #25
 8002170:	9901      	ldr	r1, [sp, #4]
 8002172:	9800      	ldr	r0, [sp, #0]
 8002174:	9e08      	ldr	r6, [sp, #32]
 8002176:	47b0      	blx	r6
 8002178:	1c43      	adds	r3, r0, #1
 800217a:	d1f0      	bne.n	800215e <_printf_common+0x86>
 800217c:	2001      	movs	r0, #1
 800217e:	4240      	negs	r0, r0
 8002180:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002182:	2030      	movs	r0, #48	; 0x30
 8002184:	18e1      	adds	r1, r4, r3
 8002186:	3143      	adds	r1, #67	; 0x43
 8002188:	7008      	strb	r0, [r1, #0]
 800218a:	0021      	movs	r1, r4
 800218c:	1c5a      	adds	r2, r3, #1
 800218e:	3145      	adds	r1, #69	; 0x45
 8002190:	7809      	ldrb	r1, [r1, #0]
 8002192:	18a2      	adds	r2, r4, r2
 8002194:	3243      	adds	r2, #67	; 0x43
 8002196:	3302      	adds	r3, #2
 8002198:	7011      	strb	r1, [r2, #0]
 800219a:	e7c1      	b.n	8002120 <_printf_common+0x48>
 800219c:	0022      	movs	r2, r4
 800219e:	2301      	movs	r3, #1
 80021a0:	321a      	adds	r2, #26
 80021a2:	9901      	ldr	r1, [sp, #4]
 80021a4:	9800      	ldr	r0, [sp, #0]
 80021a6:	9e08      	ldr	r6, [sp, #32]
 80021a8:	47b0      	blx	r6
 80021aa:	1c43      	adds	r3, r0, #1
 80021ac:	d0e6      	beq.n	800217c <_printf_common+0xa4>
 80021ae:	3701      	adds	r7, #1
 80021b0:	e7d1      	b.n	8002156 <_printf_common+0x7e>
	...

080021b4 <_printf_i>:
 80021b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021b6:	b089      	sub	sp, #36	; 0x24
 80021b8:	9204      	str	r2, [sp, #16]
 80021ba:	000a      	movs	r2, r1
 80021bc:	3243      	adds	r2, #67	; 0x43
 80021be:	9305      	str	r3, [sp, #20]
 80021c0:	9003      	str	r0, [sp, #12]
 80021c2:	9202      	str	r2, [sp, #8]
 80021c4:	7e0a      	ldrb	r2, [r1, #24]
 80021c6:	000c      	movs	r4, r1
 80021c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80021ca:	2a6e      	cmp	r2, #110	; 0x6e
 80021cc:	d100      	bne.n	80021d0 <_printf_i+0x1c>
 80021ce:	e086      	b.n	80022de <_printf_i+0x12a>
 80021d0:	d81f      	bhi.n	8002212 <_printf_i+0x5e>
 80021d2:	2a63      	cmp	r2, #99	; 0x63
 80021d4:	d033      	beq.n	800223e <_printf_i+0x8a>
 80021d6:	d808      	bhi.n	80021ea <_printf_i+0x36>
 80021d8:	2a00      	cmp	r2, #0
 80021da:	d100      	bne.n	80021de <_printf_i+0x2a>
 80021dc:	e08c      	b.n	80022f8 <_printf_i+0x144>
 80021de:	2a58      	cmp	r2, #88	; 0x58
 80021e0:	d04d      	beq.n	800227e <_printf_i+0xca>
 80021e2:	0025      	movs	r5, r4
 80021e4:	3542      	adds	r5, #66	; 0x42
 80021e6:	702a      	strb	r2, [r5, #0]
 80021e8:	e030      	b.n	800224c <_printf_i+0x98>
 80021ea:	2a64      	cmp	r2, #100	; 0x64
 80021ec:	d001      	beq.n	80021f2 <_printf_i+0x3e>
 80021ee:	2a69      	cmp	r2, #105	; 0x69
 80021f0:	d1f7      	bne.n	80021e2 <_printf_i+0x2e>
 80021f2:	6819      	ldr	r1, [r3, #0]
 80021f4:	6825      	ldr	r5, [r4, #0]
 80021f6:	1d0a      	adds	r2, r1, #4
 80021f8:	0628      	lsls	r0, r5, #24
 80021fa:	d529      	bpl.n	8002250 <_printf_i+0x9c>
 80021fc:	6808      	ldr	r0, [r1, #0]
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	2800      	cmp	r0, #0
 8002202:	da03      	bge.n	800220c <_printf_i+0x58>
 8002204:	232d      	movs	r3, #45	; 0x2d
 8002206:	9a02      	ldr	r2, [sp, #8]
 8002208:	4240      	negs	r0, r0
 800220a:	7013      	strb	r3, [r2, #0]
 800220c:	4e6b      	ldr	r6, [pc, #428]	; (80023bc <_printf_i+0x208>)
 800220e:	270a      	movs	r7, #10
 8002210:	e04f      	b.n	80022b2 <_printf_i+0xfe>
 8002212:	2a73      	cmp	r2, #115	; 0x73
 8002214:	d074      	beq.n	8002300 <_printf_i+0x14c>
 8002216:	d808      	bhi.n	800222a <_printf_i+0x76>
 8002218:	2a6f      	cmp	r2, #111	; 0x6f
 800221a:	d01f      	beq.n	800225c <_printf_i+0xa8>
 800221c:	2a70      	cmp	r2, #112	; 0x70
 800221e:	d1e0      	bne.n	80021e2 <_printf_i+0x2e>
 8002220:	2220      	movs	r2, #32
 8002222:	6809      	ldr	r1, [r1, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	6022      	str	r2, [r4, #0]
 8002228:	e003      	b.n	8002232 <_printf_i+0x7e>
 800222a:	2a75      	cmp	r2, #117	; 0x75
 800222c:	d016      	beq.n	800225c <_printf_i+0xa8>
 800222e:	2a78      	cmp	r2, #120	; 0x78
 8002230:	d1d7      	bne.n	80021e2 <_printf_i+0x2e>
 8002232:	0022      	movs	r2, r4
 8002234:	2178      	movs	r1, #120	; 0x78
 8002236:	3245      	adds	r2, #69	; 0x45
 8002238:	7011      	strb	r1, [r2, #0]
 800223a:	4e61      	ldr	r6, [pc, #388]	; (80023c0 <_printf_i+0x20c>)
 800223c:	e022      	b.n	8002284 <_printf_i+0xd0>
 800223e:	0025      	movs	r5, r4
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	3542      	adds	r5, #66	; 0x42
 8002244:	1d11      	adds	r1, r2, #4
 8002246:	6019      	str	r1, [r3, #0]
 8002248:	6813      	ldr	r3, [r2, #0]
 800224a:	702b      	strb	r3, [r5, #0]
 800224c:	2301      	movs	r3, #1
 800224e:	e065      	b.n	800231c <_printf_i+0x168>
 8002250:	6808      	ldr	r0, [r1, #0]
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	0669      	lsls	r1, r5, #25
 8002256:	d5d3      	bpl.n	8002200 <_printf_i+0x4c>
 8002258:	b200      	sxth	r0, r0
 800225a:	e7d1      	b.n	8002200 <_printf_i+0x4c>
 800225c:	6819      	ldr	r1, [r3, #0]
 800225e:	6825      	ldr	r5, [r4, #0]
 8002260:	1d08      	adds	r0, r1, #4
 8002262:	6018      	str	r0, [r3, #0]
 8002264:	6808      	ldr	r0, [r1, #0]
 8002266:	062e      	lsls	r6, r5, #24
 8002268:	d505      	bpl.n	8002276 <_printf_i+0xc2>
 800226a:	4e54      	ldr	r6, [pc, #336]	; (80023bc <_printf_i+0x208>)
 800226c:	2708      	movs	r7, #8
 800226e:	2a6f      	cmp	r2, #111	; 0x6f
 8002270:	d01b      	beq.n	80022aa <_printf_i+0xf6>
 8002272:	270a      	movs	r7, #10
 8002274:	e019      	b.n	80022aa <_printf_i+0xf6>
 8002276:	066d      	lsls	r5, r5, #25
 8002278:	d5f7      	bpl.n	800226a <_printf_i+0xb6>
 800227a:	b280      	uxth	r0, r0
 800227c:	e7f5      	b.n	800226a <_printf_i+0xb6>
 800227e:	3145      	adds	r1, #69	; 0x45
 8002280:	4e4e      	ldr	r6, [pc, #312]	; (80023bc <_printf_i+0x208>)
 8002282:	700a      	strb	r2, [r1, #0]
 8002284:	6818      	ldr	r0, [r3, #0]
 8002286:	6822      	ldr	r2, [r4, #0]
 8002288:	1d01      	adds	r1, r0, #4
 800228a:	6800      	ldr	r0, [r0, #0]
 800228c:	6019      	str	r1, [r3, #0]
 800228e:	0615      	lsls	r5, r2, #24
 8002290:	d521      	bpl.n	80022d6 <_printf_i+0x122>
 8002292:	07d3      	lsls	r3, r2, #31
 8002294:	d502      	bpl.n	800229c <_printf_i+0xe8>
 8002296:	2320      	movs	r3, #32
 8002298:	431a      	orrs	r2, r3
 800229a:	6022      	str	r2, [r4, #0]
 800229c:	2710      	movs	r7, #16
 800229e:	2800      	cmp	r0, #0
 80022a0:	d103      	bne.n	80022aa <_printf_i+0xf6>
 80022a2:	2320      	movs	r3, #32
 80022a4:	6822      	ldr	r2, [r4, #0]
 80022a6:	439a      	bics	r2, r3
 80022a8:	6022      	str	r2, [r4, #0]
 80022aa:	0023      	movs	r3, r4
 80022ac:	2200      	movs	r2, #0
 80022ae:	3343      	adds	r3, #67	; 0x43
 80022b0:	701a      	strb	r2, [r3, #0]
 80022b2:	6863      	ldr	r3, [r4, #4]
 80022b4:	60a3      	str	r3, [r4, #8]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	db58      	blt.n	800236c <_printf_i+0x1b8>
 80022ba:	2204      	movs	r2, #4
 80022bc:	6821      	ldr	r1, [r4, #0]
 80022be:	4391      	bics	r1, r2
 80022c0:	6021      	str	r1, [r4, #0]
 80022c2:	2800      	cmp	r0, #0
 80022c4:	d154      	bne.n	8002370 <_printf_i+0x1bc>
 80022c6:	9d02      	ldr	r5, [sp, #8]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d05a      	beq.n	8002382 <_printf_i+0x1ce>
 80022cc:	0025      	movs	r5, r4
 80022ce:	7833      	ldrb	r3, [r6, #0]
 80022d0:	3542      	adds	r5, #66	; 0x42
 80022d2:	702b      	strb	r3, [r5, #0]
 80022d4:	e055      	b.n	8002382 <_printf_i+0x1ce>
 80022d6:	0655      	lsls	r5, r2, #25
 80022d8:	d5db      	bpl.n	8002292 <_printf_i+0xde>
 80022da:	b280      	uxth	r0, r0
 80022dc:	e7d9      	b.n	8002292 <_printf_i+0xde>
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	680d      	ldr	r5, [r1, #0]
 80022e2:	1d10      	adds	r0, r2, #4
 80022e4:	6949      	ldr	r1, [r1, #20]
 80022e6:	6018      	str	r0, [r3, #0]
 80022e8:	6813      	ldr	r3, [r2, #0]
 80022ea:	062e      	lsls	r6, r5, #24
 80022ec:	d501      	bpl.n	80022f2 <_printf_i+0x13e>
 80022ee:	6019      	str	r1, [r3, #0]
 80022f0:	e002      	b.n	80022f8 <_printf_i+0x144>
 80022f2:	066d      	lsls	r5, r5, #25
 80022f4:	d5fb      	bpl.n	80022ee <_printf_i+0x13a>
 80022f6:	8019      	strh	r1, [r3, #0]
 80022f8:	2300      	movs	r3, #0
 80022fa:	9d02      	ldr	r5, [sp, #8]
 80022fc:	6123      	str	r3, [r4, #16]
 80022fe:	e04f      	b.n	80023a0 <_printf_i+0x1ec>
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	1d11      	adds	r1, r2, #4
 8002304:	6019      	str	r1, [r3, #0]
 8002306:	6815      	ldr	r5, [r2, #0]
 8002308:	2100      	movs	r1, #0
 800230a:	6862      	ldr	r2, [r4, #4]
 800230c:	0028      	movs	r0, r5
 800230e:	f000 f859 	bl	80023c4 <memchr>
 8002312:	2800      	cmp	r0, #0
 8002314:	d001      	beq.n	800231a <_printf_i+0x166>
 8002316:	1b40      	subs	r0, r0, r5
 8002318:	6060      	str	r0, [r4, #4]
 800231a:	6863      	ldr	r3, [r4, #4]
 800231c:	6123      	str	r3, [r4, #16]
 800231e:	2300      	movs	r3, #0
 8002320:	9a02      	ldr	r2, [sp, #8]
 8002322:	7013      	strb	r3, [r2, #0]
 8002324:	e03c      	b.n	80023a0 <_printf_i+0x1ec>
 8002326:	6923      	ldr	r3, [r4, #16]
 8002328:	002a      	movs	r2, r5
 800232a:	9904      	ldr	r1, [sp, #16]
 800232c:	9803      	ldr	r0, [sp, #12]
 800232e:	9d05      	ldr	r5, [sp, #20]
 8002330:	47a8      	blx	r5
 8002332:	1c43      	adds	r3, r0, #1
 8002334:	d03e      	beq.n	80023b4 <_printf_i+0x200>
 8002336:	6823      	ldr	r3, [r4, #0]
 8002338:	079b      	lsls	r3, r3, #30
 800233a:	d415      	bmi.n	8002368 <_printf_i+0x1b4>
 800233c:	9b07      	ldr	r3, [sp, #28]
 800233e:	68e0      	ldr	r0, [r4, #12]
 8002340:	4298      	cmp	r0, r3
 8002342:	da39      	bge.n	80023b8 <_printf_i+0x204>
 8002344:	0018      	movs	r0, r3
 8002346:	e037      	b.n	80023b8 <_printf_i+0x204>
 8002348:	0022      	movs	r2, r4
 800234a:	2301      	movs	r3, #1
 800234c:	3219      	adds	r2, #25
 800234e:	9904      	ldr	r1, [sp, #16]
 8002350:	9803      	ldr	r0, [sp, #12]
 8002352:	9e05      	ldr	r6, [sp, #20]
 8002354:	47b0      	blx	r6
 8002356:	1c43      	adds	r3, r0, #1
 8002358:	d02c      	beq.n	80023b4 <_printf_i+0x200>
 800235a:	3501      	adds	r5, #1
 800235c:	68e3      	ldr	r3, [r4, #12]
 800235e:	9a07      	ldr	r2, [sp, #28]
 8002360:	1a9b      	subs	r3, r3, r2
 8002362:	42ab      	cmp	r3, r5
 8002364:	dcf0      	bgt.n	8002348 <_printf_i+0x194>
 8002366:	e7e9      	b.n	800233c <_printf_i+0x188>
 8002368:	2500      	movs	r5, #0
 800236a:	e7f7      	b.n	800235c <_printf_i+0x1a8>
 800236c:	2800      	cmp	r0, #0
 800236e:	d0ad      	beq.n	80022cc <_printf_i+0x118>
 8002370:	9d02      	ldr	r5, [sp, #8]
 8002372:	0039      	movs	r1, r7
 8002374:	f7fd ff56 	bl	8000224 <__aeabi_uidivmod>
 8002378:	5c73      	ldrb	r3, [r6, r1]
 800237a:	3d01      	subs	r5, #1
 800237c:	702b      	strb	r3, [r5, #0]
 800237e:	2800      	cmp	r0, #0
 8002380:	d1f7      	bne.n	8002372 <_printf_i+0x1be>
 8002382:	2f08      	cmp	r7, #8
 8002384:	d109      	bne.n	800239a <_printf_i+0x1e6>
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	07db      	lsls	r3, r3, #31
 800238a:	d506      	bpl.n	800239a <_printf_i+0x1e6>
 800238c:	6863      	ldr	r3, [r4, #4]
 800238e:	6922      	ldr	r2, [r4, #16]
 8002390:	4293      	cmp	r3, r2
 8002392:	dc02      	bgt.n	800239a <_printf_i+0x1e6>
 8002394:	2330      	movs	r3, #48	; 0x30
 8002396:	3d01      	subs	r5, #1
 8002398:	702b      	strb	r3, [r5, #0]
 800239a:	9b02      	ldr	r3, [sp, #8]
 800239c:	1b5b      	subs	r3, r3, r5
 800239e:	6123      	str	r3, [r4, #16]
 80023a0:	9b05      	ldr	r3, [sp, #20]
 80023a2:	aa07      	add	r2, sp, #28
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	0021      	movs	r1, r4
 80023a8:	9b04      	ldr	r3, [sp, #16]
 80023aa:	9803      	ldr	r0, [sp, #12]
 80023ac:	f7ff fe94 	bl	80020d8 <_printf_common>
 80023b0:	1c43      	adds	r3, r0, #1
 80023b2:	d1b8      	bne.n	8002326 <_printf_i+0x172>
 80023b4:	2001      	movs	r0, #1
 80023b6:	4240      	negs	r0, r0
 80023b8:	b009      	add	sp, #36	; 0x24
 80023ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023bc:	0800264d 	.word	0x0800264d
 80023c0:	0800265e 	.word	0x0800265e

080023c4 <memchr>:
 80023c4:	b2c9      	uxtb	r1, r1
 80023c6:	1882      	adds	r2, r0, r2
 80023c8:	4290      	cmp	r0, r2
 80023ca:	d101      	bne.n	80023d0 <memchr+0xc>
 80023cc:	2000      	movs	r0, #0
 80023ce:	4770      	bx	lr
 80023d0:	7803      	ldrb	r3, [r0, #0]
 80023d2:	428b      	cmp	r3, r1
 80023d4:	d0fb      	beq.n	80023ce <memchr+0xa>
 80023d6:	3001      	adds	r0, #1
 80023d8:	e7f6      	b.n	80023c8 <memchr+0x4>

080023da <memcpy>:
 80023da:	2300      	movs	r3, #0
 80023dc:	b510      	push	{r4, lr}
 80023de:	429a      	cmp	r2, r3
 80023e0:	d100      	bne.n	80023e4 <memcpy+0xa>
 80023e2:	bd10      	pop	{r4, pc}
 80023e4:	5ccc      	ldrb	r4, [r1, r3]
 80023e6:	54c4      	strb	r4, [r0, r3]
 80023e8:	3301      	adds	r3, #1
 80023ea:	e7f8      	b.n	80023de <memcpy+0x4>

080023ec <memmove>:
 80023ec:	b510      	push	{r4, lr}
 80023ee:	4288      	cmp	r0, r1
 80023f0:	d902      	bls.n	80023f8 <memmove+0xc>
 80023f2:	188b      	adds	r3, r1, r2
 80023f4:	4298      	cmp	r0, r3
 80023f6:	d303      	bcc.n	8002400 <memmove+0x14>
 80023f8:	2300      	movs	r3, #0
 80023fa:	e007      	b.n	800240c <memmove+0x20>
 80023fc:	5c8b      	ldrb	r3, [r1, r2]
 80023fe:	5483      	strb	r3, [r0, r2]
 8002400:	3a01      	subs	r2, #1
 8002402:	d2fb      	bcs.n	80023fc <memmove+0x10>
 8002404:	bd10      	pop	{r4, pc}
 8002406:	5ccc      	ldrb	r4, [r1, r3]
 8002408:	54c4      	strb	r4, [r0, r3]
 800240a:	3301      	adds	r3, #1
 800240c:	429a      	cmp	r2, r3
 800240e:	d1fa      	bne.n	8002406 <memmove+0x1a>
 8002410:	e7f8      	b.n	8002404 <memmove+0x18>
	...

08002414 <_free_r>:
 8002414:	b570      	push	{r4, r5, r6, lr}
 8002416:	0005      	movs	r5, r0
 8002418:	2900      	cmp	r1, #0
 800241a:	d010      	beq.n	800243e <_free_r+0x2a>
 800241c:	1f0c      	subs	r4, r1, #4
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	da00      	bge.n	8002426 <_free_r+0x12>
 8002424:	18e4      	adds	r4, r4, r3
 8002426:	0028      	movs	r0, r5
 8002428:	f000 f8d4 	bl	80025d4 <__malloc_lock>
 800242c:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <_free_r+0x90>)
 800242e:	6813      	ldr	r3, [r2, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d105      	bne.n	8002440 <_free_r+0x2c>
 8002434:	6063      	str	r3, [r4, #4]
 8002436:	6014      	str	r4, [r2, #0]
 8002438:	0028      	movs	r0, r5
 800243a:	f000 f8cc 	bl	80025d6 <__malloc_unlock>
 800243e:	bd70      	pop	{r4, r5, r6, pc}
 8002440:	42a3      	cmp	r3, r4
 8002442:	d909      	bls.n	8002458 <_free_r+0x44>
 8002444:	6821      	ldr	r1, [r4, #0]
 8002446:	1860      	adds	r0, r4, r1
 8002448:	4283      	cmp	r3, r0
 800244a:	d1f3      	bne.n	8002434 <_free_r+0x20>
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	1841      	adds	r1, r0, r1
 8002452:	6021      	str	r1, [r4, #0]
 8002454:	e7ee      	b.n	8002434 <_free_r+0x20>
 8002456:	0013      	movs	r3, r2
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	2a00      	cmp	r2, #0
 800245c:	d001      	beq.n	8002462 <_free_r+0x4e>
 800245e:	42a2      	cmp	r2, r4
 8002460:	d9f9      	bls.n	8002456 <_free_r+0x42>
 8002462:	6819      	ldr	r1, [r3, #0]
 8002464:	1858      	adds	r0, r3, r1
 8002466:	42a0      	cmp	r0, r4
 8002468:	d10b      	bne.n	8002482 <_free_r+0x6e>
 800246a:	6820      	ldr	r0, [r4, #0]
 800246c:	1809      	adds	r1, r1, r0
 800246e:	1858      	adds	r0, r3, r1
 8002470:	6019      	str	r1, [r3, #0]
 8002472:	4282      	cmp	r2, r0
 8002474:	d1e0      	bne.n	8002438 <_free_r+0x24>
 8002476:	6810      	ldr	r0, [r2, #0]
 8002478:	6852      	ldr	r2, [r2, #4]
 800247a:	1841      	adds	r1, r0, r1
 800247c:	6019      	str	r1, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	e7da      	b.n	8002438 <_free_r+0x24>
 8002482:	42a0      	cmp	r0, r4
 8002484:	d902      	bls.n	800248c <_free_r+0x78>
 8002486:	230c      	movs	r3, #12
 8002488:	602b      	str	r3, [r5, #0]
 800248a:	e7d5      	b.n	8002438 <_free_r+0x24>
 800248c:	6821      	ldr	r1, [r4, #0]
 800248e:	1860      	adds	r0, r4, r1
 8002490:	4282      	cmp	r2, r0
 8002492:	d103      	bne.n	800249c <_free_r+0x88>
 8002494:	6810      	ldr	r0, [r2, #0]
 8002496:	6852      	ldr	r2, [r2, #4]
 8002498:	1841      	adds	r1, r0, r1
 800249a:	6021      	str	r1, [r4, #0]
 800249c:	6062      	str	r2, [r4, #4]
 800249e:	605c      	str	r4, [r3, #4]
 80024a0:	e7ca      	b.n	8002438 <_free_r+0x24>
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	20000090 	.word	0x20000090

080024a8 <_malloc_r>:
 80024a8:	2303      	movs	r3, #3
 80024aa:	b570      	push	{r4, r5, r6, lr}
 80024ac:	1ccd      	adds	r5, r1, #3
 80024ae:	439d      	bics	r5, r3
 80024b0:	3508      	adds	r5, #8
 80024b2:	0006      	movs	r6, r0
 80024b4:	2d0c      	cmp	r5, #12
 80024b6:	d21e      	bcs.n	80024f6 <_malloc_r+0x4e>
 80024b8:	250c      	movs	r5, #12
 80024ba:	42a9      	cmp	r1, r5
 80024bc:	d81d      	bhi.n	80024fa <_malloc_r+0x52>
 80024be:	0030      	movs	r0, r6
 80024c0:	f000 f888 	bl	80025d4 <__malloc_lock>
 80024c4:	4a25      	ldr	r2, [pc, #148]	; (800255c <_malloc_r+0xb4>)
 80024c6:	6814      	ldr	r4, [r2, #0]
 80024c8:	0021      	movs	r1, r4
 80024ca:	2900      	cmp	r1, #0
 80024cc:	d119      	bne.n	8002502 <_malloc_r+0x5a>
 80024ce:	4c24      	ldr	r4, [pc, #144]	; (8002560 <_malloc_r+0xb8>)
 80024d0:	6823      	ldr	r3, [r4, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d103      	bne.n	80024de <_malloc_r+0x36>
 80024d6:	0030      	movs	r0, r6
 80024d8:	f000 f86a 	bl	80025b0 <_sbrk_r>
 80024dc:	6020      	str	r0, [r4, #0]
 80024de:	0029      	movs	r1, r5
 80024e0:	0030      	movs	r0, r6
 80024e2:	f000 f865 	bl	80025b0 <_sbrk_r>
 80024e6:	1c43      	adds	r3, r0, #1
 80024e8:	d12b      	bne.n	8002542 <_malloc_r+0x9a>
 80024ea:	230c      	movs	r3, #12
 80024ec:	0030      	movs	r0, r6
 80024ee:	6033      	str	r3, [r6, #0]
 80024f0:	f000 f871 	bl	80025d6 <__malloc_unlock>
 80024f4:	e003      	b.n	80024fe <_malloc_r+0x56>
 80024f6:	2d00      	cmp	r5, #0
 80024f8:	dadf      	bge.n	80024ba <_malloc_r+0x12>
 80024fa:	230c      	movs	r3, #12
 80024fc:	6033      	str	r3, [r6, #0]
 80024fe:	2000      	movs	r0, #0
 8002500:	bd70      	pop	{r4, r5, r6, pc}
 8002502:	680b      	ldr	r3, [r1, #0]
 8002504:	1b5b      	subs	r3, r3, r5
 8002506:	d419      	bmi.n	800253c <_malloc_r+0x94>
 8002508:	2b0b      	cmp	r3, #11
 800250a:	d903      	bls.n	8002514 <_malloc_r+0x6c>
 800250c:	600b      	str	r3, [r1, #0]
 800250e:	18cc      	adds	r4, r1, r3
 8002510:	6025      	str	r5, [r4, #0]
 8002512:	e003      	b.n	800251c <_malloc_r+0x74>
 8002514:	684b      	ldr	r3, [r1, #4]
 8002516:	428c      	cmp	r4, r1
 8002518:	d10d      	bne.n	8002536 <_malloc_r+0x8e>
 800251a:	6013      	str	r3, [r2, #0]
 800251c:	0030      	movs	r0, r6
 800251e:	f000 f85a 	bl	80025d6 <__malloc_unlock>
 8002522:	0020      	movs	r0, r4
 8002524:	2207      	movs	r2, #7
 8002526:	300b      	adds	r0, #11
 8002528:	1d23      	adds	r3, r4, #4
 800252a:	4390      	bics	r0, r2
 800252c:	1ac3      	subs	r3, r0, r3
 800252e:	d0e7      	beq.n	8002500 <_malloc_r+0x58>
 8002530:	425a      	negs	r2, r3
 8002532:	50e2      	str	r2, [r4, r3]
 8002534:	e7e4      	b.n	8002500 <_malloc_r+0x58>
 8002536:	6063      	str	r3, [r4, #4]
 8002538:	000c      	movs	r4, r1
 800253a:	e7ef      	b.n	800251c <_malloc_r+0x74>
 800253c:	000c      	movs	r4, r1
 800253e:	6849      	ldr	r1, [r1, #4]
 8002540:	e7c3      	b.n	80024ca <_malloc_r+0x22>
 8002542:	2303      	movs	r3, #3
 8002544:	1cc4      	adds	r4, r0, #3
 8002546:	439c      	bics	r4, r3
 8002548:	42a0      	cmp	r0, r4
 800254a:	d0e1      	beq.n	8002510 <_malloc_r+0x68>
 800254c:	1a21      	subs	r1, r4, r0
 800254e:	0030      	movs	r0, r6
 8002550:	f000 f82e 	bl	80025b0 <_sbrk_r>
 8002554:	1c43      	adds	r3, r0, #1
 8002556:	d1db      	bne.n	8002510 <_malloc_r+0x68>
 8002558:	e7c7      	b.n	80024ea <_malloc_r+0x42>
 800255a:	46c0      	nop			; (mov r8, r8)
 800255c:	20000090 	.word	0x20000090
 8002560:	20000094 	.word	0x20000094

08002564 <_realloc_r>:
 8002564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002566:	0007      	movs	r7, r0
 8002568:	000d      	movs	r5, r1
 800256a:	0016      	movs	r6, r2
 800256c:	2900      	cmp	r1, #0
 800256e:	d105      	bne.n	800257c <_realloc_r+0x18>
 8002570:	0011      	movs	r1, r2
 8002572:	f7ff ff99 	bl	80024a8 <_malloc_r>
 8002576:	0004      	movs	r4, r0
 8002578:	0020      	movs	r0, r4
 800257a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800257c:	2a00      	cmp	r2, #0
 800257e:	d103      	bne.n	8002588 <_realloc_r+0x24>
 8002580:	f7ff ff48 	bl	8002414 <_free_r>
 8002584:	0034      	movs	r4, r6
 8002586:	e7f7      	b.n	8002578 <_realloc_r+0x14>
 8002588:	f000 f826 	bl	80025d8 <_malloc_usable_size_r>
 800258c:	002c      	movs	r4, r5
 800258e:	42b0      	cmp	r0, r6
 8002590:	d2f2      	bcs.n	8002578 <_realloc_r+0x14>
 8002592:	0031      	movs	r1, r6
 8002594:	0038      	movs	r0, r7
 8002596:	f7ff ff87 	bl	80024a8 <_malloc_r>
 800259a:	1e04      	subs	r4, r0, #0
 800259c:	d0ec      	beq.n	8002578 <_realloc_r+0x14>
 800259e:	0029      	movs	r1, r5
 80025a0:	0032      	movs	r2, r6
 80025a2:	f7ff ff1a 	bl	80023da <memcpy>
 80025a6:	0029      	movs	r1, r5
 80025a8:	0038      	movs	r0, r7
 80025aa:	f7ff ff33 	bl	8002414 <_free_r>
 80025ae:	e7e3      	b.n	8002578 <_realloc_r+0x14>

080025b0 <_sbrk_r>:
 80025b0:	2300      	movs	r3, #0
 80025b2:	b570      	push	{r4, r5, r6, lr}
 80025b4:	4c06      	ldr	r4, [pc, #24]	; (80025d0 <_sbrk_r+0x20>)
 80025b6:	0005      	movs	r5, r0
 80025b8:	0008      	movs	r0, r1
 80025ba:	6023      	str	r3, [r4, #0]
 80025bc:	f7fd ffba 	bl	8000534 <_sbrk>
 80025c0:	1c43      	adds	r3, r0, #1
 80025c2:	d103      	bne.n	80025cc <_sbrk_r+0x1c>
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d000      	beq.n	80025cc <_sbrk_r+0x1c>
 80025ca:	602b      	str	r3, [r5, #0]
 80025cc:	bd70      	pop	{r4, r5, r6, pc}
 80025ce:	46c0      	nop			; (mov r8, r8)
 80025d0:	2000011c 	.word	0x2000011c

080025d4 <__malloc_lock>:
 80025d4:	4770      	bx	lr

080025d6 <__malloc_unlock>:
 80025d6:	4770      	bx	lr

080025d8 <_malloc_usable_size_r>:
 80025d8:	1f0b      	subs	r3, r1, #4
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	1f18      	subs	r0, r3, #4
 80025de:	2b00      	cmp	r3, #0
 80025e0:	da01      	bge.n	80025e6 <_malloc_usable_size_r+0xe>
 80025e2:	580b      	ldr	r3, [r1, r0]
 80025e4:	18c0      	adds	r0, r0, r3
 80025e6:	4770      	bx	lr

080025e8 <_init>:
 80025e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ee:	bc08      	pop	{r3}
 80025f0:	469e      	mov	lr, r3
 80025f2:	4770      	bx	lr

080025f4 <_fini>:
 80025f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025f6:	46c0      	nop			; (mov r8, r8)
 80025f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025fa:	bc08      	pop	{r3}
 80025fc:	469e      	mov	lr, r3
 80025fe:	4770      	bx	lr
