<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>DispatchStage.cpp source code [llvm/llvm/lib/MCA/Stages/DispatchStage.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/MCA/Stages/DispatchStage.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>MCA</a>/<a href='./'>Stages</a>/<a href='DispatchStage.cpp.html'>DispatchStage.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--------------------- DispatchStage.cpp --------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>///</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file models the dispatch component of an instruction pipeline.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// The DispatchStage is responsible for updating instruction dependencies</i></td></tr>
<tr><th id="13">13</th><td><i>/// and communicating to the simulated instruction scheduler that an instruction</i></td></tr>
<tr><th id="14">14</th><td><i>/// is ready to be scheduled for execution.</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/MCA/Stages/DispatchStage.h.html">"llvm/MCA/Stages/DispatchStage.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/MCA/HWEventListener.h.html">"llvm/MCA/HWEventListener.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html">"llvm/MCA/HardwareUnits/Scheduler.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "llvm-mca"</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">mca</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="decl def fn" id="_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE" title='llvm::mca::DispatchStage::DispatchStage' data-ref="_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE" data-ref-filename="_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE">DispatchStage</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1Subtarget" title='Subtarget' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1Subtarget" data-ref-filename="1Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="29">29</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="2MRI" data-ref-filename="2MRI">MRI</dfn>,</td></tr>
<tr><th id="30">30</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="3MaxDispatchWidth" title='MaxDispatchWidth' data-type='unsigned int' data-ref="3MaxDispatchWidth" data-ref-filename="3MaxDispatchWidth">MaxDispatchWidth</dfn>, <a class="type" href="../../../include/llvm/MCA/HardwareUnits/RetireControlUnit.h.html#llvm::mca::RetireControlUnit" title='llvm::mca::RetireControlUnit' data-ref="llvm::mca::RetireControlUnit" data-ref-filename="llvm..mca..RetireControlUnit">RetireControlUnit</a> &amp;<dfn class="local col4 decl" id="4R" title='R' data-type='llvm::mca::RetireControlUnit &amp;' data-ref="4R" data-ref-filename="4R">R</dfn>,</td></tr>
<tr><th id="31">31</th><td>                             <a class="type" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#llvm::mca::RegisterFile" title='llvm::mca::RegisterFile' data-ref="llvm::mca::RegisterFile" data-ref-filename="llvm..mca..RegisterFile">RegisterFile</a> &amp;<dfn class="local col5 decl" id="5F" title='F' data-type='llvm::mca::RegisterFile &amp;' data-ref="5F" data-ref-filename="5F">F</dfn>)</td></tr>
<tr><th id="32">32</th><td>    : <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>(<a class="local col3 ref" href="#3MaxDispatchWidth" title='MaxDispatchWidth' data-ref="3MaxDispatchWidth" data-ref-filename="3MaxDispatchWidth">MaxDispatchWidth</a>), <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a>(<a class="local col3 ref" href="#3MaxDispatchWidth" title='MaxDispatchWidth' data-ref="3MaxDispatchWidth" data-ref-filename="3MaxDispatchWidth">MaxDispatchWidth</a>),</td></tr>
<tr><th id="33">33</th><td>      <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</a>(<var>0U</var>), <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarriedOver" title='llvm::mca::DispatchStage::CarriedOver' data-ref="llvm::mca::DispatchStage::CarriedOver" data-ref-filename="llvm..mca..DispatchStage..CarriedOver">CarriedOver</a><a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRefC1Ev" title='llvm::mca::InstRef::InstRef' data-ref="_ZN4llvm3mca7InstRefC1Ev" data-ref-filename="_ZN4llvm3mca7InstRefC1Ev">(</a>), <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::STI" title='llvm::mca::DispatchStage::STI' data-ref="llvm::mca::DispatchStage::STI" data-ref-filename="llvm..mca..DispatchStage..STI">STI</a>(<a class="local col1 ref" href="#1Subtarget" title='Subtarget' data-ref="1Subtarget" data-ref-filename="1Subtarget">Subtarget</a>), <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::RCU" title='llvm::mca::DispatchStage::RCU' data-ref="llvm::mca::DispatchStage::RCU" data-ref-filename="llvm..mca..DispatchStage..RCU">RCU</a>(<a class="local col4 ref" href="#4R" title='R' data-ref="4R" data-ref-filename="4R">R</a>), <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>(<a class="local col5 ref" href="#5F" title='F' data-ref="5F" data-ref-filename="5F">F</a>) {</td></tr>
<tr><th id="34">34</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>)</td></tr>
<tr><th id="35">35</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a> = <a class="local col1 ref" href="#1Subtarget" title='Subtarget' data-ref="1Subtarget" data-ref-filename="1Subtarget">Subtarget</a>.<a class="ref fn" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>().<a class="ref field" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::IssueWidth" title='llvm::MCSchedModel::IssueWidth' data-ref="llvm::MCSchedModel::IssueWidth" data-ref-filename="llvm..MCSchedModel..IssueWidth">IssueWidth</a>;</td></tr>
<tr><th id="36">36</th><td>}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><em>void</em> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="decl def fn" id="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" title='llvm::mca::DispatchStage::notifyInstructionDispatched' data-ref="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" data-ref-filename="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj">notifyInstructionDispatched</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col6 decl" id="6IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="6IR" data-ref-filename="6IR">IR</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                                <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="7UsedRegs" title='UsedRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="7UsedRegs" data-ref-filename="7UsedRegs">UsedRegs</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                                <em>unsigned</em> <dfn class="local col8 decl" id="8UOps" title='UOps' data-type='unsigned int' data-ref="8UOps" data-ref-filename="8UOps">UOps</dfn>) <em>const</em> {</td></tr>
<tr><th id="41">41</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[E] Instruction Dispatched: #"</q> &lt;&lt; IR &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="42">42</th><td>  <a class="member fn" href="../../../include/llvm/MCA/Stages/Stage.h.html#_ZNK4llvm3mca5Stage11notifyEventERKT_" title='llvm::mca::Stage::notifyEvent' data-ref="_ZNK4llvm3mca5Stage11notifyEventERKT_" data-ref-filename="_ZNK4llvm3mca5Stage11notifyEventERKT_">notifyEvent</a>&lt;<a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWInstructionEvent" title='llvm::mca::HWInstructionEvent' data-ref="llvm::mca::HWInstructionEvent" data-ref-filename="llvm..mca..HWInstructionEvent">HWInstructionEvent</a>&gt;(</td></tr>
<tr><th id="43">43</th><td>      <a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWInstructionDispatchedEvent" title='llvm::mca::HWInstructionDispatchedEvent' data-ref="llvm::mca::HWInstructionDispatchedEvent" data-ref-filename="llvm..mca..HWInstructionDispatchedEvent">HWInstructionDispatchedEvent</a><a class="ref fn" href="../../../include/llvm/MCA/HWEventListener.h.html#_ZN4llvm3mca28HWInstructionDispatchedEventC1ERKNS0_7InstRefENS_8ArrayRefIjEEj" title='llvm::mca::HWInstructionDispatchedEvent::HWInstructionDispatchedEvent' data-ref="_ZN4llvm3mca28HWInstructionDispatchedEventC1ERKNS0_7InstRefENS_8ArrayRefIjEEj" data-ref-filename="_ZN4llvm3mca28HWInstructionDispatchedEventC1ERKNS0_7InstRefENS_8ArrayRefIjEEj">(</a><a class="local col6 ref" href="#6IR" title='IR' data-ref="6IR" data-ref-filename="6IR">IR</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col7 ref" href="#7UsedRegs" title='UsedRegs' data-ref="7UsedRegs" data-ref-filename="7UsedRegs">UsedRegs</a>, <a class="local col8 ref" href="#8UOps" title='UOps' data-ref="8UOps" data-ref-filename="8UOps">UOps</a>));</td></tr>
<tr><th id="44">44</th><td>}</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="decl def fn" id="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE" title='llvm::mca::DispatchStage::checkPRF' data-ref="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE">checkPRF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col9 decl" id="9IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="9IR" data-ref-filename="9IR">IR</dfn>) <em>const</em> {</td></tr>
<tr><th id="47">47</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="10RegDefs" title='RegDefs' data-type='SmallVector&lt;llvm::MCPhysReg, 4&gt;' data-ref="10RegDefs" data-ref-filename="10RegDefs">RegDefs</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::WriteState" title='llvm::mca::WriteState' data-ref="llvm::mca::WriteState" data-ref-filename="llvm..mca..WriteState">WriteState</a> &amp;<dfn class="local col1 decl" id="11RegDef" title='RegDef' data-type='const llvm::mca::WriteState &amp;' data-ref="11RegDef" data-ref-filename="11RegDef">RegDef</dfn> : <a class="local col9 ref" href="#9IR" title='IR' data-ref="9IR" data-ref-filename="9IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDefsEv" title='llvm::mca::InstructionBase::getDefs' data-ref="_ZNK4llvm3mca15InstructionBase7getDefsEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDefsEv">getDefs</a>())</td></tr>
<tr><th id="49">49</th><td>    <a class="local col0 ref" href="#10RegDefs" title='RegDefs' data-ref="10RegDefs" data-ref-filename="10RegDefs">RegDefs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="local col1 ref" href="#11RegDef" title='RegDef' data-ref="11RegDef" data-ref-filename="11RegDef">RegDef</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca10WriteState13getRegisterIDEv" title='llvm::mca::WriteState::getRegisterID' data-ref="_ZNK4llvm3mca10WriteState13getRegisterIDEv" data-ref-filename="_ZNK4llvm3mca10WriteState13getRegisterIDEv">getRegisterID</a>());</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="12RegisterMask" title='RegisterMask' data-type='const unsigned int' data-ref="12RegisterMask" data-ref-filename="12RegisterMask">RegisterMask</dfn> = <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE" title='llvm::mca::RegisterFile::isAvailable' data-ref="_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE" data-ref-filename="_ZNK4llvm3mca12RegisterFile11isAvailableENS_8ArrayRefItEE">isAvailable</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col0 ref" href="#10RegDefs" title='RegDefs' data-ref="10RegDefs" data-ref-filename="10RegDefs">RegDefs</a>);</td></tr>
<tr><th id="52">52</th><td>  <i>// A mask with all zeroes means: register files are available.</i></td></tr>
<tr><th id="53">53</th><td>  <b>if</b> (<a class="local col2 ref" href="#12RegisterMask" title='RegisterMask' data-ref="12RegisterMask" data-ref-filename="12RegisterMask">RegisterMask</a>) {</td></tr>
<tr><th id="54">54</th><td>    <a class="member fn" href="../../../include/llvm/MCA/Stages/Stage.h.html#_ZNK4llvm3mca5Stage11notifyEventERKT_" title='llvm::mca::Stage::notifyEvent' data-ref="_ZNK4llvm3mca5Stage11notifyEventERKT_" data-ref-filename="_ZNK4llvm3mca5Stage11notifyEventERKT_">notifyEvent</a>&lt;<a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent" title='llvm::mca::HWStallEvent' data-ref="llvm::mca::HWStallEvent" data-ref-filename="llvm..mca..HWStallEvent">HWStallEvent</a>&gt;(</td></tr>
<tr><th id="55">55</th><td>        <a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent" title='llvm::mca::HWStallEvent' data-ref="llvm::mca::HWStallEvent" data-ref-filename="llvm..mca..HWStallEvent">HWStallEvent</a><a class="ref fn" href="../../../include/llvm/MCA/HWEventListener.h.html#_ZN4llvm3mca12HWStallEventC1EjRKNS0_7InstRefE" title='llvm::mca::HWStallEvent::HWStallEvent' data-ref="_ZN4llvm3mca12HWStallEventC1EjRKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca12HWStallEventC1EjRKNS0_7InstRefE">(</a><a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent" title='llvm::mca::HWStallEvent' data-ref="llvm::mca::HWStallEvent" data-ref-filename="llvm..mca..HWStallEvent">HWStallEvent</a>::<a class="enum" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent::RegisterFileStall" title='llvm::mca::HWStallEvent::RegisterFileStall' data-ref="llvm::mca::HWStallEvent::RegisterFileStall" data-ref-filename="llvm..mca..HWStallEvent..RegisterFileStall">RegisterFileStall</a>, <a class="local col9 ref" href="#9IR" title='IR' data-ref="9IR" data-ref-filename="9IR">IR</a>));</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="decl def fn" id="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE" title='llvm::mca::DispatchStage::checkRCU' data-ref="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE">checkRCU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col3 decl" id="13IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="13IR" data-ref-filename="13IR">IR</dfn>) <em>const</em> {</td></tr>
<tr><th id="63">63</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="14NumMicroOps" title='NumMicroOps' data-type='const unsigned int' data-ref="14NumMicroOps" data-ref-filename="14NumMicroOps">NumMicroOps</dfn> = <a class="local col3 ref" href="#13IR" title='IR' data-ref="13IR" data-ref-filename="13IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv" title='llvm::mca::InstructionBase::getNumMicroOps' data-ref="_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv">getNumMicroOps</a>();</td></tr>
<tr><th id="64">64</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::RCU" title='llvm::mca::DispatchStage::RCU' data-ref="llvm::mca::DispatchStage::RCU" data-ref-filename="llvm..mca..DispatchStage..RCU">RCU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RetireControlUnit.h.html#_ZNK4llvm3mca17RetireControlUnit11isAvailableEj" title='llvm::mca::RetireControlUnit::isAvailable' data-ref="_ZNK4llvm3mca17RetireControlUnit11isAvailableEj" data-ref-filename="_ZNK4llvm3mca17RetireControlUnit11isAvailableEj">isAvailable</a>(<a class="local col4 ref" href="#14NumMicroOps" title='NumMicroOps' data-ref="14NumMicroOps" data-ref-filename="14NumMicroOps">NumMicroOps</a>))</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="66">66</th><td>  <a class="member fn" href="../../../include/llvm/MCA/Stages/Stage.h.html#_ZNK4llvm3mca5Stage11notifyEventERKT_" title='llvm::mca::Stage::notifyEvent' data-ref="_ZNK4llvm3mca5Stage11notifyEventERKT_" data-ref-filename="_ZNK4llvm3mca5Stage11notifyEventERKT_">notifyEvent</a>&lt;<a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent" title='llvm::mca::HWStallEvent' data-ref="llvm::mca::HWStallEvent" data-ref-filename="llvm..mca..HWStallEvent">HWStallEvent</a>&gt;(</td></tr>
<tr><th id="67">67</th><td>      <a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent" title='llvm::mca::HWStallEvent' data-ref="llvm::mca::HWStallEvent" data-ref-filename="llvm..mca..HWStallEvent">HWStallEvent</a><a class="ref fn" href="../../../include/llvm/MCA/HWEventListener.h.html#_ZN4llvm3mca12HWStallEventC1EjRKNS0_7InstRefE" title='llvm::mca::HWStallEvent::HWStallEvent' data-ref="_ZN4llvm3mca12HWStallEventC1EjRKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca12HWStallEventC1EjRKNS0_7InstRefE">(</a><a class="type" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent" title='llvm::mca::HWStallEvent' data-ref="llvm::mca::HWStallEvent" data-ref-filename="llvm..mca..HWStallEvent">HWStallEvent</a>::<a class="enum" href="../../../include/llvm/MCA/HWEventListener.h.html#llvm::mca::HWStallEvent::RetireControlUnitStall" title='llvm::mca::HWStallEvent::RetireControlUnitStall' data-ref="llvm::mca::HWStallEvent::RetireControlUnitStall" data-ref-filename="llvm..mca..HWStallEvent..RetireControlUnitStall">RetireControlUnitStall</a>, <a class="local col3 ref" href="#13IR" title='IR' data-ref="13IR" data-ref-filename="13IR">IR</a>));</td></tr>
<tr><th id="68">68</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="decl def fn" id="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE" title='llvm::mca::DispatchStage::canDispatch' data-ref="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE">canDispatch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col5 decl" id="15IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="15IR" data-ref-filename="15IR">IR</dfn>) <em>const</em> {</td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <dfn class="local col6 decl" id="16CanDispatch" title='CanDispatch' data-type='bool' data-ref="16CanDispatch" data-ref-filename="16CanDispatch">CanDispatch</dfn> = <a class="member fn" href="#_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE" title='llvm::mca::DispatchStage::checkRCU' data-ref="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE">checkRCU</a>(<a class="local col5 ref" href="#15IR" title='IR' data-ref="15IR" data-ref-filename="15IR">IR</a>);</td></tr>
<tr><th id="73">73</th><td>  <a class="local col6 ref" href="#16CanDispatch" title='CanDispatch' data-ref="16CanDispatch" data-ref-filename="16CanDispatch">CanDispatch</a> &amp;= <a class="member fn" href="#_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE" title='llvm::mca::DispatchStage::checkPRF' data-ref="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE">checkPRF</a>(<a class="local col5 ref" href="#15IR" title='IR' data-ref="15IR" data-ref-filename="15IR">IR</a>);</td></tr>
<tr><th id="74">74</th><td>  <a class="local col6 ref" href="#16CanDispatch" title='CanDispatch' data-ref="16CanDispatch" data-ref-filename="16CanDispatch">CanDispatch</a> &amp;= <a class="member fn" href="../../../include/llvm/MCA/Stages/Stage.h.html#_ZNK4llvm3mca5Stage14checkNextStageERKNS0_7InstRefE" title='llvm::mca::Stage::checkNextStage' data-ref="_ZNK4llvm3mca5Stage14checkNextStageERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca5Stage14checkNextStageERKNS0_7InstRefE">checkNextStage</a>(<a class="local col5 ref" href="#15IR" title='IR' data-ref="15IR" data-ref-filename="15IR">IR</a>);</td></tr>
<tr><th id="75">75</th><td>  <b>return</b> <a class="local col6 ref" href="#16CanDispatch" title='CanDispatch' data-ref="16CanDispatch" data-ref-filename="16CanDispatch">CanDispatch</a>;</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><a class="type" href="../../../include/llvm/Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="decl def fn" id="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE" title='llvm::mca::DispatchStage::dispatch' data-ref="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE" data-ref-filename="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE">dispatch</dfn>(<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> <dfn class="local col7 decl" id="17IR" title='IR' data-type='llvm::mca::InstRef' data-ref="17IR" data-ref-filename="17IR">IR</dfn>) {</td></tr>
<tr><th id="79">79</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!CarryOver &amp;&amp; <q>"Cannot dispatch another instruction!"</q>);</td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col8 decl" id="18IS" title='IS' data-type='llvm::mca::Instruction &amp;' data-ref="18IS" data-ref-filename="18IS">IS</dfn> = *<a class="local col7 ref" href="#17IR" title='IR' data-ref="17IR" data-ref-filename="17IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstrDesc" title='llvm::mca::InstrDesc' data-ref="llvm::mca::InstrDesc" data-ref-filename="llvm..mca..InstrDesc">InstrDesc</a> &amp;<dfn class="local col9 decl" id="19Desc" title='Desc' data-type='const llvm::mca::InstrDesc &amp;' data-ref="19Desc" data-ref-filename="19Desc">Desc</dfn> = <a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDescEv" title='llvm::mca::InstructionBase::getDesc' data-ref="_ZNK4llvm3mca15InstructionBase7getDescEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDescEv">getDesc</a>();</td></tr>
<tr><th id="82">82</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="20NumMicroOps" title='NumMicroOps' data-type='const unsigned int' data-ref="20NumMicroOps" data-ref-filename="20NumMicroOps">NumMicroOps</dfn> = <a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv" title='llvm::mca::InstructionBase::getNumMicroOps' data-ref="_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv">getNumMicroOps</a>();</td></tr>
<tr><th id="83">83</th><td>  <b>if</b> (<a class="local col0 ref" href="#20NumMicroOps" title='NumMicroOps' data-ref="20NumMicroOps" data-ref-filename="20NumMicroOps">NumMicroOps</a> &gt; <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>) {</td></tr>
<tr><th id="84">84</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AvailableEntries == DispatchWidth);</td></tr>
<tr><th id="85">85</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a> = <var>0</var>;</td></tr>
<tr><th id="86">86</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</a> = <a class="local col0 ref" href="#20NumMicroOps" title='NumMicroOps' data-ref="20NumMicroOps" data-ref-filename="20NumMicroOps">NumMicroOps</a> - <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>;</td></tr>
<tr><th id="87">87</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarriedOver" title='llvm::mca::DispatchStage::CarriedOver' data-ref="llvm::mca::DispatchStage::CarriedOver" data-ref-filename="llvm..mca..DispatchStage..CarriedOver">CarriedOver</a> <a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#562" title='llvm::mca::InstRef::operator=' data-ref="_ZN4llvm3mca7InstRefaSERKS1_" data-ref-filename="_ZN4llvm3mca7InstRefaSERKS1_">=</a> <a class="local col7 ref" href="#17IR" title='IR' data-ref="17IR" data-ref-filename="17IR">IR</a>;</td></tr>
<tr><th id="88">88</th><td>  } <b>else</b> {</td></tr>
<tr><th id="89">89</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AvailableEntries &gt;= NumMicroOps);</td></tr>
<tr><th id="90">90</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a> -= <a class="local col0 ref" href="#20NumMicroOps" title='NumMicroOps' data-ref="20NumMicroOps" data-ref-filename="20NumMicroOps">NumMicroOps</a>;</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i>// Check if this instructions ends the dispatch group.</i></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col9 ref" href="#19Desc" title='Desc' data-ref="19Desc" data-ref-filename="19Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstrDesc::EndGroup" title='llvm::mca::InstrDesc::EndGroup' data-ref="llvm::mca::InstrDesc::EndGroup" data-ref-filename="llvm..mca..InstrDesc..EndGroup">EndGroup</a>)</td></tr>
<tr><th id="95">95</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a> = <var>0</var>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// Check if this is an optimizable reg-reg move.</i></td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase17isOptimizableMoveEv" title='llvm::mca::InstructionBase::isOptimizableMove' data-ref="_ZNK4llvm3mca15InstructionBase17isOptimizableMoveEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase17isOptimizableMoveEv">isOptimizableMove</a>()) {</td></tr>
<tr><th id="99">99</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IS.getDefs().size() == <var>1</var> &amp;&amp; <q>"Expected a single input!"</q>);</td></tr>
<tr><th id="100">100</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IS.getUses().size() == <var>1</var> &amp;&amp; <q>"Expected a single output!"</q>);</td></tr>
<tr><th id="101">101</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE" title='llvm::mca::RegisterFile::tryEliminateMove' data-ref="_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE" data-ref-filename="_ZN4llvm3mca12RegisterFile16tryEliminateMoveERNS0_10WriteStateERNS0_9ReadStateE">tryEliminateMove</a>(<span class='refarg'><a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca15InstructionBase7getDefsEv" title='llvm::mca::InstructionBase::getDefs' data-ref="_ZN4llvm3mca15InstructionBase7getDefsEv" data-ref-filename="_ZN4llvm3mca15InstructionBase7getDefsEv">getDefs</a>()<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>, <span class='refarg'><a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca15InstructionBase7getUsesEv" title='llvm::mca::InstructionBase::getUses' data-ref="_ZN4llvm3mca15InstructionBase7getUsesEv" data-ref-filename="_ZN4llvm3mca15InstructionBase7getUsesEv">getUses</a>()<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>))</td></tr>
<tr><th id="102">102</th><td>      <a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction13setEliminatedEv" title='llvm::mca::Instruction::setEliminated' data-ref="_ZN4llvm3mca11Instruction13setEliminatedEv" data-ref-filename="_ZN4llvm3mca11Instruction13setEliminatedEv">setEliminated</a>();</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i>// A dependency-breaking instruction doesn't have to wait on the register</i></td></tr>
<tr><th id="106">106</th><td><i>  // input operands, and it is often optimized at register renaming stage.</i></td></tr>
<tr><th id="107">107</th><td><i>  // Update RAW dependencies if this instruction is not a dependency-breaking</i></td></tr>
<tr><th id="108">108</th><td><i>  // instruction. A dependency-breaking instruction is a zero-latency</i></td></tr>
<tr><th id="109">109</th><td><i>  // instruction that doesn't consume hardware resources.</i></td></tr>
<tr><th id="110">110</th><td><i>  // An example of dependency-breaking instruction on X86 is a zero-idiom XOR.</i></td></tr>
<tr><th id="111">111</th><td><i>  //</i></td></tr>
<tr><th id="112">112</th><td><i>  // We also don't update data dependencies for instructions that have been</i></td></tr>
<tr><th id="113">113</th><td><i>  // eliminated at register renaming stage.</i></td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (!<a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction12isEliminatedEv" title='llvm::mca::Instruction::isEliminated' data-ref="_ZNK4llvm3mca11Instruction12isEliminatedEv" data-ref-filename="_ZNK4llvm3mca11Instruction12isEliminatedEv">isEliminated</a>()) {</td></tr>
<tr><th id="115">115</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::ReadState" title='llvm::mca::ReadState' data-ref="llvm::mca::ReadState" data-ref-filename="llvm..mca..ReadState">ReadState</a> &amp;<dfn class="local col1 decl" id="21RS" title='RS' data-type='llvm::mca::ReadState &amp;' data-ref="21RS" data-ref-filename="21RS">RS</dfn> : <a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca15InstructionBase7getUsesEv" title='llvm::mca::InstructionBase::getUses' data-ref="_ZN4llvm3mca15InstructionBase7getUsesEv" data-ref-filename="_ZN4llvm3mca15InstructionBase7getUsesEv">getUses</a>())</td></tr>
<tr><th id="116">116</th><td>      <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE" title='llvm::mca::RegisterFile::addRegisterRead' data-ref="_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm3mca12RegisterFile15addRegisterReadERNS0_9ReadStateERKNS_15MCSubtargetInfoE">addRegisterRead</a>(<span class='refarg'><a class="local col1 ref" href="#21RS" title='RS' data-ref="21RS" data-ref-filename="21RS">RS</a></span>, <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::STI" title='llvm::mca::DispatchStage::STI' data-ref="llvm::mca::DispatchStage::STI" data-ref-filename="llvm..mca..DispatchStage..STI">STI</a>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i>// By default, a dependency-breaking zero-idiom is expected to be optimized</i></td></tr>
<tr><th id="120">120</th><td><i>  // at register renaming stage. That means, no physical register is allocated</i></td></tr>
<tr><th id="121">121</th><td><i>  // to the instruction.</i></td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <dfn class="local col2 decl" id="22RegisterFiles" title='RegisterFiles' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="22RegisterFiles" data-ref-filename="22RegisterFiles">RegisterFiles</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv" title='llvm::mca::RegisterFile::getNumRegisterFiles' data-ref="_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv" data-ref-filename="_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv">getNumRegisterFiles</a>());</td></tr>
<tr><th id="123">123</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::WriteState" title='llvm::mca::WriteState' data-ref="llvm::mca::WriteState" data-ref-filename="llvm..mca..WriteState">WriteState</a> &amp;<dfn class="local col3 decl" id="23WS" title='WS' data-type='llvm::mca::WriteState &amp;' data-ref="23WS" data-ref-filename="23WS">WS</dfn> : <a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca15InstructionBase7getDefsEv" title='llvm::mca::InstructionBase::getDefs' data-ref="_ZN4llvm3mca15InstructionBase7getDefsEv" data-ref-filename="_ZN4llvm3mca15InstructionBase7getDefsEv">getDefs</a>())</td></tr>
<tr><th id="124">124</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE" title='llvm::mca::RegisterFile::addRegisterWrite' data-ref="_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE" data-ref-filename="_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE">addRegisterWrite</a>(<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::WriteRef" title='llvm::mca::WriteRef' data-ref="llvm::mca::WriteRef" data-ref-filename="llvm..mca..WriteRef">WriteRef</a><a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca8WriteRefC1EjPNS0_10WriteStateE" title='llvm::mca::WriteRef::WriteRef' data-ref="_ZN4llvm3mca8WriteRefC1EjPNS0_10WriteStateE" data-ref-filename="_ZN4llvm3mca8WriteRefC1EjPNS0_10WriteStateE">(</a><a class="local col7 ref" href="#17IR" title='IR' data-ref="17IR" data-ref-filename="17IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getSourceIndexEv" title='llvm::mca::InstRef::getSourceIndex' data-ref="_ZNK4llvm3mca7InstRef14getSourceIndexEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getSourceIndexEv">getSourceIndex</a>(), &amp;<a class="local col3 ref" href="#23WS" title='WS' data-ref="23WS" data-ref-filename="23WS">WS</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm15MutableArrayRefC1ERNS_15SmallVectorImplIT_EE" title='llvm::MutableArrayRef::MutableArrayRef&lt;T&gt;' data-ref="_ZN4llvm15MutableArrayRefC1ERNS_15SmallVectorImplIT_EE" data-ref-filename="_ZN4llvm15MutableArrayRefC1ERNS_15SmallVectorImplIT_EE"></a><a class="local col2 ref" href="#22RegisterFiles" title='RegisterFiles' data-ref="22RegisterFiles" data-ref-filename="22RegisterFiles">RegisterFiles</a>);</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i>// Reserve entries in the reorder buffer.</i></td></tr>
<tr><th id="127">127</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24RCUTokenID" title='RCUTokenID' data-type='unsigned int' data-ref="24RCUTokenID" data-ref-filename="24RCUTokenID">RCUTokenID</dfn> = <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::RCU" title='llvm::mca::DispatchStage::RCU' data-ref="llvm::mca::DispatchStage::RCU" data-ref-filename="llvm..mca..DispatchStage..RCU">RCU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RetireControlUnit.h.html#_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE" title='llvm::mca::RetireControlUnit::dispatch' data-ref="_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca17RetireControlUnit8dispatchERKNS0_7InstRefE">dispatch</a>(<a class="local col7 ref" href="#17IR" title='IR' data-ref="17IR" data-ref-filename="17IR">IR</a>);</td></tr>
<tr><th id="128">128</th><td>  <i>// Notify the instruction that it has been dispatched.</i></td></tr>
<tr><th id="129">129</th><td>  <a class="local col8 ref" href="#18IS" title='IS' data-ref="18IS" data-ref-filename="18IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction8dispatchEj" title='llvm::mca::Instruction::dispatch' data-ref="_ZN4llvm3mca11Instruction8dispatchEj" data-ref-filename="_ZN4llvm3mca11Instruction8dispatchEj">dispatch</a>(<a class="local col4 ref" href="#24RCUTokenID" title='RCUTokenID' data-ref="24RCUTokenID" data-ref-filename="24RCUTokenID">RCUTokenID</a>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i>// Notify listeners of the "instruction dispatched" event,</i></td></tr>
<tr><th id="132">132</th><td><i>  // and move IR to the next stage.</i></td></tr>
<tr><th id="133">133</th><td>  <a class="member fn" href="#_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" title='llvm::mca::DispatchStage::notifyInstructionDispatched' data-ref="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" data-ref-filename="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj">notifyInstructionDispatched</a>(<a class="local col7 ref" href="#17IR" title='IR' data-ref="17IR" data-ref-filename="17IR">IR</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col2 ref" href="#22RegisterFiles" title='RegisterFiles' data-ref="22RegisterFiles" data-ref-filename="22RegisterFiles">RegisterFiles</a>,</td></tr>
<tr><th id="134">134</th><td>                              <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>, <a class="local col0 ref" href="#20NumMicroOps" title='NumMicroOps' data-ref="20NumMicroOps" data-ref-filename="20NumMicroOps">NumMicroOps</a>));</td></tr>
<tr><th id="135">135</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MCA/Stages/Stage.h.html#_ZN4llvm3mca5Stage18moveToTheNextStageERNS0_7InstRefE" title='llvm::mca::Stage::moveToTheNextStage' data-ref="_ZN4llvm3mca5Stage18moveToTheNextStageERNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca5Stage18moveToTheNextStageERNS0_7InstRefE">moveToTheNextStage</a>(<span class='refarg'><a class="local col7 ref" href="#17IR" title='IR' data-ref="17IR" data-ref-filename="17IR">IR</a></span>);</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><a class="type" href="../../../include/llvm/Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="virtual decl def fn" id="_ZN4llvm3mca13DispatchStage10cycleStartEv" title='llvm::mca::DispatchStage::cycleStart' data-ref="_ZN4llvm3mca13DispatchStage10cycleStartEv" data-ref-filename="_ZN4llvm3mca13DispatchStage10cycleStartEv">cycleStart</dfn>() {</td></tr>
<tr><th id="139">139</th><td>  <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#_ZN4llvm3mca12RegisterFile10cycleStartEv" title='llvm::mca::RegisterFile::cycleStart' data-ref="_ZN4llvm3mca12RegisterFile10cycleStartEv" data-ref-filename="_ZN4llvm3mca12RegisterFile10cycleStartEv">cycleStart</a>();</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</a>) {</td></tr>
<tr><th id="142">142</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a> = <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>;</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/Error.h.html#_ZN4llvm5ErrorC1EOS0_" title='llvm::Error::Error' data-ref="_ZN4llvm5ErrorC1EOS0_" data-ref-filename="_ZN4llvm5ErrorC1EOS0_"></a><a class="type" href="../../../include/llvm/Support/Error.h.html#llvm::ErrorSuccess" title='llvm::ErrorSuccess' data-ref="llvm::ErrorSuccess" data-ref-filename="llvm..ErrorSuccess">ErrorSuccess</a><a class="ref fn" href="../../../include/llvm/Support/Error.h.html#330" title='llvm::ErrorSuccess::ErrorSuccess' data-ref="_ZN4llvm12ErrorSuccessC1Ev" data-ref-filename="_ZN4llvm12ErrorSuccessC1Ev">(</a>);</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a> = <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</a> &gt;= <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a> ? <var>0</var> : <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a> - <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</a>;</td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25DispatchedOpcodes" title='DispatchedOpcodes' data-type='unsigned int' data-ref="25DispatchedOpcodes" data-ref-filename="25DispatchedOpcodes">DispatchedOpcodes</dfn> = <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a> - <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a>;</td></tr>
<tr><th id="148">148</th><td>  <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</a> -= <a class="local col5 ref" href="#25DispatchedOpcodes" title='DispatchedOpcodes' data-ref="25DispatchedOpcodes" data-ref-filename="25DispatchedOpcodes">DispatchedOpcodes</a>;</td></tr>
<tr><th id="149">149</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CarriedOver &amp;&amp; <q>"Invalid dispatched instruction"</q>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <dfn class="local col6 decl" id="26RegisterFiles" title='RegisterFiles' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="26RegisterFiles" data-ref-filename="26RegisterFiles">RegisterFiles</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/RegisterFile.h.html#_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv" title='llvm::mca::RegisterFile::getNumRegisterFiles' data-ref="_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv" data-ref-filename="_ZNK4llvm3mca12RegisterFile19getNumRegisterFilesEv">getNumRegisterFiles</a>(), <var>0U</var>);</td></tr>
<tr><th id="152">152</th><td>  <a class="member fn" href="#_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" title='llvm::mca::DispatchStage::notifyInstructionDispatched' data-ref="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" data-ref-filename="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj">notifyInstructionDispatched</a>(<a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarriedOver" title='llvm::mca::DispatchStage::CarriedOver' data-ref="llvm::mca::DispatchStage::CarriedOver" data-ref-filename="llvm..mca..DispatchStage..CarriedOver">CarriedOver</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#26RegisterFiles" title='RegisterFiles' data-ref="26RegisterFiles" data-ref-filename="26RegisterFiles">RegisterFiles</a>, <a class="local col5 ref" href="#25DispatchedOpcodes" title='DispatchedOpcodes' data-ref="25DispatchedOpcodes" data-ref-filename="25DispatchedOpcodes">DispatchedOpcodes</a>);</td></tr>
<tr><th id="153">153</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</a>)</td></tr>
<tr><th id="154">154</th><td>    <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::CarriedOver" title='llvm::mca::DispatchStage::CarriedOver' data-ref="llvm::mca::DispatchStage::CarriedOver" data-ref-filename="llvm..mca..DispatchStage..CarriedOver">CarriedOver</a> <a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#562" title='llvm::mca::InstRef::operator=' data-ref="_ZN4llvm3mca7InstRefaSEOS1_" data-ref-filename="_ZN4llvm3mca7InstRefaSEOS1_">=</a> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a><a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRefC1Ev" title='llvm::mca::InstRef::InstRef' data-ref="_ZN4llvm3mca7InstRefC1Ev" data-ref-filename="_ZN4llvm3mca7InstRefC1Ev">(</a>);</td></tr>
<tr><th id="155">155</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/Error.h.html#_ZN4llvm5ErrorC1EOS0_" title='llvm::Error::Error' data-ref="_ZN4llvm5ErrorC1EOS0_" data-ref-filename="_ZN4llvm5ErrorC1EOS0_"></a><a class="type" href="../../../include/llvm/Support/Error.h.html#llvm::ErrorSuccess" title='llvm::ErrorSuccess' data-ref="llvm::ErrorSuccess" data-ref-filename="llvm..ErrorSuccess">ErrorSuccess</a><a class="ref fn" href="../../../include/llvm/Support/Error.h.html#330" title='llvm::ErrorSuccess::ErrorSuccess' data-ref="_ZN4llvm12ErrorSuccessC1Ev" data-ref-filename="_ZN4llvm12ErrorSuccessC1Ev">(</a>);</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE" title='llvm::mca::DispatchStage::isAvailable' data-ref="_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE">isAvailable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col7 decl" id="27IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="27IR" data-ref-filename="27IR">IR</dfn>) <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col8 decl" id="28Inst" title='Inst' data-type='const llvm::mca::Instruction &amp;' data-ref="28Inst" data-ref-filename="28Inst">Inst</dfn> = *<a class="local col7 ref" href="#27IR" title='IR' data-ref="27IR" data-ref-filename="27IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="160">160</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29NumMicroOps" title='NumMicroOps' data-type='unsigned int' data-ref="29NumMicroOps" data-ref-filename="29NumMicroOps">NumMicroOps</dfn> = <a class="local col8 ref" href="#28Inst" title='Inst' data-ref="28Inst" data-ref-filename="28Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv" title='llvm::mca::InstructionBase::getNumMicroOps' data-ref="_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase14getNumMicroOpsEv">getNumMicroOps</a>();</td></tr>
<tr><th id="161">161</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstrDesc" title='llvm::mca::InstrDesc' data-ref="llvm::mca::InstrDesc" data-ref-filename="llvm..mca..InstrDesc">InstrDesc</a> &amp;<dfn class="local col0 decl" id="30Desc" title='Desc' data-type='const llvm::mca::InstrDesc &amp;' data-ref="30Desc" data-ref-filename="30Desc">Desc</dfn> = <a class="local col8 ref" href="#28Inst" title='Inst' data-ref="28Inst" data-ref-filename="28Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDescEv" title='llvm::mca::InstructionBase::getDesc' data-ref="_ZNK4llvm3mca15InstructionBase7getDescEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDescEv">getDesc</a>();</td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31Required" title='Required' data-type='unsigned int' data-ref="31Required" data-ref-filename="31Required">Required</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col9 ref" href="#29NumMicroOps" title='NumMicroOps' data-ref="29NumMicroOps" data-ref-filename="29NumMicroOps">NumMicroOps</a>, <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>);</td></tr>
<tr><th id="163">163</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Required" title='Required' data-ref="31Required" data-ref-filename="31Required">Required</a> &gt; <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a>)</td></tr>
<tr><th id="164">164</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <b>if</b> (<a class="local col0 ref" href="#30Desc" title='Desc' data-ref="30Desc" data-ref-filename="30Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstrDesc::BeginGroup" title='llvm::mca::InstrDesc::BeginGroup' data-ref="llvm::mca::InstrDesc::BeginGroup" data-ref-filename="llvm..mca..InstrDesc..BeginGroup">BeginGroup</a> &amp;&amp; <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</a> != <a class="member field" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</a>)</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// The dispatch logic doesn't internally buffer instructions.  It only accepts</i></td></tr>
<tr><th id="170">170</th><td><i>  // instructions that can be successfully moved to the next stage during this</i></td></tr>
<tr><th id="171">171</th><td><i>  // same cycle.</i></td></tr>
<tr><th id="172">172</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE" title='llvm::mca::DispatchStage::canDispatch' data-ref="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE">canDispatch</a>(<a class="local col7 ref" href="#27IR" title='IR' data-ref="27IR" data-ref-filename="27IR">IR</a>);</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><a class="type" href="../../../include/llvm/Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <a class="type" href="../../../include/llvm/MCA/Stages/DispatchStage.h.html#llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</a>::<dfn class="virtual decl def fn" id="_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE" title='llvm::mca::DispatchStage::execute' data-ref="_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE">execute</dfn>(<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col2 decl" id="32IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="32IR" data-ref-filename="32IR">IR</dfn>) {</td></tr>
<tr><th id="176">176</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(canDispatch(IR) &amp;&amp; <q>"Cannot dispatch another instruction!"</q>);</td></tr>
<tr><th id="177">177</th><td>  <b>return</b> <a class="member fn" href="#_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE" title='llvm::mca::DispatchStage::dispatch' data-ref="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE" data-ref-filename="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE">dispatch</a>(<a class="ref fn fake" href="../../../include/llvm/MCA/Instruction.h.html#562" title='llvm::mca::InstRef::InstRef' data-ref="_ZN4llvm3mca7InstRefC1ERKS1_" data-ref-filename="_ZN4llvm3mca7InstRefC1ERKS1_"></a><a class="local col2 ref" href="#32IR" title='IR' data-ref="32IR" data-ref-filename="32IR">IR</a>);</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#<span data-ppcond="180">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="181">181</th><td><em>void</em> DispatchStage::dump() <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>  PRF.dump();</td></tr>
<tr><th id="183">183</th><td>  RCU.dump();</td></tr>
<tr><th id="184">184</th><td>}</td></tr>
<tr><th id="185">185</th><td><u>#<span data-ppcond="180">endif</span></u></td></tr>
<tr><th id="186">186</th><td>} <i>// namespace mca</i></td></tr>
<tr><th id="187">187</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="188">188</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>