$date
  Mon Jun 28 17:32:56 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module data_memory $end
$var reg 1 ! clk $end
$var reg 32 " addr[31:0] $end
$var reg 32 # data_in[31:0] $end
$var reg 1 $ memwrite $end
$var reg 32 % data_out[31:0] $end
$comment mem is not handled $end
$upscope $end
$enddefinitions $end
#0
U!
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
U$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
