digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@API" {
"1006682" [label="(Call,gen_helper_write_eflags(cpu_env, cpu_T0,\n                                                tcg_const_i32((TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK))))"];
"1006685" [label="(Call,tcg_const_i32((TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)))"];
"1006686" [label="(Call,TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)"];
"1006688" [label="(Call,AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)"];
"1006690" [label="(Call,ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)"];
"1006692" [label="(Call,NT_MASK |\n                                                               IF_MASK)"];
"1006688" [label="(Call,AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)"];
"1006682" [label="(Call,gen_helper_write_eflags(cpu_env, cpu_T0,\n                                                tcg_const_i32((TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK))))"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1006694" [label="(Identifier,IF_MASK)"];
"1006689" [label="(Identifier,AC_MASK)"];
"1006683" [label="(Identifier,cpu_env)"];
"1006684" [label="(Identifier,cpu_T0)"];
"1006685" [label="(Call,tcg_const_i32((TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)))"];
"1006691" [label="(Identifier,ID_MASK)"];
"1006693" [label="(Identifier,NT_MASK)"];
"1006687" [label="(Identifier,TF_MASK)"];
"1006686" [label="(Call,TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)"];
"1006746" [label="(Identifier,s)"];
"1006690" [label="(Call,ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)"];
"1006692" [label="(Call,NT_MASK |\n                                                               IF_MASK)"];
"1006681" [label="(Block,)"];
"1006682" -> "1006681"  [label="AST: "];
"1006682" -> "1006685"  [label="CFG: "];
"1006683" -> "1006682"  [label="AST: "];
"1006684" -> "1006682"  [label="AST: "];
"1006685" -> "1006682"  [label="AST: "];
"1006746" -> "1006682"  [label="CFG: "];
"1006682" -> "1011840"  [label="DDG: gen_helper_write_eflags(cpu_env, cpu_T0,\n                                                tcg_const_i32((TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK)))"];
"1006682" -> "1011840"  [label="DDG: cpu_T0"];
"1006682" -> "1011840"  [label="DDG: tcg_const_i32((TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK))"];
"1006682" -> "1011840"  [label="DDG: cpu_env"];
"1006685" -> "1006682"  [label="DDG: TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK"];
"1006685" -> "1006686"  [label="CFG: "];
"1006686" -> "1006685"  [label="AST: "];
"1006685" -> "1011840"  [label="DDG: TF_MASK |\n                                                               AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK"];
"1006686" -> "1006685"  [label="DDG: TF_MASK"];
"1006686" -> "1006685"  [label="DDG: AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK"];
"1006686" -> "1006688"  [label="CFG: "];
"1006687" -> "1006686"  [label="AST: "];
"1006688" -> "1006686"  [label="AST: "];
"1006686" -> "1011840"  [label="DDG: AC_MASK |\n                                                               ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK"];
"1006686" -> "1011840"  [label="DDG: TF_MASK"];
"1006688" -> "1006686"  [label="DDG: AC_MASK"];
"1006688" -> "1006686"  [label="DDG: ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK"];
"1006688" -> "1006690"  [label="CFG: "];
"1006689" -> "1006688"  [label="AST: "];
"1006690" -> "1006688"  [label="AST: "];
"1006688" -> "1011840"  [label="DDG: AC_MASK"];
"1006688" -> "1011840"  [label="DDG: ID_MASK |\n                                                               NT_MASK |\n                                                               IF_MASK"];
"1006690" -> "1006688"  [label="DDG: ID_MASK"];
"1006690" -> "1006688"  [label="DDG: NT_MASK |\n                                                               IF_MASK"];
"1006690" -> "1006692"  [label="CFG: "];
"1006691" -> "1006690"  [label="AST: "];
"1006692" -> "1006690"  [label="AST: "];
"1006690" -> "1011840"  [label="DDG: NT_MASK |\n                                                               IF_MASK"];
"1006690" -> "1011840"  [label="DDG: ID_MASK"];
"1006692" -> "1006690"  [label="DDG: NT_MASK"];
"1006692" -> "1006690"  [label="DDG: IF_MASK"];
"1006692" -> "1006694"  [label="CFG: "];
"1006693" -> "1006692"  [label="AST: "];
"1006694" -> "1006692"  [label="AST: "];
"1006692" -> "1011840"  [label="DDG: IF_MASK"];
"1006692" -> "1011840"  [label="DDG: NT_MASK"];
}
