#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Aug 26 12:37:11 2022
# Process ID: 8876
# Current directory: C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1
# Command line: vivado.exe -log fpga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl
# Log file: C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/fpga_top.vds
# Journal file: C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1\vivado.jou
# Running On: DESKTOP-BDA8VGJ, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 25599 MB
#-----------------------------------------------------------
source fpga_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/utils_1/imports/synth_1/fpga_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/utils_1/imports/synth_1/fpga_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1290.293 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:165]
WARNING: [Synth 8-9112] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:175]
INFO: [Synth 8-638] synthesizing module 'fpga_top' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:44]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CLOCK' of component 'clk_wiz_0' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:166]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/clk_wiz_0_stub.vhdl:15]
WARNING: [Synth 8-614] signal 'clock_count' is read in the process but is not in the sensitivity list [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:177]
WARNING: [Synth 8-614] signal 'clk_mic' is read in the process but is not in the sensitivity list [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:177]
INFO: [Synth 8-3491] module 'DFTBD_RAM' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:10' bound to instance 'DFTBD_RAMs' of component 'DFTBD_RAM' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:197]
INFO: [Synth 8-638] synthesizing module 'DFTBD_RAM' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:23]
INFO: [Synth 8-3491] module 'DFTBD_MEM1' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM1_stub.vhdl:5' bound to instance 'DFTBD_RAM1' of component 'DFTBD_MEM1' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:272]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM1' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM2' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM2_stub.vhdl:5' bound to instance 'DFTBD_RAM2' of component 'DFTBD_MEM2' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:282]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM2' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM2_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM8' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM8_stub.vhdl:5' bound to instance 'DFTBD_RAM8' of component 'DFTBD_MEM8' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:292]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM8' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM8_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM3' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM3_stub.vhdl:5' bound to instance 'DFTBD_RAM3' of component 'DFTBD_MEM3' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:302]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM3' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM3_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM4' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM4_stub.vhdl:5' bound to instance 'DFTBD_RAM4' of component 'DFTBD_MEM4' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:312]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM4' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM4_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM5' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM5_stub.vhdl:5' bound to instance 'DFTBD_RAM5' of component 'DFTBD_MEM5' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:322]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM5' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM5_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM6' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM6_stub.vhdl:5' bound to instance 'DFTBD_RAM6' of component 'DFTBD_MEM6' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:332]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM6' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM6_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM7' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM7_stub.vhdl:5' bound to instance 'DFTBD_RAM7' of component 'DFTBD_MEM7' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:342]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM7' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM7_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM1I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM1I_stub.vhdl:5' bound to instance 'DFTBD_RAMI1' of component 'DFTBD_MEM1I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:355]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM1I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM1I_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTB_MEM2I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTB_MEM2I_stub.vhdl:5' bound to instance 'DFTBD_RAMI2' of component 'DFTB_MEM2I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:365]
INFO: [Synth 8-638] synthesizing module 'DFTB_MEM2I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTB_MEM2I_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM3I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM3I_stub.vhdl:5' bound to instance 'DFTBD_RAMI3' of component 'DFTBD_MEM3I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:375]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM3I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM3I_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM4I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM4I_stub.vhdl:5' bound to instance 'DFTBD_RAMI4' of component 'DFTBD_MEM4I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:385]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM4I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM4I_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM5I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM5I_stub.vhdl:5' bound to instance 'DFTBD_RAMI5' of component 'DFTBD_MEM5I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:395]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM5I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM5I_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTDB_MEM6I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTDB_MEM6I_stub.vhdl:5' bound to instance 'DFTBD_RAMI6' of component 'DFTDB_MEM6I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:405]
INFO: [Synth 8-638] synthesizing module 'DFTDB_MEM6I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTDB_MEM6I_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM7I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM7I_stub.vhdl:5' bound to instance 'DFTBD_RAMI7' of component 'DFTBD_MEM7I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:415]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM7I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM7I_stub.vhdl:17]
INFO: [Synth 8-3491] module 'DFTBD_MEM8I' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM8I_stub.vhdl:5' bound to instance 'DFTBD_RAMI8' of component 'DFTBD_MEM8I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:425]
INFO: [Synth 8-638] synthesizing module 'DFTBD_MEM8I' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/DFTBD_MEM8I_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'DFTBD_RAM' (0#1) [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd:23]
INFO: [Synth 8-3491] module 'DFT_loop' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:5' bound to instance 'Series_recombination_loop' of component 'DFT_loop' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:210]
INFO: [Synth 8-638] synthesizing module 'DFT_loop' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:43]
INFO: [Synth 8-3491] module 'dsp_macro_0' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/dsp_macro_0_stub.vhdl:5' bound to instance 'first' of component 'dsp_macro_0' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:162]
INFO: [Synth 8-638] synthesizing module 'dsp_macro_0' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/dsp_macro_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'dsp_macro_0' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/dsp_macro_0_stub.vhdl:5' bound to instance 'firstI' of component 'dsp_macro_0' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:172]
WARNING: [Synth 8-614] signal 'DFT_RESET' is read in the process but is not in the sensitivity list [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:317]
INFO: [Synth 8-256] done synthesizing module 'DFT_loop' (0#1) [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:43]
INFO: [Synth 8-3491] module 'Twiddle_factors' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:35' bound to instance 'TWiddle1' of component 'Twiddle_factors' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Twiddle_factors' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:46]
INFO: [Synth 8-3491] module 'TW_RAM' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/TW_RAM_stub.vhdl:5' bound to instance 'Twiddle_1' of component 'TW_RAM' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:93]
INFO: [Synth 8-638] synthesizing module 'TW_RAM' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/TW_RAM_stub.vhdl:17]
INFO: [Synth 8-3491] module 'TW2_RAM' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/TW2_RAM_stub.vhdl:5' bound to instance 'Twiddle_2' of component 'TW2_RAM' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:103]
INFO: [Synth 8-638] synthesizing module 'TW2_RAM' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/.Xil/Vivado-8876-DESKTOP-BDA8VGJ/realtime/TW2_RAM_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'Twiddle_factors' (0#1) [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:46]
INFO: [Synth 8-3491] module 'shift_reg_input' declared at 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/shift_reg_input.vhd:6' bound to instance 'input' of component 'shift_reg_input' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'shift_reg_input' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/shift_reg_input.vhd:26]
WARNING: [Synth 8-614] signal 'read_en' is read in the process but is not in the sensitivity list [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/shift_reg_input.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'shift_reg_input' (0#1) [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/shift_reg_input.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fpga_top' (0#1) [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element CE_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:204]
WARNING: [Synth 8-6014] Unused sequential element count5_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element rshift2_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element rshift2i_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element TWout3_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element TWout4_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element TWout5_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element TWout6_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element TWout7_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element TW2out3_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element TW2out4_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:131]
WARNING: [Synth 8-6014] Unused sequential element TW2out5_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element TW2out6_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element TW2out7_reg was removed.  [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/Twiddle_factors.vhd:134]
WARNING: [Synth 8-3917] design fpga_top has port order_I[31] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[30] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[29] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[28] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[27] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[26] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[25] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[24] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[23] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[22] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[21] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[20] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[19] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[18] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[17] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[16] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[15] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[14] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[13] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[12] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[11] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[10] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[9] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[0] driven by constant 0
WARNING: [Synth 8-7129] Port DFT_Reset in module shift_reg_input is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.293 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1290.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/TW2_RAM/TW2_RAM/TW2_RAM_in_context.xdc] for cell 'TWiddle1/Twiddle_2'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/TW2_RAM/TW2_RAM/TW2_RAM_in_context.xdc] for cell 'TWiddle1/Twiddle_2'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/TW_RAM/TW_RAM/TW_RAM_in_context.xdc] for cell 'TWiddle1/Twiddle_1'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/TW_RAM/TW_RAM/TW_RAM_in_context.xdc] for cell 'TWiddle1/Twiddle_1'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM8I/DFTBD_MEM8I/DFTBD_MEM8I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI8'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM8I/DFTBD_MEM8I/DFTBD_MEM8I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI8'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM7I/DFTBD_MEM7I/DFTBD_MEM7I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI7'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM7I/DFTBD_MEM7I/DFTBD_MEM7I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI7'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTDB_MEM6I/DFTDB_MEM6I/DFTDB_MEM6I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI6'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTDB_MEM6I/DFTDB_MEM6I/DFTDB_MEM6I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI6'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM5I/DFTBD_MEM5I/DFTBD_MEM5I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI5'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM5I/DFTBD_MEM5I/DFTBD_MEM5I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI5'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM4I/DFTBD_MEM4I/DFTBD_MEM4I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI4'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM4I/DFTBD_MEM4I/DFTBD_MEM4I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI4'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM3I/DFTBD_MEM3I/DFTBD_MEM3I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI3'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM3I/DFTBD_MEM3I/DFTBD_MEM3I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI3'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTB_MEM2I/DFTB_MEM2I/DFTB_MEM2I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI2'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTB_MEM2I/DFTB_MEM2I/DFTB_MEM2I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI2'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM1I_1/DFTBD_MEM1I/DFTBD_MEM1I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI1'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM1I_1/DFTBD_MEM1I/DFTBD_MEM1I_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI1'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM7/DFTBD_MEM7/DFTBD_MEM7_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM7'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM7/DFTBD_MEM7/DFTBD_MEM7_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM7'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM6/DFTBD_MEM6/DFTBD_MEM6_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM6'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM6/DFTBD_MEM6/DFTBD_MEM6_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM6'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM5/DFTBD_MEM5/DFTBD_MEM5_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM5'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM5/DFTBD_MEM5/DFTBD_MEM5_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM5'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM4/DFTBD_MEM4/DFTBD_MEM4_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM4'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM4/DFTBD_MEM4/DFTBD_MEM4_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM4'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM3/DFTBD_MEM3/DFTBD_MEM3_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM3'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM3/DFTBD_MEM3/DFTBD_MEM3_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM3'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM8/DFTBD_MEM8/DFTBD_MEM8_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM8'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM8/DFTBD_MEM8/DFTBD_MEM8_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM8'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM2/DFTBD_MEM2/DFTBD_MEM2_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM2'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM2/DFTBD_MEM2/DFTBD_MEM2_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM2'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM1/DFTBD_MEM1/DFTBD_MEM1_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM1'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM1/DFTBD_MEM1/DFTBD_MEM1_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM1'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/first'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/first'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/firstI'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/firstI'
Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK'
Finished Parsing XDC File [c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK'
Parsing XDC File [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_implementation_FFT.constraints/arty.xdc]
Finished Parsing XDC File [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_implementation_FFT.constraints/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_implementation_FFT.constraints/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1375.574 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM4' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM5' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM6' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM7' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAM8' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI4' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI5' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI6' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI7' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DFTBD_RAMs/DFTBD_RAMI8' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TWiddle1/Twiddle_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TWiddle1/Twiddle_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1377.090 ; gain = 86.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1377.090 ; gain = 86.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  c:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for TWiddle1/Twiddle_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TWiddle1/Twiddle_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CLOCK. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1377.090 ; gain = 86.797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DFT_loop'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                     dft |                              010 |                               01
                  finish |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DFT_loop'
WARNING: [Synth 8-327] inferring latch for variable 'clk_mic_reg' [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:181]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1377.090 ; gain = 86.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   37 Bit       Adders := 2     
	   4 Input   36 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 14    
	   2 Input    9 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 21    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 30    
	   3 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ARG, operation Mode is: A''*B2.
DSP Report: register PPsig2_reg is absorbed into DSP ARG.
DSP Report: register delayed_cos_reg is absorbed into DSP ARG.
DSP Report: register delayed2_cos_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A''*B2.
DSP Report: register PPsig2I_reg is absorbed into DSP ARG.
DSP Report: register delayed_sin_reg is absorbed into DSP ARG.
DSP Report: register delayed2_sin_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A''*B2.
DSP Report: register PPsig2_reg is absorbed into DSP ARG.
DSP Report: register delayed_sin_reg is absorbed into DSP ARG.
DSP Report: register delayed2_sin_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A''*B2.
DSP Report: register PPsig2I_reg is absorbed into DSP ARG.
DSP Report: register delayed_cos_reg is absorbed into DSP ARG.
DSP Report: register delayed2_cos_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
WARNING: [Synth 8-3917] design fpga_top has port order_I[31] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[30] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[29] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[28] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[27] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[26] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[25] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[24] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[23] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[22] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[21] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[20] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[19] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[18] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[17] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[16] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[15] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[14] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[13] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[12] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[11] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[10] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[9] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port order_I[0] driven by constant 0
WARNING: [Synth 8-7129] Port DFT_Reset in module shift_reg_input is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1377.090 ; gain = 86.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DFT_loop    | A''*B2      | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|DFT_loop    | A''*B2      | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|DFT_loop    | A''*B2      | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|DFT_loop    | A''*B2      | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1377.090 ; gain = 86.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1594.277 ; gain = 303.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/I0 (LUT2)
     2: i_1894/O (LUT5)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1894/I4 (LUT5)
     4: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I0 -to O i_1905"
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1913/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1913/I1 (LUT2)
     2: i_1913/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I1 -to O i_1913"
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1913/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1913/I0 (LUT2)
     2: i_1895/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1895/I4 (LUT6)
     4: i_1906/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     5: i_1906/I2 (LUT3)
     6: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     7: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I0 -to O i_1913"
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1911/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1911/I2 (LUT3)
     2: i_1903/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1903/I2 (LUT3)
     4: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     5: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I2 -to O i_1911"
Found timing loop:
     0: i_1908/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1908/I2 (LUT3)
     2: i_1901/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1901/I5 (LUT6)
     4: i_1907/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     5: i_1907/I0 (LUT2)
     6: i_1898/O (LUT5)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     7: i_1898/I4 (LUT5)
     8: i_1908/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I2 -to O i_1908"
Found timing loop:
     0: i_1910/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1910/I2 (LUT3)
     2: i_1902/O (LUT4)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1902/I3 (LUT4)
     4: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     5: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I2 -to O i_1910"
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1912/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1912/I2 (LUT3)
     2: i_1909/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1909/I1 (LUT2)
     4: i_1912/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I2 -to O i_1912"
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1912/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1912/I1 (LUT3)
     2: i_1899/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1899/I1 (LUT2)
     4: i_1912/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I1 -to O i_1912"
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1913/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1913/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1911/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1911/I0 (LUT3)
     2: i_1911/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I0 -to O i_1911"
Found timing loop:
     0: i_1913/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1913/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1908/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1908/I0 (LUT3)
     2: i_1910/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: i_1910/I0 (LUT3)
     4: i_1910/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I0 -to O i_1908"
Found timing loop:
     0: i_1910/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1910/I0 (LUT3)
     2: i_1910/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I0 -to O i_1910"
Found timing loop:
     0: i_1910/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1910/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1911/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1911/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1905/O (LUT2)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1905/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: i_1910/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: i_1910/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
Found timing loop:
     0: clk_mic_reg_i_8/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_8/I4 (LUT6)
     2: clk_mic_reg_i_8/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I4 -to O clk_mic_reg_i_8"
Found timing loop:
     0: clk_mic_reg_i_7/O (LUT5)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_7/I4 (LUT5)
     2: clk_mic_reg_i_7/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I4 -to O clk_mic_reg_i_7"
Found timing loop:
     0: clk_mic_reg_i_3/O (LUT4)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_3/I3 (LUT4)
     2: clk_mic_reg_i_3/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I3 -to O clk_mic_reg_i_3"
Found timing loop:
     0: clk_mic_reg_i_4/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_4/I1 (LUT3)
     2: clk_mic_reg_i_4/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I1 -to O clk_mic_reg_i_4"
Found timing loop:
     0: clk_mic_reg_i_8/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_8/I3 (LUT6)
     2: clk_mic_reg_i_7/O (LUT5)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: clk_mic_reg_i_7/I3 (LUT5)
     4: clk_mic_reg_i_3/O (LUT4)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     5: clk_mic_reg_i_3/I1 (LUT4)
     6: clk_mic_reg_i_4/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     7: clk_mic_reg_i_4/I0 (LUT3)
     8: clk_mic_reg_i_8/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I3 -to O clk_mic_reg_i_8"
Found timing loop:
     0: clk_mic_reg_i_8/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_8/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: clk_mic_reg_i_8/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_8/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Found timing loop:
     0: clk_mic_reg_i_8/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     1: clk_mic_reg_i_8/I0 (LUT6)
     2: clk_mic_reg_i_9/O (LUT3)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
     3: clk_mic_reg_i_9/I0 (LUT3)
     4: clk_mic_reg_i_8/O (LUT6)
      [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:180]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.srcs/sources_1/new/fpga_top.vhd:28]
Inferred a: "set_disable_timing -from I0 -to O clk_mic_reg_i_8"
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DFT_loop    | A''*B'      | 30     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|DFT_loop    | A''*B'      | 30     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|DFT_loop    | A''*B'      | 30     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|DFT_loop    | A''*B'      | 30     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |DFTBD_MEM1    |         1|
|3     |DFTBD_MEM2    |         1|
|4     |DFTBD_MEM8    |         1|
|5     |DFTBD_MEM3    |         1|
|6     |DFTBD_MEM4    |         1|
|7     |DFTBD_MEM5    |         1|
|8     |DFTBD_MEM6    |         1|
|9     |DFTBD_MEM7    |         1|
|10    |DFTBD_MEM1I   |         1|
|11    |DFTB_MEM2I    |         1|
|12    |DFTBD_MEM3I   |         1|
|13    |DFTBD_MEM4I   |         1|
|14    |DFTBD_MEM5I   |         1|
|15    |DFTDB_MEM6I   |         1|
|16    |DFTBD_MEM7I   |         1|
|17    |DFTBD_MEM8I   |         1|
|18    |dsp_macro_0   |         2|
|19    |TW_RAM        |         1|
|20    |TW2_RAM       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |DFTBD_MEM1I_bbox |     1|
|2     |DFTBD_MEM1_bbox  |     1|
|3     |DFTBD_MEM2_bbox  |     1|
|4     |DFTBD_MEM3I_bbox |     1|
|5     |DFTBD_MEM3_bbox  |     1|
|6     |DFTBD_MEM4I_bbox |     1|
|7     |DFTBD_MEM4_bbox  |     1|
|8     |DFTBD_MEM5I_bbox |     1|
|9     |DFTBD_MEM5_bbox  |     1|
|10    |DFTBD_MEM6_bbox  |     1|
|11    |DFTBD_MEM7I_bbox |     1|
|12    |DFTBD_MEM7_bbox  |     1|
|13    |DFTBD_MEM8I_bbox |     1|
|14    |DFTBD_MEM8_bbox  |     1|
|15    |DFTB_MEM2I_bbox  |     1|
|16    |DFTDB_MEM6I_bbox |     1|
|17    |TW2_RAM_bbox     |     1|
|18    |TW_RAM_bbox      |     1|
|19    |clk_wiz_0_bbox   |     1|
|20    |dsp_macro_0_bbox |     2|
|22    |CARRY4           |   158|
|23    |DSP48E1          |     4|
|24    |LUT1             |    59|
|25    |LUT2             |   499|
|26    |LUT3             |   281|
|27    |LUT4             |   194|
|28    |LUT5             |   190|
|29    |LUT6             |   781|
|30    |FDCE             |   491|
|31    |FDPE             |    23|
|32    |FDRE             |   150|
|33    |LDC              |     1|
|34    |IBUF             |     1|
|35    |OBUF             |   136|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1612.277 ; gain = 321.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 34 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1612.277 ; gain = 235.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1612.277 ; gain = 321.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1612.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1612.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: 98ba649f
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 106 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1612.277 ; gain = 321.984
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400_1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 26 12:38:18 2022...
