INFO-FLOW: Workspace /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls opened at Mon Mar 03 00:16:58 EST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(8)
Execute     add_files /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c 
INFO: [HLS 200-10] Adding design file '/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(9)
Execute     add_files -tb /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c 
INFO: [HLS 200-10] Adding test bench file '/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=AES_ECB_encrypt' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=AES_ECB_encrypt' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(7)
Execute     set_top AES_ECB_encrypt 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(1)
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ctf/research/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.52 sec.
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.82 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.array_partition.complete_threshold=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.array_partition.complete_threshold=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(10)
Execute     config_array_partition -complete_threshold=1 
INFO: [XFORM 203-102] Size-based automatic array partition enabled: cut-off elements per dimension is 1.
Command   apply_ini done; 2.9 sec.
Execute   apply_ini /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 7.57 seconds. CPU system time: 0.96 seconds. Elapsed time: 9.16 seconds; current allocated memory: 275.477 MB.
Execute       set_directive_top AES_ECB_encrypt -name=AES_ECB_encrypt 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../../tiny-AES-c-mod/aes.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../tiny-AES-c-mod/aes.c as C
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../tiny-AES-c-mod/aes.c -foptimization-record-file=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ctf/research/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c -hls-platform-db-name=/home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.c.clang.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c -hls-platform-db-name=/home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/clang.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  -directive=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/.systemc_flag -fix-errors /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  -directive=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/all.directive.json -fix-errors /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.clang-tidy.loop-label.err.log
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.23 sec.
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.bc -hls-platform-db-name=/home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.clang.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.92 seconds. CPU system time: 0.92 seconds. Elapsed time: 2.07 seconds; current allocated memory: 277.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.g.bc"  
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.g.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.31 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 3.12 sec.
Execute       run_link_or_opt -opt -out /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=AES_ECB_encrypt -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=AES_ECB_encrypt -reflow-float-conversion -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.27 sec.
Execute       run_link_or_opt -out /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=AES_ECB_encrypt 
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=AES_ECB_encrypt -mllvm -hls-db-dir -mllvm /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=1 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 412 Compile/Link /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 412 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 348 Unroll/Inline (step 1) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 270 Unroll/Inline (step 2) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 228 Unroll/Inline (step 3) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 216 Unroll/Inline (step 4) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 215 Array/Struct (step 1) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 215 Array/Struct (step 2) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 233 Array/Struct (step 3) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 230 Array/Struct (step 4) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 229 Array/Struct (step 5) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 221 Performance (step 1) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 421 Performance (step 2) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 421 Performance (step 3) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 421 Performance (step 4) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 409 HW Transforms (step 1) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 424 HW Transforms (step 2) /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 424 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'xtime' into 'MixColumns' (../../tiny-AES-c-mod/aes.c:301:0)
INFO: [HLS 214-178] Inlining function 'AddRoundKey' into 'Cipher' (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-178] Inlining function 'SubBytes' into 'Cipher' (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-178] Inlining function 'ShiftRows' into 'Cipher' (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-178] Inlining function 'MixColumns' into 'Cipher' (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctx' with compact=bit mode in 1536-bits (../../tiny-AES-c-mod/aes.c:471:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_242_2> at ../../tiny-AES-c-mod/aes.c:242:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_256_2> at ../../tiny-AES-c-mod/aes.c:256:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_424_1> at ../../tiny-AES-c-mod/aes.c:424:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_304_1' is marked as complete unroll implied by the pipeline pragma (../../tiny-AES-c-mod/aes.c:304:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_240_1' is marked as complete unroll implied by the pipeline pragma (../../tiny-AES-c-mod/aes.c:240:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_2' is marked as complete unroll implied by the pipeline pragma (../../tiny-AES-c-mod/aes.c:242:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_1' is marked as complete unroll implied by the pipeline pragma (../../tiny-AES-c-mod/aes.c:254:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_2' is marked as complete unroll implied by the pipeline pragma (../../tiny-AES-c-mod/aes.c:256:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_1' (../../tiny-AES-c-mod/aes.c:304:21) in function 'Cipher' completely with a factor of 4 (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_1' (../../tiny-AES-c-mod/aes.c:240:21) in function 'Cipher' completely with a factor of 4 (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_2' (../../tiny-AES-c-mod/aes.c:242:23) in function 'Cipher' completely with a factor of 4 (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_1' (../../tiny-AES-c-mod/aes.c:254:21) in function 'Cipher' completely with a factor of 4 (../../tiny-AES-c-mod/aes.c:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_2' (../../tiny-AES-c-mod/aes.c:256:23) in function 'Cipher' completely with a factor of 4 (../../tiny-AES-c-mod/aes.c:414:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.1 seconds. CPU system time: 1.26 seconds. Elapsed time: 10.36 seconds; current allocated memory: 279.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 279.352 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top AES_ECB_encrypt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.0.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 279.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.1.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.2.prechk.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 279.879 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.g.1.bc to /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.1.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.1.tmp.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (../../tiny-AES-c-mod/aes.c:239:23)...60 expression(s) balanced.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 303.480 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.2.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(../../tiny-AES-c-mod/aes.c:240:21) and 'VITIS_LOOP_242_2'(../../tiny-AES-c-mod/aes.c:242:23) in function 'Cipher' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_254_1'(../../tiny-AES-c-mod/aes.c:254:21) and 'VITIS_LOOP_256_2'(../../tiny-AES-c-mod/aes.c:256:23) in function 'Cipher' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_240_1'(../../tiny-AES-c-mod/aes.c:240:21) and 'VITIS_LOOP_242_2'(../../tiny-AES-c-mod/aes.c:242:23) in function 'Cipher' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (../../tiny-AES-c-mod/aes.c:240:21) in function 'Cipher'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_1' (../../tiny-AES-c-mod/aes.c:254:21) in function 'Cipher'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (../../tiny-AES-c-mod/aes.c:240:21) in function 'Cipher'.
Execute           auto_get_db
Command         transform done; 0.26 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.3.bc -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 343.781 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.81 sec.
Command     elaborate done; 13.25 sec.
Execute     ap_eval exec zip -j /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'AES_ECB_encrypt' ...
Execute       ap_set_top_model AES_ECB_encrypt 
Execute       get_model_list AES_ECB_encrypt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model AES_ECB_encrypt 
Execute       preproc_iomode -model Cipher 
Execute       preproc_iomode -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       preproc_iomode -model Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       preproc_iomode -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       preproc_iomode -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list AES_ECB_encrypt -filter all-wo-channel 
INFO-FLOW: Model list for configure: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 Cipher_Pipeline_VITIS_LOOP_424_1 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 Cipher AES_ECB_encrypt
INFO-FLOW: Configuring Module : Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       apply_spec_resource_limit Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
INFO-FLOW: Configuring Module : Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       apply_spec_resource_limit Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
INFO-FLOW: Configuring Module : Cipher_Pipeline_VITIS_LOOP_424_1 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       apply_spec_resource_limit Cipher_Pipeline_VITIS_LOOP_424_1 
INFO-FLOW: Configuring Module : Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       apply_spec_resource_limit Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
INFO-FLOW: Configuring Module : Cipher ...
Execute       set_default_model Cipher 
Execute       apply_spec_resource_limit Cipher 
INFO-FLOW: Configuring Module : AES_ECB_encrypt ...
Execute       set_default_model AES_ECB_encrypt 
Execute       apply_spec_resource_limit AES_ECB_encrypt 
INFO-FLOW: Model list for preprocess: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 Cipher_Pipeline_VITIS_LOOP_424_1 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 Cipher AES_ECB_encrypt
INFO-FLOW: Preprocessing Module: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       cdfg_preprocess -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
INFO-FLOW: Preprocessing Module: Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       cdfg_preprocess -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
INFO-FLOW: Preprocessing Module: Cipher_Pipeline_VITIS_LOOP_424_1 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       cdfg_preprocess -model Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_424_1 
INFO-FLOW: Preprocessing Module: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 ...
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       cdfg_preprocess -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
INFO-FLOW: Preprocessing Module: Cipher ...
Execute       set_default_model Cipher 
Execute       cdfg_preprocess -model Cipher 
Execute       rtl_gen_preprocess Cipher 
INFO-FLOW: Preprocessing Module: AES_ECB_encrypt ...
Execute       set_default_model AES_ECB_encrypt 
Execute       cdfg_preprocess -model AES_ECB_encrypt 
Execute       rtl_gen_preprocess AES_ECB_encrypt 
INFO-FLOW: Model list for synthesis: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 Cipher_Pipeline_VITIS_LOOP_424_1 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 Cipher AES_ECB_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       schedule -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_242_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_240_1_VITIS_LOOP_242_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 344.586 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.sched.adb -f 
INFO-FLOW: Finish scheduling Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       bind -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 344.586 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.bind.adb -f 
INFO-FLOW: Finish binding Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       schedule -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_1_VITIS_LOOP_256_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_254_1_VITIS_LOOP_256_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 344.586 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.sched.adb -f 
INFO-FLOW: Finish scheduling Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       bind -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 344.586 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.bind.adb -f 
INFO-FLOW: Finish binding Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Pipeline_VITIS_LOOP_424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       schedule -model Cipher_Pipeline_VITIS_LOOP_424_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_424_1'.
WARNING: [HLS 200-880] The II Violation in module 'Cipher_Pipeline_VITIS_LOOP_424_1' (loop 'VITIS_LOOP_424_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation 8 bit ('sbox_load', ../../tiny-AES-c-mod/aes.c:258->../../tiny-AES-c-mod/aes.c:426) on array 'sbox' and 'xor' operation 8 bit ('Tmp', ../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_424_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 346.527 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.sched.adb -f 
INFO-FLOW: Finish scheduling Cipher_Pipeline_VITIS_LOOP_424_1.
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       bind -model Cipher_Pipeline_VITIS_LOOP_424_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 346.527 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.bind.adb -f 
INFO-FLOW: Finish binding Cipher_Pipeline_VITIS_LOOP_424_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       schedule -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_240_1_VITIS_LOOP_242_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_240_1_VITIS_LOOP_242_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.527 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.sched.adb -f 
INFO-FLOW: Finish scheduling Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.
Execute       set_default_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       bind -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.527 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.bind.adb -f 
INFO-FLOW: Finish binding Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Cipher 
Execute       schedule -model Cipher 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.543 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.sched.adb -f 
INFO-FLOW: Finish scheduling Cipher.
Execute       set_default_model Cipher 
Execute       bind -model Cipher 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.543 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.bind.adb -f 
INFO-FLOW: Finish binding Cipher.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_ECB_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_ECB_encrypt 
Execute       schedule -model AES_ECB_encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.543 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling AES_ECB_encrypt.
Execute       set_default_model AES_ECB_encrypt 
Execute       bind -model AES_ECB_encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.543 MB.
Execute       syn_report -verbosereport -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.bind.adb -f 
INFO-FLOW: Finish binding AES_ECB_encrypt.
Execute       get_model_list AES_ECB_encrypt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       rtl_gen_preprocess Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       rtl_gen_preprocess Cipher 
Execute       rtl_gen_preprocess AES_ECB_encrypt 
INFO-FLOW: Model list for RTL generation: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 Cipher_Pipeline_VITIS_LOOP_424_1 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 Cipher AES_ECB_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -top_prefix AES_ECB_encrypt_ -sub_prefix AES_ECB_encrypt_ -mg_file /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_242_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 346.543 MB.
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -style xilinx -f -lang vhdl -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/vhdl/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -style xilinx -f -lang vlog -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
Execute       syn_report -csynth -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -f -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.adb 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -bindview -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 -p /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -top_prefix AES_ECB_encrypt_ -sub_prefix AES_ECB_encrypt_ -mg_file /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2' pipeline 'VITIS_LOOP_254_1_VITIS_LOOP_256_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 347.574 MB.
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -style xilinx -f -lang vhdl -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/vhdl/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -style xilinx -f -lang vlog -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
Execute       syn_report -csynth -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -f -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.adb 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -bindview -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 -p /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Pipeline_VITIS_LOOP_424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Cipher_Pipeline_VITIS_LOOP_424_1 -top_prefix AES_ECB_encrypt_ -sub_prefix AES_ECB_encrypt_ -mg_file /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Cipher_Pipeline_VITIS_LOOP_424_1' pipeline 'VITIS_LOOP_424_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Cipher_Pipeline_VITIS_LOOP_424_1' is 24672 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Pipeline_VITIS_LOOP_424_1'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 350.797 MB.
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_424_1 -style xilinx -f -lang vhdl -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/vhdl/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_424_1 -style xilinx -f -lang vlog -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1 
Execute       syn_report -csynth -model Cipher_Pipeline_VITIS_LOOP_424_1 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_424_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model Cipher_Pipeline_VITIS_LOOP_424_1 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_424_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model Cipher_Pipeline_VITIS_LOOP_424_1 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_424_1 -f -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.adb 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_424_1 -bindview -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Cipher_Pipeline_VITIS_LOOP_424_1 -p /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -top_prefix AES_ECB_encrypt_ -sub_prefix AES_ECB_encrypt_ -mg_file /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22' pipeline 'VITIS_LOOP_240_1_VITIS_LOOP_242_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.46 seconds; current allocated memory: 358.359 MB.
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -style xilinx -f -lang vhdl -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/vhdl/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       gen_rtl Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -style xilinx -f -lang vlog -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
Execute       syn_report -csynth -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -f -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.adb 
Execute       db_write -model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -bindview -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 -p /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Cipher -top_prefix AES_ECB_encrypt_ -sub_prefix AES_ECB_encrypt_ -mg_file /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [RTMG 210-279] Implementing memory 'AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 359.340 MB.
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl Cipher -style xilinx -f -lang vhdl -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/vhdl/AES_ECB_encrypt_Cipher 
Execute       gen_rtl Cipher -style xilinx -f -lang vlog -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/verilog/AES_ECB_encrypt_Cipher 
Execute       syn_report -csynth -model Cipher -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model Cipher -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/Cipher_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model Cipher -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model Cipher -f -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.adb 
Execute       db_write -model Cipher -bindview -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Cipher -p /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_ECB_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AES_ECB_encrypt -top_prefix  -sub_prefix AES_ECB_encrypt_ -mg_file /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_ECB_encrypt/ctx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_ECB_encrypt/buf_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_ECB_encrypt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_ECB_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 361.027 MB.
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_ECB_encrypt -istop -style xilinx -f -lang vhdl -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/vhdl/AES_ECB_encrypt 
Execute       gen_rtl AES_ECB_encrypt -istop -style xilinx -f -lang vlog -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/verilog/AES_ECB_encrypt 
Execute       syn_report -csynth -model AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/AES_ECB_encrypt_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/AES_ECB_encrypt_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model AES_ECB_encrypt -f -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.adb 
Execute       db_write -model AES_ECB_encrypt -bindview -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_ECB_encrypt -p /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt 
Execute       export_constraint_db -f -tool general -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.constraint.tcl 
Execute       syn_report -designview -model AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.design.xml 
Execute       syn_report -csynthDesign -model AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth.rpt -MHOut /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model AES_ECB_encrypt -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.protoinst 
Execute       sc_get_clocks AES_ECB_encrypt 
Execute       sc_get_portdomain AES_ECB_encrypt 
INFO-FLOW: Model list for RTL component generation: Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 Cipher_Pipeline_VITIS_LOOP_424_1 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 Cipher AES_ECB_encrypt
INFO-FLOW: Handling components in module [Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2] ... 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.compgen.tcl 
INFO-FLOW: Found component AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2] ... 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.compgen.tcl 
INFO-FLOW: Found component AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Cipher_Pipeline_VITIS_LOOP_424_1] ... 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.compgen.tcl 
INFO-FLOW: Found component AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22] ... 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.compgen.tcl 
INFO-FLOW: Found component AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Cipher] ... 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.compgen.tcl 
INFO-FLOW: Found component AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R.
INFO-FLOW: Append model AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R
INFO-FLOW: Handling components in module [AES_ECB_encrypt] ... 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.compgen.tcl 
INFO-FLOW: Append model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2
INFO-FLOW: Append model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2
INFO-FLOW: Append model Cipher_Pipeline_VITIS_LOOP_424_1
INFO-FLOW: Append model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22
INFO-FLOW: Append model Cipher
INFO-FLOW: Append model AES_ECB_encrypt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: AES_ECB_encrypt_flow_control_loop_pipe_sequential_init AES_ECB_encrypt_flow_control_loop_pipe_sequential_init AES_ECB_encrypt_flow_control_loop_pipe_sequential_init AES_ECB_encrypt_flow_control_loop_pipe_sequential_init AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 Cipher_Pipeline_VITIS_LOOP_424_1 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 Cipher AES_ECB_encrypt
INFO-FLOW: Generating /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R
INFO-FLOW: To file: write model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2
INFO-FLOW: To file: write model Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2
INFO-FLOW: To file: write model Cipher_Pipeline_VITIS_LOOP_424_1
INFO-FLOW: To file: write model Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22
INFO-FLOW: To file: write model Cipher
INFO-FLOW: To file: write model AES_ECB_encrypt
INFO-FLOW: Generating /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/vhdl' dstVlogDir='/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/vlog' tclDir='/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db' modelList='AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R
Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2
Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2
Cipher_Pipeline_VITIS_LOOP_424_1
Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22
Cipher
AES_ECB_encrypt
' expOnly='0'
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.compgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.compgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.compgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.compgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.compgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 363.688 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='AES_ECB_encrypt_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name AES_ECB_encrypt
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R
Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2
Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2
Cipher_Pipeline_VITIS_LOOP_424_1
Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22
Cipher
AES_ECB_encrypt
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.compgen.dataonly.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.tbgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.tbgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_424_1.tbgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.tbgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/Cipher.tbgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.constraint.tcl 
Execute       sc_get_clocks AES_ECB_encrypt 
Execute       source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST AES_ECB_encrypt MODULE2INSTS {AES_ECB_encrypt AES_ECB_encrypt Cipher grp_Cipher_fu_34 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289 Cipher_Pipeline_VITIS_LOOP_424_1 grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338} INST2MODULE {AES_ECB_encrypt AES_ECB_encrypt grp_Cipher_fu_34 Cipher grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289 Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297 Cipher_Pipeline_VITIS_LOOP_424_1 grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338 Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22} INSTDATA {AES_ECB_encrypt {DEPTH 1 CHILDREN grp_Cipher_fu_34} grp_Cipher_fu_34 {DEPTH 2 CHILDREN {grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281 grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289 grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297 grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338}} grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281 {DEPTH 3 CHILDREN {}} grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289 {DEPTH 3 CHILDREN {}} grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297 {DEPTH 3 CHILDREN {}} grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338 {DEPTH 3 CHILDREN {}}} MODULEDATA {Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln240_fu_101_p2 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE icmp_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_2_fu_107_p2 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE add_ln240_2 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_124_p2 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE add_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln242_fu_130_p2 SOURCE ../../tiny-AES-c-mod/aes.c:242 VARIABLE icmp_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln239_fu_136_p3 SOURCE ../../tiny-AES-c-mod/aes.c:239 VARIABLE select_ln239 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln240_fu_144_p3 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE select_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_186_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_fu_209_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_fu_218_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_160_p2 SOURCE ../../tiny-AES-c-mod/aes.c:242 VARIABLE add_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln254_fu_105_p2 SOURCE ../../tiny-AES-c-mod/aes.c:254 VARIABLE icmp_ln254 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_1_fu_111_p2 SOURCE ../../tiny-AES-c-mod/aes.c:254 VARIABLE add_ln254_1 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_128_p2 SOURCE ../../tiny-AES-c-mod/aes.c:254 VARIABLE add_ln254 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln256_fu_134_p2 SOURCE ../../tiny-AES-c-mod/aes.c:256 VARIABLE icmp_ln256 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln253_fu_140_p3 SOURCE ../../tiny-AES-c-mod/aes.c:253 VARIABLE select_ln253 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln254_fu_152_p3 SOURCE ../../tiny-AES-c-mod/aes.c:254 VARIABLE select_ln254 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_172_p2 SOURCE ../../tiny-AES-c-mod/aes.c:258 VARIABLE add_ln258 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_183_p2 SOURCE ../../tiny-AES-c-mod/aes.c:256 VARIABLE add_ln256 LOOP VITIS_LOOP_254_1_VITIS_LOOP_256_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Cipher_Pipeline_VITIS_LOOP_424_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln428_fu_697_p2 SOURCE ../../tiny-AES-c-mod/aes.c:428 VARIABLE icmp_ln428 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_fu_829_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tm LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln307_1_fu_1031_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE xor_ln307_1 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tmp_fu_1036_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tmp LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_1_fu_1047_p2 SOURCE ../../tiny-AES-c-mod/aes.c:309 VARIABLE Tm_1 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_2_fu_1058_p2 SOURCE ../../tiny-AES-c-mod/aes.c:310 VARIABLE Tm_2 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_3_fu_1070_p2 SOURCE ../../tiny-AES-c-mod/aes.c:311 VARIABLE Tm_3 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_4_fu_835_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tm_4 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln307_3_fu_1081_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE xor_ln307_3 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tmp_1_fu_1086_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tmp_1 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_5_fu_1097_p2 SOURCE ../../tiny-AES-c-mod/aes.c:309 VARIABLE Tm_5 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_6_fu_1108_p2 SOURCE ../../tiny-AES-c-mod/aes.c:310 VARIABLE Tm_6 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_7_fu_1120_p2 SOURCE ../../tiny-AES-c-mod/aes.c:311 VARIABLE Tm_7 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_8_fu_841_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tm_8 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln307_5_fu_1131_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE xor_ln307_5 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tmp_2_fu_1136_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tmp_2 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_9_fu_1147_p2 SOURCE ../../tiny-AES-c-mod/aes.c:309 VARIABLE Tm_9 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_10_fu_1158_p2 SOURCE ../../tiny-AES-c-mod/aes.c:310 VARIABLE Tm_10 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_11_fu_1170_p2 SOURCE ../../tiny-AES-c-mod/aes.c:311 VARIABLE Tm_11 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_12_fu_847_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tm_12 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln307_7_fu_1181_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE xor_ln307_7 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tmp_3_fu_1186_p2 SOURCE ../../tiny-AES-c-mod/aes.c:307 VARIABLE Tmp_3 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_13_fu_1197_p2 SOURCE ../../tiny-AES-c-mod/aes.c:309 VARIABLE Tm_13 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_14_fu_1208_p2 SOURCE ../../tiny-AES-c-mod/aes.c:310 VARIABLE Tm_14 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Tm_15_fu_1220_p2 SOURCE ../../tiny-AES-c-mod/aes.c:311 VARIABLE Tm_15 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_fu_864_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_fu_1241_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_fu_1249_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_1_fu_1254_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_1 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_2_fu_1260_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_2 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_3_fu_1266_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_3 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_1_fu_872_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_1 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_1_fu_1283_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_1 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_4_fu_1291_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_4 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_5_fu_1296_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_5 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_6_fu_1302_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_6 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_7_fu_1308_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_7 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_715_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_2_fu_880_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_2 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_2_fu_1325_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_2 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_8_fu_1333_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_8 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_9_fu_1339_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_9 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_10_fu_1344_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_10 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_11_fu_1350_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_11 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_3_fu_888_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_3 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_3_fu_1367_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_3 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_12_fu_1375_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_12 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_13_fu_1381_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_13 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_14_fu_1387_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_14 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_1_fu_733_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_1 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_4_fu_896_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_4 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_4_fu_1403_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_4 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_15_fu_1411_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_15 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_16_fu_1416_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_16 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_17_fu_1422_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_17 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_18_fu_1428_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_18 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_2_fu_739_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_2 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_5_fu_904_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_5 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_5_fu_1445_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_5 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_19_fu_1453_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_19 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_20_fu_1458_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_20 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_21_fu_1464_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_21 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_22_fu_1470_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_22 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_3_fu_745_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_3 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_6_fu_912_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_6 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_6_fu_1487_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_6 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_23_fu_1495_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_23 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_24_fu_1501_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_24 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_25_fu_1506_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_25 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_26_fu_1512_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_26 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_7_fu_920_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_7 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_7_fu_1529_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_7 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_27_fu_1537_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_27 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_28_fu_1543_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_28 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_29_fu_1549_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_29 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_4_fu_763_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_4 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_8_fu_928_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_8 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_8_fu_1565_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_8 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_30_fu_1573_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_30 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_31_fu_1578_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_31 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_32_fu_1584_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_32 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_33_fu_1590_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_33 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_5_fu_769_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_5 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_9_fu_936_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_9 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_9_fu_1607_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_9 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_34_fu_1615_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_34 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_35_fu_1620_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_35 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_36_fu_1626_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_36 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_37_fu_1632_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_37 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_6_fu_775_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_6 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_10_fu_944_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_10 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_10_fu_1649_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_10 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_38_fu_1657_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_38 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_39_fu_1663_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_39 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_40_fu_1668_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_40 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_41_fu_1674_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_41 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_7_fu_781_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_7 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_11_fu_952_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_11 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_11_fu_1691_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_11 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_42_fu_1699_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_42 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_43_fu_1705_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_43 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_44_fu_1711_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_44 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_8_fu_787_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_8 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_12_fu_960_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_12 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_12_fu_1727_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_12 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_45_fu_1735_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_45 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_46_fu_1740_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_46 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_47_fu_1746_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_47 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_48_fu_1752_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_48 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_9_fu_793_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_9 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_13_fu_968_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_13 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_13_fu_1769_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_13 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_49_fu_1777_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_49 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_50_fu_1782_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_50 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_51_fu_1788_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_51 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_52_fu_1794_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_52 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_10_fu_799_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244_10 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_14_fu_976_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_14 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_14_fu_1811_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_14 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_53_fu_1819_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_53 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_54_fu_1825_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_54 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_55_fu_1830_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_55 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_56_fu_1836_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_56 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_15_fu_992_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244_15 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln244_15_fu_1853_p3 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE select_ln244_15 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_57_fu_1861_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_57 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_58_fu_1867_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_58 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_59_fu_1873_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244_59 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln424_fu_997_p2 SOURCE ../../tiny-AES-c-mod/aes.c:424 VARIABLE add_ln424 LOOP VITIS_LOOP_424_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln240_fu_103_p2 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE icmp_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_109_p2 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE add_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_1_fu_126_p2 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE add_ln240_1 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln242_fu_132_p2 SOURCE ../../tiny-AES-c-mod/aes.c:242 VARIABLE icmp_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln239_fu_138_p3 SOURCE ../../tiny-AES-c-mod/aes.c:239 VARIABLE select_ln239 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln240_fu_146_p3 SOURCE ../../tiny-AES-c-mod/aes.c:240 VARIABLE select_ln240 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_188_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE add_ln244 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln244_fu_223_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE lshr_ln244 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln244_fu_232_p2 SOURCE ../../tiny-AES-c-mod/aes.c:244 VARIABLE xor_ln244 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_162_p2 SOURCE ../../tiny-AES-c-mod/aes.c:242 VARIABLE add_ln242 LOOP VITIS_LOOP_240_1_VITIS_LOOP_242_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Cipher {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME sbox_U SOURCE {} VARIABLE sbox LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 256 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 0 BRAM 8 URAM 0}} AES_ECB_encrypt {AREA {DSP 0 BRAM 8 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 369.684 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_ECB_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_ECB_encrypt.
Execute       syn_report -model AES_ECB_encrypt -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 149.54 MHz
Command     autosyn done; 4.84 sec.
Command   csynth_design done; 18.34 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls opened at Mon Mar 03 00:18:16 EST 2025
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ctf/research/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.45 sec.
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.71 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.73 sec.
Execute   apply_ini /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(8)
Execute     add_files /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c 
INFO: [HLS 200-10] Adding design file '/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(9)
Execute     add_files -tb /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c 
INFO: [HLS 200-10] Adding test bench file '/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=AES_ECB_encrypt' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=AES_ECB_encrypt' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(7)
Execute     set_top AES_ECB_encrypt 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(1)
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Command       create_platform done; 0.27 sec.
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.array_partition.complete_threshold=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.array_partition.complete_threshold=1' from /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/hls_config.cfg(10)
Execute     config_array_partition -complete_threshold=1 
INFO: [XFORM 203-102] Size-based automatic array partition enabled: cut-off elements per dimension is 1.
Command   apply_ini done; 0.6 sec.
Execute   apply_ini /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/config.cmdline 
Execute   cosim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl
Execute     source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/ctf/research/Xilinx/Vitis_HLS/2024.1/include -I include /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/test.c_pre.c -std=gnu99 -D__DSP48E1__ --gcc-toolchain=/home/ctf/research/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/test.c.clang.autosim-tb.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/test.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/test.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/test.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/test.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: /home/ctf/research/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/ctf/research/Xilinx/Vitis_HLS/2024.1/include -I include /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c -o /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/aes.c_pre.c -std=gnu99 -D__DSP48E1__ --gcc-toolchain=/home/ctf/research/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 > /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.c.clang.autosim-tb.out.log 2> /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/aes.c.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/aes.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/aes.c_pre.c.tb.c std=gnu99 
INFO-FLOW: exec /home/ctf/research/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/aes.c_pre.c.tb.c -- -std=gnu99 -fhls -ferror-limit=0
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.13 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.DependenceCheck.tcl 
Execute     source /home/ctf/research/hls/my_hls/vitis/param_set_1_redo/tiny-aes-ecb-partition-1/AES_ECB_encrypt/hls/.autopilot/db/AES_ECB_encrypt.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 20.83 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.89 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
