#Start recording tcl command: 9/4/2019 08:55:22
#Project Location: C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00; Project name: shiftRL00
prj_project new -name "shiftRL00" -impl "shiftRL0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/div00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/osc00.vhd" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/packagediv00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/topdiv00.vhdl"
prj_project save
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/shiftRL00.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/packageshiftRL00.vhdl"
prj_src add "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/topshiftRL00.vhdl"
prj_run Export -impl shiftRL0 -task Jedecgen
prj_run Export -impl shiftRL0 -task Jedecgen
pgr_project save "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/shiftRL0/shiftRL0.xcf"
prj_src add -exclude "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/shiftRL0/shiftRL0.xcf"
prj_src enable "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/shiftRL0/shiftRL0.xcf"
pgr_program run
pgr_project save "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/shiftRL0/shiftRL0.xcf"
pgr_program set -cable 
pgr_program set -port FTUSB-0
pgr_program run
pgr_project save "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/shiftRL00/shiftRL0/shiftRL0.xcf"
prj_project save
prj_project close
#Stop recording: 9/4/2019 09:46:38
