// Seed: 3651289186
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_10 = 32'd36,
    parameter id_18 = 32'd11
) (
    output id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input logic _id_10,
    input logic id_11,
    output id_12,
    input id_13,
    output id_14,
    output logic id_15,
    output id_16,
    input id_17
);
  logic _id_18, id_19;
  assign id_17 = SystemTFIdentifier((id_12[{id_18, id_10, 1, 1'd0, 1}]), id_18 < {1{1'b0}});
  always id_9 = 1;
  assign id_18 = id_9;
  defparam id_20 = id_20; type_31(
      .id_0(id_14), .id_1(""), .id_2(id_8), .id_3(1), .id_4((!1))
  );
  logic id_21;
  logic id_22;
endmodule
module module_1 (
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input id_10
);
  assign id_8 = id_2, id_1 = id_3;
  assign id_7[1'b0] = 1 === id_4;
  logic id_11;
  assign id_9 = id_1;
  assign id_4 = 1;
  type_16(
      1, id_1 & 1, 1
  );
  always begin
    id_7 <= 1;
    id_10 = 1;
  end
  logic id_12;
endmodule
