 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000000000 PCOUT: 0000000000000010
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000000 reg2Data: 0000000000000000 PC: 0000000000000000
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000000001 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000000001 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000000 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000000001 RAM_DataToWrite_Ex: 0000000000000000 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000000001 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000000010 PCOUT: 0000000000000100
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000001 reg2Data: 0000000000000001 PC: 0000000000000100
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000000010 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000000010 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000001 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000000010 RAM_DataToWrite_Ex: 0000000000000001 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000000010 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000000100 PCOUT: 0000000000000110
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000010 reg2Data: 0000000000000010 PC: 0000000000000110
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000000011 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000000011 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000010 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000000011 RAM_DataToWrite_Ex: 0000000000000010 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000000011 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000000110 PCOUT: 0000000000001000
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000011 reg2Data: 0000000000000011 PC: 0000000000001000
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000000100 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000000100 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000011 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000000100 RAM_DataToWrite_Ex: 0000000000000011 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000000100 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000001000 PCOUT: 0000000000001010
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000100 reg2Data: 0000000000000100 PC: 0000000000001010
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000000101 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000000101 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000100 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000000101 RAM_DataToWrite_Ex: 0000000000000100 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000000101 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000001010 PCOUT: 0000000000001100
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000101 reg2Data: 0000000000000101 PC: 0000000000001100
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000000110 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000000110 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000101 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000000110 RAM_DataToWrite_Ex: 0000000000000101 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000000110 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000001100 PCOUT: 0000000000001110
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000110 reg2Data: 0000000000000110 PC: 0000000000001110
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000000111 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000000111 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000110 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000000111 RAM_DataToWrite_Ex: 0000000000000110 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000000111 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000001110 PCOUT: 0000000000010000
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000000111 reg2Data: 0000000000000111 PC: 0000000000010000
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000001000 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000001000 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000000111 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000001000 RAM_DataToWrite_Ex: 0000000000000111 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000001000 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000010000 PCOUT: 0000000000010010
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000001000 reg2Data: 0000000000001000 PC: 0000000000010010
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000001001 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000001001 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000001000 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000001001 RAM_DataToWrite_Ex: 0000000000001000 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000001001 reg3Addr_WB: 001 writeBackEnable_WB: 1
 ______________________________________________________ 
 CLOCK: 1
Instruction: 0000001001000001 PCtoFetch: 0000000000010010 PCOUT: 0000000000010100
Ra: 001 Rb: 001 Rc: 000 immediate: 0000000000000001 condition: 01 useComplement: 0 opcode: 0000
reg1Data: 0000000000001001 reg2Data: 0000000000001001 PC: 0000000000010100
PCfrom_Ex: 0000000000000000 PCbranchSignal_Ex: 0 reg3Data_Ex: 0000000000001010 reg3Addr_Ex: 001 RAM_Address_Ex: 0000000000001010 RAM_writeEnable_Ex: 0 RAM_DataToWrite_Ex: 0000000000001001 writeBackUseRAM_orALU_Ex: 0 writeBackEnable_Ex: 1 stallInstructionRead_Ex: 0
RAM_Address_Ex: 0000000000001010 RAM_DataToWrite_Ex: 0000000000001001 RAM_writeEnable_Ex: 0 RAM_Data_OUT_MEM: 0000000000000000
reg3Data_WB: 0000000000001010 reg3Addr_WB: 001 writeBackEnable_WB: 1
