
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004738  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404738  00404738  00014738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  00404740  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000184  204009bc  004050fc  000209bc  2**2
                  ALLOC
  4 .stack        00002000  20400b40  00405280  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402b40  00407280  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018e54  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003600  00000000  00000000  00039897  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000059b0  00000000  00000000  0003ce97  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c28  00000000  00000000  00042847  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c40  00000000  00000000  0004346f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020851  00000000  00000000  000440af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000dcac  00000000  00000000  00064900  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c722  00000000  00000000  000725ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000260c  00000000  00000000  000fecd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 2b 40 20 11 14 40 00 0f 14 40 00 0f 14 40 00     @+@ ..@...@...@.
  400010:	0f 14 40 00 0f 14 40 00 0f 14 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	0f 14 40 00 0f 14 40 00 00 00 00 00 0f 14 40 00     ..@...@.......@.
  40003c:	0f 14 40 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ..@...@...@...@.
  40004c:	0f 14 40 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ..@...@...@...@.
  40005c:	0f 14 40 00 0f 14 40 00 00 00 00 00 01 11 40 00     ..@...@.......@.
  40006c:	15 11 40 00 29 11 40 00 0f 14 40 00 0f 14 40 00     ..@.).@...@...@.
  40007c:	0f 14 40 00 3d 11 40 00 51 11 40 00 0f 14 40 00     ..@.=.@.Q.@...@.
  40008c:	0f 14 40 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ..@...@...@...@.
  40009c:	5d 04 40 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ].@...@...@...@.
  4000ac:	0f 14 40 00 0f 14 40 00 1d 10 40 00 0f 14 40 00     ..@...@...@...@.
  4000bc:	0f 14 40 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ..@...@...@...@.
  4000cc:	0f 14 40 00 00 00 00 00 0f 14 40 00 00 00 00 00     ..@.......@.....
  4000dc:	0f 14 40 00 31 10 40 00 0f 14 40 00 0f 14 40 00     ..@.1.@...@...@.
  4000ec:	0f 14 40 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ..@...@...@...@.
  4000fc:	0f 14 40 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ..@...@...@...@.
  40010c:	0f 14 40 00 0f 14 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 0f 14 40 00 0f 14 40 00 0f 14 40 00     ......@...@...@.
  40012c:	0f 14 40 00 0f 14 40 00 00 00 00 00 0f 14 40 00     ..@...@.......@.
  40013c:	0f 14 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	00404740 	.word	0x00404740

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404740 	.word	0x00404740
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	00404740 	.word	0x00404740
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ac:	4b04      	ldr	r3, [pc, #16]	; (4001c0 <AFEC_Temp_callback+0x14>)
  4001ae:	220b      	movs	r2, #11
  4001b0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <AFEC_Temp_callback+0x18>)
  4001b6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001b8:	2201      	movs	r2, #1
  4001ba:	4b03      	ldr	r3, [pc, #12]	; (4001c8 <AFEC_Temp_callback+0x1c>)
  4001bc:	701a      	strb	r2, [r3, #0]
  4001be:	4770      	bx	lr
  4001c0:	4003c000 	.word	0x4003c000
  4001c4:	204009d8 	.word	0x204009d8
  4001c8:	204009dc 	.word	0x204009dc

004001cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ce:	b083      	sub	sp, #12
  4001d0:	4605      	mov	r5, r0
  4001d2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001d4:	2300      	movs	r3, #0
  4001d6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001d8:	4b2a      	ldr	r3, [pc, #168]	; (400284 <usart_serial_getchar+0xb8>)
  4001da:	4298      	cmp	r0, r3
  4001dc:	d013      	beq.n	400206 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b2a      	ldr	r3, [pc, #168]	; (400288 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d018      	beq.n	400216 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001e4:	4b29      	ldr	r3, [pc, #164]	; (40028c <usart_serial_getchar+0xc0>)
  4001e6:	4298      	cmp	r0, r3
  4001e8:	d01d      	beq.n	400226 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4001ea:	4b29      	ldr	r3, [pc, #164]	; (400290 <usart_serial_getchar+0xc4>)
  4001ec:	429d      	cmp	r5, r3
  4001ee:	d022      	beq.n	400236 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4001f0:	4b28      	ldr	r3, [pc, #160]	; (400294 <usart_serial_getchar+0xc8>)
  4001f2:	429d      	cmp	r5, r3
  4001f4:	d027      	beq.n	400246 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4001f6:	4b28      	ldr	r3, [pc, #160]	; (400298 <usart_serial_getchar+0xcc>)
  4001f8:	429d      	cmp	r5, r3
  4001fa:	d02e      	beq.n	40025a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4001fc:	4b27      	ldr	r3, [pc, #156]	; (40029c <usart_serial_getchar+0xd0>)
  4001fe:	429d      	cmp	r5, r3
  400200:	d035      	beq.n	40026e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400202:	b003      	add	sp, #12
  400204:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400206:	461f      	mov	r7, r3
  400208:	4e25      	ldr	r6, [pc, #148]	; (4002a0 <usart_serial_getchar+0xd4>)
  40020a:	4621      	mov	r1, r4
  40020c:	4638      	mov	r0, r7
  40020e:	47b0      	blx	r6
  400210:	2800      	cmp	r0, #0
  400212:	d1fa      	bne.n	40020a <usart_serial_getchar+0x3e>
  400214:	e7e9      	b.n	4001ea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400216:	461f      	mov	r7, r3
  400218:	4e21      	ldr	r6, [pc, #132]	; (4002a0 <usart_serial_getchar+0xd4>)
  40021a:	4621      	mov	r1, r4
  40021c:	4638      	mov	r0, r7
  40021e:	47b0      	blx	r6
  400220:	2800      	cmp	r0, #0
  400222:	d1fa      	bne.n	40021a <usart_serial_getchar+0x4e>
  400224:	e7e4      	b.n	4001f0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e1d      	ldr	r6, [pc, #116]	; (4002a0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x5e>
  400234:	e7df      	b.n	4001f6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e19      	ldr	r6, [pc, #100]	; (4002a0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x6e>
  400244:	e7da      	b.n	4001fc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400246:	461e      	mov	r6, r3
  400248:	4d16      	ldr	r5, [pc, #88]	; (4002a4 <usart_serial_getchar+0xd8>)
  40024a:	a901      	add	r1, sp, #4
  40024c:	4630      	mov	r0, r6
  40024e:	47a8      	blx	r5
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400254:	9b01      	ldr	r3, [sp, #4]
  400256:	7023      	strb	r3, [r4, #0]
  400258:	e7d3      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d11      	ldr	r5, [pc, #68]	; (4002a4 <usart_serial_getchar+0xd8>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
  40026c:	e7c9      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40026e:	461e      	mov	r6, r3
  400270:	4d0c      	ldr	r5, [pc, #48]	; (4002a4 <usart_serial_getchar+0xd8>)
  400272:	a901      	add	r1, sp, #4
  400274:	4630      	mov	r0, r6
  400276:	47a8      	blx	r5
  400278:	2800      	cmp	r0, #0
  40027a:	d1fa      	bne.n	400272 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40027c:	9b01      	ldr	r3, [sp, #4]
  40027e:	7023      	strb	r3, [r4, #0]
}
  400280:	e7bf      	b.n	400202 <usart_serial_getchar+0x36>
  400282:	bf00      	nop
  400284:	400e0800 	.word	0x400e0800
  400288:	400e0a00 	.word	0x400e0a00
  40028c:	400e1a00 	.word	0x400e1a00
  400290:	400e1c00 	.word	0x400e1c00
  400294:	40024000 	.word	0x40024000
  400298:	40028000 	.word	0x40028000
  40029c:	4002c000 	.word	0x4002c000
  4002a0:	004012eb 	.word	0x004012eb
  4002a4:	004013f7 	.word	0x004013f7

004002a8 <usart_serial_putchar>:
{
  4002a8:	b570      	push	{r4, r5, r6, lr}
  4002aa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002ac:	4b2a      	ldr	r3, [pc, #168]	; (400358 <usart_serial_putchar+0xb0>)
  4002ae:	4298      	cmp	r0, r3
  4002b0:	d013      	beq.n	4002da <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002b2:	4b2a      	ldr	r3, [pc, #168]	; (40035c <usart_serial_putchar+0xb4>)
  4002b4:	4298      	cmp	r0, r3
  4002b6:	d019      	beq.n	4002ec <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002b8:	4b29      	ldr	r3, [pc, #164]	; (400360 <usart_serial_putchar+0xb8>)
  4002ba:	4298      	cmp	r0, r3
  4002bc:	d01f      	beq.n	4002fe <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002be:	4b29      	ldr	r3, [pc, #164]	; (400364 <usart_serial_putchar+0xbc>)
  4002c0:	4298      	cmp	r0, r3
  4002c2:	d025      	beq.n	400310 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002c4:	4b28      	ldr	r3, [pc, #160]	; (400368 <usart_serial_putchar+0xc0>)
  4002c6:	4298      	cmp	r0, r3
  4002c8:	d02b      	beq.n	400322 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002ca:	4b28      	ldr	r3, [pc, #160]	; (40036c <usart_serial_putchar+0xc4>)
  4002cc:	4298      	cmp	r0, r3
  4002ce:	d031      	beq.n	400334 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002d0:	4b27      	ldr	r3, [pc, #156]	; (400370 <usart_serial_putchar+0xc8>)
  4002d2:	4298      	cmp	r0, r3
  4002d4:	d037      	beq.n	400346 <usart_serial_putchar+0x9e>
	return 0;
  4002d6:	2000      	movs	r0, #0
}
  4002d8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002da:	461e      	mov	r6, r3
  4002dc:	4d25      	ldr	r5, [pc, #148]	; (400374 <usart_serial_putchar+0xcc>)
  4002de:	4621      	mov	r1, r4
  4002e0:	4630      	mov	r0, r6
  4002e2:	47a8      	blx	r5
  4002e4:	2800      	cmp	r0, #0
  4002e6:	d1fa      	bne.n	4002de <usart_serial_putchar+0x36>
		return 1;
  4002e8:	2001      	movs	r0, #1
  4002ea:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ec:	461e      	mov	r6, r3
  4002ee:	4d21      	ldr	r5, [pc, #132]	; (400374 <usart_serial_putchar+0xcc>)
  4002f0:	4621      	mov	r1, r4
  4002f2:	4630      	mov	r0, r6
  4002f4:	47a8      	blx	r5
  4002f6:	2800      	cmp	r0, #0
  4002f8:	d1fa      	bne.n	4002f0 <usart_serial_putchar+0x48>
		return 1;
  4002fa:	2001      	movs	r0, #1
  4002fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d1c      	ldr	r5, [pc, #112]	; (400374 <usart_serial_putchar+0xcc>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x5a>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400310:	461e      	mov	r6, r3
  400312:	4d18      	ldr	r5, [pc, #96]	; (400374 <usart_serial_putchar+0xcc>)
  400314:	4621      	mov	r1, r4
  400316:	4630      	mov	r0, r6
  400318:	47a8      	blx	r5
  40031a:	2800      	cmp	r0, #0
  40031c:	d1fa      	bne.n	400314 <usart_serial_putchar+0x6c>
		return 1;
  40031e:	2001      	movs	r0, #1
  400320:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400322:	461e      	mov	r6, r3
  400324:	4d14      	ldr	r5, [pc, #80]	; (400378 <usart_serial_putchar+0xd0>)
  400326:	4621      	mov	r1, r4
  400328:	4630      	mov	r0, r6
  40032a:	47a8      	blx	r5
  40032c:	2800      	cmp	r0, #0
  40032e:	d1fa      	bne.n	400326 <usart_serial_putchar+0x7e>
		return 1;
  400330:	2001      	movs	r0, #1
  400332:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400334:	461e      	mov	r6, r3
  400336:	4d10      	ldr	r5, [pc, #64]	; (400378 <usart_serial_putchar+0xd0>)
  400338:	4621      	mov	r1, r4
  40033a:	4630      	mov	r0, r6
  40033c:	47a8      	blx	r5
  40033e:	2800      	cmp	r0, #0
  400340:	d1fa      	bne.n	400338 <usart_serial_putchar+0x90>
		return 1;
  400342:	2001      	movs	r0, #1
  400344:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400346:	461e      	mov	r6, r3
  400348:	4d0b      	ldr	r5, [pc, #44]	; (400378 <usart_serial_putchar+0xd0>)
  40034a:	4621      	mov	r1, r4
  40034c:	4630      	mov	r0, r6
  40034e:	47a8      	blx	r5
  400350:	2800      	cmp	r0, #0
  400352:	d1fa      	bne.n	40034a <usart_serial_putchar+0xa2>
		return 1;
  400354:	2001      	movs	r0, #1
  400356:	bd70      	pop	{r4, r5, r6, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	400e0a00 	.word	0x400e0a00
  400360:	400e1a00 	.word	0x400e1a00
  400364:	400e1c00 	.word	0x400e1c00
  400368:	40024000 	.word	0x40024000
  40036c:	40028000 	.word	0x40028000
  400370:	4002c000 	.word	0x4002c000
  400374:	004012d9 	.word	0x004012d9
  400378:	004013e1 	.word	0x004013e1

0040037c <TC_init>:
 void TC_init(Tc *TC, uint32_t ID_TC,  uint32_t channel, uint32_t freq){
  40037c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400380:	b085      	sub	sp, #20
  400382:	4606      	mov	r6, r0
  400384:	460c      	mov	r4, r1
  400386:	4617      	mov	r7, r2
  400388:	4698      	mov	r8, r3
 pmc_enable_periph_clk(ID_TC);
  40038a:	4608      	mov	r0, r1
  40038c:	4b18      	ldr	r3, [pc, #96]	; (4003f0 <TC_init+0x74>)
  40038e:	4798      	blx	r3
 tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400390:	4d18      	ldr	r5, [pc, #96]	; (4003f4 <TC_init+0x78>)
  400392:	9500      	str	r5, [sp, #0]
  400394:	ab02      	add	r3, sp, #8
  400396:	aa03      	add	r2, sp, #12
  400398:	4629      	mov	r1, r5
  40039a:	4640      	mov	r0, r8
  40039c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 40040c <TC_init+0x90>
  4003a0:	47c8      	blx	r9
 tc_init(TC, channel, ul_tcclks | TC_CMR_CPCTRG);
  4003a2:	9a02      	ldr	r2, [sp, #8]
  4003a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4003a8:	4639      	mov	r1, r7
  4003aa:	4630      	mov	r0, r6
  4003ac:	4b12      	ldr	r3, [pc, #72]	; (4003f8 <TC_init+0x7c>)
  4003ae:	4798      	blx	r3
 tc_write_rc(TC, channel, (ul_sysclk / ul_div) / freq);
  4003b0:	9a03      	ldr	r2, [sp, #12]
  4003b2:	fbb5 f2f2 	udiv	r2, r5, r2
  4003b6:	fbb2 f2f8 	udiv	r2, r2, r8
  4003ba:	4639      	mov	r1, r7
  4003bc:	4630      	mov	r0, r6
  4003be:	4b0f      	ldr	r3, [pc, #60]	; (4003fc <TC_init+0x80>)
  4003c0:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003c2:	b263      	sxtb	r3, r4
  4003c4:	095b      	lsrs	r3, r3, #5
  4003c6:	f004 041f 	and.w	r4, r4, #31
  4003ca:	2201      	movs	r2, #1
  4003cc:	fa02 f404 	lsl.w	r4, r2, r4
  4003d0:	4a0b      	ldr	r2, [pc, #44]	; (400400 <TC_init+0x84>)
  4003d2:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 tc_enable_interrupt(TC, channel, TC_IER_CPCS);
  4003d6:	2210      	movs	r2, #16
  4003d8:	4639      	mov	r1, r7
  4003da:	4630      	mov	r0, r6
  4003dc:	4b09      	ldr	r3, [pc, #36]	; (400404 <TC_init+0x88>)
  4003de:	4798      	blx	r3
 tc_start(TC, channel);
  4003e0:	4639      	mov	r1, r7
  4003e2:	4630      	mov	r0, r6
  4003e4:	4b08      	ldr	r3, [pc, #32]	; (400408 <TC_init+0x8c>)
  4003e6:	4798      	blx	r3
}
  4003e8:	b005      	add	sp, #20
  4003ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4003ee:	bf00      	nop
  4003f0:	00401285 	.word	0x00401285
  4003f4:	11e1a300 	.word	0x11e1a300
  4003f8:	00400a69 	.word	0x00400a69
  4003fc:	00400a8b 	.word	0x00400a8b
  400400:	e000e100 	.word	0xe000e100
  400404:	00400a93 	.word	0x00400a93
  400408:	00400a83 	.word	0x00400a83
  40040c:	00400aa3 	.word	0x00400aa3

00400410 <RTC_init>:
void RTC_init(){
  400410:	b530      	push	{r4, r5, lr}
  400412:	b083      	sub	sp, #12
    pmc_enable_periph_clk(ID_RTC);
  400414:	2002      	movs	r0, #2
  400416:	4b0c      	ldr	r3, [pc, #48]	; (400448 <RTC_init+0x38>)
  400418:	4798      	blx	r3
    rtc_set_hour_mode(RTC, 0);
  40041a:	4c0c      	ldr	r4, [pc, #48]	; (40044c <RTC_init+0x3c>)
  40041c:	2100      	movs	r1, #0
  40041e:	4620      	mov	r0, r4
  400420:	4b0b      	ldr	r3, [pc, #44]	; (400450 <RTC_init+0x40>)
  400422:	4798      	blx	r3
    rtc_set_date(RTC, YEAR, MONTH, DAY, WEEK);
  400424:	2312      	movs	r3, #18
  400426:	9300      	str	r3, [sp, #0]
  400428:	2318      	movs	r3, #24
  40042a:	2204      	movs	r2, #4
  40042c:	f240 71e1 	movw	r1, #2017	; 0x7e1
  400430:	4620      	mov	r0, r4
  400432:	4d08      	ldr	r5, [pc, #32]	; (400454 <RTC_init+0x44>)
  400434:	47a8      	blx	r5
    rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  400436:	2300      	movs	r3, #0
  400438:	2226      	movs	r2, #38	; 0x26
  40043a:	2114      	movs	r1, #20
  40043c:	4620      	mov	r0, r4
  40043e:	4c06      	ldr	r4, [pc, #24]	; (400458 <RTC_init+0x48>)
  400440:	47a0      	blx	r4
}
  400442:	b003      	add	sp, #12
  400444:	bd30      	pop	{r4, r5, pc}
  400446:	bf00      	nop
  400448:	00401285 	.word	0x00401285
  40044c:	400e1860 	.word	0x400e1860
  400450:	00400749 	.word	0x00400749
  400454:	00400951 	.word	0x00400951
  400458:	004007b9 	.word	0x004007b9

0040045c <TC0_Handler>:
}

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void){
  40045c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400460:	b086      	sub	sp, #24
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupção foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  400462:	2100      	movs	r1, #0
  400464:	4817      	ldr	r0, [pc, #92]	; (4004c4 <TC0_Handler+0x68>)
  400466:	4b18      	ldr	r3, [pc, #96]	; (4004c8 <TC0_Handler+0x6c>)
  400468:	4798      	blx	r3
  40046a:	9005      	str	r0, [sp, #20]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40046c:	9b05      	ldr	r3, [sp, #20]
	
	
	rtc_get_date(RTC, &year, &month, &day, &week);
  40046e:	4f17      	ldr	r7, [pc, #92]	; (4004cc <TC0_Handler+0x70>)
  400470:	f8df 8078 	ldr.w	r8, [pc, #120]	; 4004ec <TC0_Handler+0x90>
  400474:	f8df 9078 	ldr.w	r9, [pc, #120]	; 4004f0 <TC0_Handler+0x94>
  400478:	f8df a078 	ldr.w	sl, [pc, #120]	; 4004f4 <TC0_Handler+0x98>
  40047c:	4b14      	ldr	r3, [pc, #80]	; (4004d0 <TC0_Handler+0x74>)
  40047e:	9300      	str	r3, [sp, #0]
  400480:	463b      	mov	r3, r7
  400482:	4642      	mov	r2, r8
  400484:	4649      	mov	r1, r9
  400486:	4650      	mov	r0, sl
  400488:	4c12      	ldr	r4, [pc, #72]	; (4004d4 <TC0_Handler+0x78>)
  40048a:	47a0      	blx	r4
	rtc_get_time(RTC, &hour, &minute, &second);
  40048c:	4e12      	ldr	r6, [pc, #72]	; (4004d8 <TC0_Handler+0x7c>)
  40048e:	4d13      	ldr	r5, [pc, #76]	; (4004dc <TC0_Handler+0x80>)
  400490:	4c13      	ldr	r4, [pc, #76]	; (4004e0 <TC0_Handler+0x84>)
  400492:	4633      	mov	r3, r6
  400494:	462a      	mov	r2, r5
  400496:	4621      	mov	r1, r4
  400498:	4650      	mov	r0, sl
  40049a:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4004f8 <TC0_Handler+0x9c>
  40049e:	47d0      	blx	sl

	//printf("%d graus",	(uint32_t) convert_adc_to_temp(g_ul_value));
	printf("%02d/%02d/%04d - %02d:%02d:%02d\r\n",
  4004a0:	f8d9 3000 	ldr.w	r3, [r9]
  4004a4:	f8d8 2000 	ldr.w	r2, [r8]
  4004a8:	6839      	ldr	r1, [r7, #0]
  4004aa:	6830      	ldr	r0, [r6, #0]
  4004ac:	9002      	str	r0, [sp, #8]
  4004ae:	6828      	ldr	r0, [r5, #0]
  4004b0:	9001      	str	r0, [sp, #4]
  4004b2:	6820      	ldr	r0, [r4, #0]
  4004b4:	9000      	str	r0, [sp, #0]
  4004b6:	480b      	ldr	r0, [pc, #44]	; (4004e4 <TC0_Handler+0x88>)
  4004b8:	4c0b      	ldr	r4, [pc, #44]	; (4004e8 <TC0_Handler+0x8c>)
  4004ba:	47a0      	blx	r4
	month,
	year,
	hour,
	minute,
	second);	//afec_start_software_conversion(AFEC0);
}
  4004bc:	b006      	add	sp, #24
  4004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004c2:	bf00      	nop
  4004c4:	4000c000 	.word	0x4000c000
  4004c8:	00400a9b 	.word	0x00400a9b
  4004cc:	20400aa4 	.word	0x20400aa4
  4004d0:	20400a8c 	.word	0x20400a8c
  4004d4:	004008dd 	.word	0x004008dd
  4004d8:	20400a94 	.word	0x20400a94
  4004dc:	20400a98 	.word	0x20400a98
  4004e0:	20400a9c 	.word	0x20400a9c
  4004e4:	00404514 	.word	0x00404514
  4004e8:	00401711 	.word	0x00401711
  4004ec:	20400a90 	.word	0x20400a90
  4004f0:	20400aa0 	.word	0x20400aa0
  4004f4:	400e1860 	.word	0x400e1860
  4004f8:	0040075f 	.word	0x0040075f

004004fc <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4004fc:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  400500:	b095      	sub	sp, #84	; 0x54

	/* Initialize the SAM system. */
	sysclk_init();
  400502:	4b62      	ldr	r3, [pc, #392]	; (40068c <main+0x190>)
  400504:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400506:	200a      	movs	r0, #10
  400508:	4c61      	ldr	r4, [pc, #388]	; (400690 <main+0x194>)
  40050a:	47a0      	blx	r4
  40050c:	200b      	movs	r0, #11
  40050e:	47a0      	blx	r4
  400510:	200c      	movs	r0, #12
  400512:	47a0      	blx	r4
  400514:	2010      	movs	r0, #16
  400516:	47a0      	blx	r4
  400518:	2011      	movs	r0, #17
  40051a:	47a0      	blx	r4
  ioport_init();
  board_init();
  40051c:	4b5d      	ldr	r3, [pc, #372]	; (400694 <main+0x198>)
  40051e:	4798      	blx	r3
  
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400520:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400524:	4b5c      	ldr	r3, [pc, #368]	; (400698 <main+0x19c>)
  400526:	605a      	str	r2, [r3, #4]
  400528:	200e      	movs	r0, #14
  40052a:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40052c:	4e5b      	ldr	r6, [pc, #364]	; (40069c <main+0x1a0>)
  40052e:	4b5c      	ldr	r3, [pc, #368]	; (4006a0 <main+0x1a4>)
  400530:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400532:	4a5c      	ldr	r2, [pc, #368]	; (4006a4 <main+0x1a8>)
  400534:	4b5c      	ldr	r3, [pc, #368]	; (4006a8 <main+0x1ac>)
  400536:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400538:	4a5c      	ldr	r2, [pc, #368]	; (4006ac <main+0x1b0>)
  40053a:	4b5d      	ldr	r3, [pc, #372]	; (4006b0 <main+0x1b4>)
  40053c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40053e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400542:	9305      	str	r3, [sp, #20]
	usart_settings.char_length = opt->charlength;
  400544:	23c0      	movs	r3, #192	; 0xc0
  400546:	9306      	str	r3, [sp, #24]
	usart_settings.parity_type = opt->paritytype;
  400548:	f44f 6700 	mov.w	r7, #2048	; 0x800
  40054c:	9707      	str	r7, [sp, #28]
	usart_settings.stop_bits= opt->stopbits;
  40054e:	2500      	movs	r5, #0
  400550:	9508      	str	r5, [sp, #32]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400552:	9509      	str	r5, [sp, #36]	; 0x24
  400554:	200e      	movs	r0, #14
  400556:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  400558:	4a56      	ldr	r2, [pc, #344]	; (4006b4 <main+0x1b8>)
  40055a:	a905      	add	r1, sp, #20
  40055c:	4630      	mov	r0, r6
  40055e:	4b56      	ldr	r3, [pc, #344]	; (4006b8 <main+0x1bc>)
  400560:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400562:	4630      	mov	r0, r6
  400564:	4b55      	ldr	r3, [pc, #340]	; (4006bc <main+0x1c0>)
  400566:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400568:	4630      	mov	r0, r6
  40056a:	4b55      	ldr	r3, [pc, #340]	; (4006c0 <main+0x1c4>)
  40056c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40056e:	4e55      	ldr	r6, [pc, #340]	; (4006c4 <main+0x1c8>)
  400570:	6833      	ldr	r3, [r6, #0]
  400572:	4629      	mov	r1, r5
  400574:	6898      	ldr	r0, [r3, #8]
  400576:	4c54      	ldr	r4, [pc, #336]	; (4006c8 <main+0x1cc>)
  400578:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40057a:	6833      	ldr	r3, [r6, #0]
  40057c:	4629      	mov	r1, r5
  40057e:	6858      	ldr	r0, [r3, #4]
  400580:	47a0      	blx	r4

  /* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  400582:	4852      	ldr	r0, [pc, #328]	; (4006cc <main+0x1d0>)
  400584:	4b52      	ldr	r3, [pc, #328]	; (4006d0 <main+0x1d4>)
  400586:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400588:	4c52      	ldr	r4, [pc, #328]	; (4006d4 <main+0x1d8>)
  40058a:	4620      	mov	r0, r4
  40058c:	4b52      	ldr	r3, [pc, #328]	; (4006d8 <main+0x1dc>)
  40058e:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400590:	a80e      	add	r0, sp, #56	; 0x38
  400592:	4b52      	ldr	r3, [pc, #328]	; (4006dc <main+0x1e0>)
  400594:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400596:	a90e      	add	r1, sp, #56	; 0x38
  400598:	4620      	mov	r0, r4
  40059a:	4b51      	ldr	r3, [pc, #324]	; (4006e0 <main+0x1e4>)
  40059c:	4798      	blx	r3
	reg = afec->AFEC_MR;
  40059e:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4005a0:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  4005a4:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  4005a6:	2301      	movs	r3, #1
  4005a8:	4a4e      	ldr	r2, [pc, #312]	; (4006e4 <main+0x1e8>)
  4005aa:	210b      	movs	r1, #11
  4005ac:	4620      	mov	r0, r4
  4005ae:	4e4e      	ldr	r6, [pc, #312]	; (4006e8 <main+0x1ec>)
  4005b0:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  4005b2:	a80d      	add	r0, sp, #52	; 0x34
  4005b4:	4b4d      	ldr	r3, [pc, #308]	; (4006ec <main+0x1f0>)
  4005b6:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  4005b8:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  4005bc:	aa0d      	add	r2, sp, #52	; 0x34
  4005be:	210b      	movs	r1, #11
  4005c0:	4620      	mov	r0, r4
  4005c2:	4b4b      	ldr	r3, [pc, #300]	; (4006f0 <main+0x1f4>)
  4005c4:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4005c6:	230b      	movs	r3, #11
  4005c8:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4005ca:	f44f 7300 	mov.w	r3, #512	; 0x200
  4005ce:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4005d0:	a80b      	add	r0, sp, #44	; 0x2c
  4005d2:	4b48      	ldr	r3, [pc, #288]	; (4006f4 <main+0x1f8>)
  4005d4:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4005d6:	a90b      	add	r1, sp, #44	; 0x2c
  4005d8:	4620      	mov	r0, r4
  4005da:	4b47      	ldr	r3, [pc, #284]	; (4006f8 <main+0x1fc>)
  4005dc:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4005de:	6167      	str	r7, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  4005e0:	2302      	movs	r3, #2
  4005e2:	6023      	str	r3, [r4, #0]

  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);
  
  	rtc_get_time(RTC, &hour, &minute, &second);
  4005e4:	4f45      	ldr	r7, [pc, #276]	; (4006fc <main+0x200>)
  4005e6:	4e46      	ldr	r6, [pc, #280]	; (400700 <main+0x204>)
  4005e8:	f8df 813c 	ldr.w	r8, [pc, #316]	; 400728 <main+0x22c>
  4005ec:	f504 2425 	add.w	r4, r4, #675840	; 0xa5000
  4005f0:	f504 6406 	add.w	r4, r4, #2144	; 0x860
  4005f4:	463b      	mov	r3, r7
  4005f6:	4632      	mov	r2, r6
  4005f8:	4641      	mov	r1, r8
  4005fa:	4620      	mov	r0, r4
  4005fc:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40072c <main+0x230>
  400600:	47c8      	blx	r9
  	rtc_get_date(RTC, &year, &month, &day, &week);
  400602:	f8df 912c 	ldr.w	r9, [pc, #300]	; 400730 <main+0x234>
  400606:	f8df a12c 	ldr.w	sl, [pc, #300]	; 400734 <main+0x238>
  40060a:	4b3e      	ldr	r3, [pc, #248]	; (400704 <main+0x208>)
  40060c:	9300      	str	r3, [sp, #0]
  40060e:	464b      	mov	r3, r9
  400610:	4652      	mov	r2, sl
  400612:	493d      	ldr	r1, [pc, #244]	; (400708 <main+0x20c>)
  400614:	4620      	mov	r0, r4
  400616:	f8df b120 	ldr.w	fp, [pc, #288]	; 400738 <main+0x23c>
  40061a:	47d8      	blx	fp
  
  
	/** Configura RTC */
	RTC_init();
  40061c:	4b3b      	ldr	r3, [pc, #236]	; (40070c <main+0x210>)
  40061e:	4798      	blx	r3
	  
	/** Configura timer 0 */
	TC_init(TC0, ID_TC0, 0, 1);
  400620:	2301      	movs	r3, #1
  400622:	462a      	mov	r2, r5
  400624:	2117      	movs	r1, #23
  400626:	483a      	ldr	r0, [pc, #232]	; (400710 <main+0x214>)
  400628:	f8df b110 	ldr.w	fp, [pc, #272]	; 40073c <main+0x240>
  40062c:	47d8      	blx	fp


	printf("%02d:%02d:%02d\r\n",
  40062e:	683b      	ldr	r3, [r7, #0]
  400630:	6832      	ldr	r2, [r6, #0]
  400632:	f8d8 1000 	ldr.w	r1, [r8]
  400636:	4837      	ldr	r0, [pc, #220]	; (400714 <main+0x218>)
  400638:	f8df b104 	ldr.w	fp, [pc, #260]	; 400740 <main+0x244>
  40063c:	47d8      	blx	fp
	hour,
	minute,
	second);	//afec_start_software_conversion(AFEC0);
		
	/* configura alarme do RTC */
	rtc_set_date_alarm(RTC, 0, month, 0, day);
  40063e:	f8da 2000 	ldr.w	r2, [sl]
  400642:	f8d9 3000 	ldr.w	r3, [r9]
  400646:	9300      	str	r3, [sp, #0]
  400648:	462b      	mov	r3, r5
  40064a:	4629      	mov	r1, r5
  40064c:	4620      	mov	r0, r4
  40064e:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 400744 <main+0x248>
  400652:	47c8      	blx	r9
	rtc_set_time_alarm(RTC, 0, hour, 0, minute, 1, second);
  400654:	f8d8 2000 	ldr.w	r2, [r8]
  400658:	683b      	ldr	r3, [r7, #0]
  40065a:	9302      	str	r3, [sp, #8]
  40065c:	2301      	movs	r3, #1
  40065e:	9301      	str	r3, [sp, #4]
  400660:	6833      	ldr	r3, [r6, #0]
  400662:	9300      	str	r3, [sp, #0]
  400664:	462b      	mov	r3, r5
  400666:	4629      	mov	r1, r5
  400668:	4620      	mov	r0, r4
  40066a:	4c2b      	ldr	r4, [pc, #172]	; (400718 <main+0x21c>)
  40066c:	47a0      	blx	r4
	
	while (1) {
		if(is_conversion_done == true) {
  40066e:	4c2b      	ldr	r4, [pc, #172]	; (40071c <main+0x220>)
  400670:	4e18      	ldr	r6, [pc, #96]	; (4006d4 <main+0x1d8>)
			is_conversion_done = false;
			
			//printf("Temp : ????? \r\n", (uint32_t) convert_adc_to_temp(g_ul_value));
			afec_start_software_conversion(AFEC0);
			delay_s(1);
  400672:	4d2b      	ldr	r5, [pc, #172]	; (400720 <main+0x224>)
		if(is_conversion_done == true) {
  400674:	7823      	ldrb	r3, [r4, #0]
  400676:	2b00      	cmp	r3, #0
  400678:	d0fc      	beq.n	400674 <main+0x178>
			is_conversion_done = false;
  40067a:	2300      	movs	r3, #0
  40067c:	7023      	strb	r3, [r4, #0]
  40067e:	2302      	movs	r3, #2
  400680:	6033      	str	r3, [r6, #0]
			delay_s(1);
  400682:	4628      	mov	r0, r5
  400684:	4b27      	ldr	r3, [pc, #156]	; (400724 <main+0x228>)
  400686:	4798      	blx	r3
  400688:	e7f4      	b.n	400674 <main+0x178>
  40068a:	bf00      	nop
  40068c:	00400b15 	.word	0x00400b15
  400690:	00401285 	.word	0x00401285
  400694:	00400c11 	.word	0x00400c11
  400698:	400e1850 	.word	0x400e1850
  40069c:	40028000 	.word	0x40028000
  4006a0:	20400ab8 	.word	0x20400ab8
  4006a4:	004002a9 	.word	0x004002a9
  4006a8:	20400ab4 	.word	0x20400ab4
  4006ac:	004001cd 	.word	0x004001cd
  4006b0:	20400ab0 	.word	0x20400ab0
  4006b4:	08f0d180 	.word	0x08f0d180
  4006b8:	00401381 	.word	0x00401381
  4006bc:	004013d5 	.word	0x004013d5
  4006c0:	004013db 	.word	0x004013db
  4006c4:	20400010 	.word	0x20400010
  4006c8:	0040184d 	.word	0x0040184d
  4006cc:	00404538 	.word	0x00404538
  4006d0:	0040183d 	.word	0x0040183d
  4006d4:	4003c000 	.word	0x4003c000
  4006d8:	00401045 	.word	0x00401045
  4006dc:	00400e75 	.word	0x00400e75
  4006e0:	00400ec5 	.word	0x00400ec5
  4006e4:	004001ad 	.word	0x004001ad
  4006e8:	00400fc5 	.word	0x00400fc5
  4006ec:	00400ea5 	.word	0x00400ea5
  4006f0:	00400e31 	.word	0x00400e31
  4006f4:	00400eaf 	.word	0x00400eaf
  4006f8:	00400e61 	.word	0x00400e61
  4006fc:	20400a94 	.word	0x20400a94
  400700:	20400a98 	.word	0x20400a98
  400704:	20400a8c 	.word	0x20400a8c
  400708:	20400aa0 	.word	0x20400aa0
  40070c:	00400411 	.word	0x00400411
  400710:	4000c000 	.word	0x4000c000
  400714:	00404598 	.word	0x00404598
  400718:	00400849 	.word	0x00400849
  40071c:	204009dc 	.word	0x204009dc
  400720:	0303af6b 	.word	0x0303af6b
  400724:	20400001 	.word	0x20400001
  400728:	20400a9c 	.word	0x20400a9c
  40072c:	0040075f 	.word	0x0040075f
  400730:	20400aa4 	.word	0x20400aa4
  400734:	20400a90 	.word	0x20400a90
  400738:	004008dd 	.word	0x004008dd
  40073c:	0040037d 	.word	0x0040037d
  400740:	00401711 	.word	0x00401711
  400744:	00400a09 	.word	0x00400a09

00400748 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400748:	b921      	cbnz	r1, 400754 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  40074a:	6843      	ldr	r3, [r0, #4]
  40074c:	f023 0301 	bic.w	r3, r3, #1
  400750:	6043      	str	r3, [r0, #4]
  400752:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400754:	6843      	ldr	r3, [r0, #4]
  400756:	f043 0301 	orr.w	r3, r3, #1
  40075a:	6043      	str	r3, [r0, #4]
  40075c:	4770      	bx	lr

0040075e <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  40075e:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  400760:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  400762:	6884      	ldr	r4, [r0, #8]
  400764:	42a5      	cmp	r5, r4
  400766:	d003      	beq.n	400770 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400768:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40076a:	6884      	ldr	r4, [r0, #8]
  40076c:	42ac      	cmp	r4, r5
  40076e:	d1fb      	bne.n	400768 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  400770:	b161      	cbz	r1, 40078c <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400772:	f3c4 5001 	ubfx	r0, r4, #20, #2
  400776:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  40077a:	f3c4 4003 	ubfx	r0, r4, #16, #4
  40077e:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  400782:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  400786:	bf18      	it	ne
  400788:	300c      	addne	r0, #12
  40078a:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  40078c:	b142      	cbz	r2, 4007a0 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  40078e:	f3c4 3102 	ubfx	r1, r4, #12, #3
  400792:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  400796:	f3c4 2003 	ubfx	r0, r4, #8, #4
  40079a:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  40079e:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  4007a0:	b143      	cbz	r3, 4007b4 <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4007a2:	f3c4 1202 	ubfx	r2, r4, #4, #3
  4007a6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4007aa:	f004 040f 	and.w	r4, r4, #15
  4007ae:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4007b2:	601c      	str	r4, [r3, #0]
	}
}
  4007b4:	bc30      	pop	{r4, r5}
  4007b6:	4770      	bx	lr

004007b8 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4007b8:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4007ba:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4007bc:	f014 0f01 	tst.w	r4, #1
  4007c0:	d005      	beq.n	4007ce <rtc_set_time+0x16>
  4007c2:	290c      	cmp	r1, #12
  4007c4:	d903      	bls.n	4007ce <rtc_set_time+0x16>
			ul_hour -= 12;
  4007c6:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4007c8:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4007cc:	e000      	b.n	4007d0 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4007ce:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4007d0:	4c1c      	ldr	r4, [pc, #112]	; (400844 <rtc_set_time+0x8c>)
  4007d2:	fba4 5603 	umull	r5, r6, r4, r3
  4007d6:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4007d8:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4007dc:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4007e0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4007e4:	fba4 6502 	umull	r6, r5, r4, r2
  4007e8:	08ed      	lsrs	r5, r5, #3
  4007ea:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4007ee:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4007f2:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  4007f6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  4007fa:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4007fc:	fba4 4201 	umull	r4, r2, r4, r1
  400800:	08d2      	lsrs	r2, r2, #3
  400802:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400806:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40080a:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40080e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400812:	6983      	ldr	r3, [r0, #24]
  400814:	f013 0f04 	tst.w	r3, #4
  400818:	d0fb      	beq.n	400812 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40081a:	6803      	ldr	r3, [r0, #0]
  40081c:	f043 0301 	orr.w	r3, r3, #1
  400820:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400822:	6983      	ldr	r3, [r0, #24]
  400824:	f013 0f01 	tst.w	r3, #1
  400828:	d0fb      	beq.n	400822 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40082a:	2301      	movs	r3, #1
  40082c:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40082e:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400830:	6803      	ldr	r3, [r0, #0]
  400832:	f023 0301 	bic.w	r3, r3, #1
  400836:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400838:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40083a:	f000 0001 	and.w	r0, r0, #1
  40083e:	bcf0      	pop	{r4, r5, r6, r7}
  400840:	4770      	bx	lr
  400842:	bf00      	nop
  400844:	cccccccd 	.word	0xcccccccd

00400848 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  400848:	b5f0      	push	{r4, r5, r6, r7, lr}
  40084a:	9c05      	ldr	r4, [sp, #20]
  40084c:	9d06      	ldr	r5, [sp, #24]
  40084e:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  400850:	460e      	mov	r6, r1
  400852:	b1b1      	cbz	r1, 400882 <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400854:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  400856:	f011 0f01 	tst.w	r1, #1
  40085a:	d005      	beq.n	400868 <rtc_set_time_alarm+0x20>
  40085c:	2a0c      	cmp	r2, #12
  40085e:	d903      	bls.n	400868 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  400860:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  400862:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  400866:	e000      	b.n	40086a <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  400868:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40086a:	4919      	ldr	r1, [pc, #100]	; (4008d0 <rtc_set_time_alarm+0x88>)
  40086c:	fba1 e102 	umull	lr, r1, r1, r2
  400870:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400872:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  400876:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  40087a:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40087c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  400880:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  400882:	b15b      	cbz	r3, 40089c <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400884:	4b12      	ldr	r3, [pc, #72]	; (4008d0 <rtc_set_time_alarm+0x88>)
  400886:	fba3 2304 	umull	r2, r3, r3, r4
  40088a:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40088c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400890:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  400894:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400896:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  40089a:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  40089c:	b155      	cbz	r5, 4008b4 <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40089e:	4b0c      	ldr	r3, [pc, #48]	; (4008d0 <rtc_set_time_alarm+0x88>)
  4008a0:	fba3 2307 	umull	r2, r3, r3, r7
  4008a4:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4008a6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4008aa:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4008ae:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  4008b2:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4008b4:	6902      	ldr	r2, [r0, #16]
  4008b6:	4b07      	ldr	r3, [pc, #28]	; (4008d4 <rtc_set_time_alarm+0x8c>)
  4008b8:	4013      	ands	r3, r2
  4008ba:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  4008bc:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4008be:	6902      	ldr	r2, [r0, #16]
  4008c0:	4b05      	ldr	r3, [pc, #20]	; (4008d8 <rtc_set_time_alarm+0x90>)
  4008c2:	4313      	orrs	r3, r2
  4008c4:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  4008c6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4008c8:	f000 0004 	and.w	r0, r0, #4
  4008cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4008ce:	bf00      	nop
  4008d0:	cccccccd 	.word	0xcccccccd
  4008d4:	ff7f7f7f 	.word	0xff7f7f7f
  4008d8:	00808080 	.word	0x00808080

004008dc <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  4008dc:	b4f0      	push	{r4, r5, r6, r7}
  4008de:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  4008e0:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  4008e2:	68c4      	ldr	r4, [r0, #12]
  4008e4:	42a5      	cmp	r5, r4
  4008e6:	d003      	beq.n	4008f0 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  4008e8:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  4008ea:	68c4      	ldr	r4, [r0, #12]
  4008ec:	42ac      	cmp	r4, r5
  4008ee:	d1fb      	bne.n	4008e8 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  4008f0:	b199      	cbz	r1, 40091a <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4008f2:	f3c4 3003 	ubfx	r0, r4, #12, #4
  4008f6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4008fa:	f3c4 2703 	ubfx	r7, r4, #8, #4
  4008fe:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400902:	f3c4 1002 	ubfx	r0, r4, #4, #3
  400906:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  40090a:	f004 000f 	and.w	r0, r4, #15
  40090e:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400912:	2564      	movs	r5, #100	; 0x64
  400914:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400918:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  40091a:	b142      	cbz	r2, 40092e <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40091c:	f3c4 5000 	ubfx	r0, r4, #20, #1
  400920:	0081      	lsls	r1, r0, #2
  400922:	4408      	add	r0, r1
  400924:	f3c4 4103 	ubfx	r1, r4, #16, #4
  400928:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  40092c:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  40092e:	b143      	cbz	r3, 400942 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400930:	f3c4 7201 	ubfx	r2, r4, #28, #2
  400934:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400938:	f3c4 6103 	ubfx	r1, r4, #24, #4
  40093c:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  400940:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  400942:	b116      	cbz	r6, 40094a <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  400944:	f3c4 5442 	ubfx	r4, r4, #21, #3
  400948:	6034      	str	r4, [r6, #0]
	}
}
  40094a:	bcf0      	pop	{r4, r5, r6, r7}
  40094c:	4770      	bx	lr
	...

00400950 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400950:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400952:	4d2a      	ldr	r5, [pc, #168]	; (4009fc <rtc_set_date+0xac>)
  400954:	fba5 4603 	umull	r4, r6, r5, r3
  400958:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40095a:	9c03      	ldr	r4, [sp, #12]
  40095c:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40095e:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400962:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  400966:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40096a:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40096e:	fba5 6402 	umull	r6, r4, r5, r2
  400972:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400974:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400978:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40097c:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400980:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400984:	4b1e      	ldr	r3, [pc, #120]	; (400a00 <rtc_set_date+0xb0>)
  400986:	fba3 4301 	umull	r4, r3, r3, r1
  40098a:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40098c:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400990:	4b1c      	ldr	r3, [pc, #112]	; (400a04 <rtc_set_date+0xb4>)
  400992:	fba3 4301 	umull	r4, r3, r3, r1
  400996:	095b      	lsrs	r3, r3, #5
  400998:	fba5 6403 	umull	r6, r4, r5, r3
  40099c:	08e4      	lsrs	r4, r4, #3
  40099e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4009a2:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4009a6:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  4009a8:	fba5 4301 	umull	r4, r3, r5, r1
  4009ac:	08db      	lsrs	r3, r3, #3
  4009ae:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  4009b2:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4009b6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  4009ba:	fba5 1503 	umull	r1, r5, r5, r3
  4009be:	08ed      	lsrs	r5, r5, #3
  4009c0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4009c4:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4009c8:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4009cc:	6983      	ldr	r3, [r0, #24]
  4009ce:	f013 0f04 	tst.w	r3, #4
  4009d2:	d0fb      	beq.n	4009cc <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4009d4:	6803      	ldr	r3, [r0, #0]
  4009d6:	f043 0302 	orr.w	r3, r3, #2
  4009da:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4009dc:	6983      	ldr	r3, [r0, #24]
  4009de:	f013 0f01 	tst.w	r3, #1
  4009e2:	d0fb      	beq.n	4009dc <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4009e4:	2301      	movs	r3, #1
  4009e6:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4009e8:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4009ea:	6803      	ldr	r3, [r0, #0]
  4009ec:	f023 0302 	bic.w	r3, r3, #2
  4009f0:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4009f2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4009f4:	f000 0002 	and.w	r0, r0, #2
  4009f8:	bc70      	pop	{r4, r5, r6}
  4009fa:	4770      	bx	lr
  4009fc:	cccccccd 	.word	0xcccccccd
  400a00:	10624dd3 	.word	0x10624dd3
  400a04:	51eb851f 	.word	0x51eb851f

00400a08 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400a08:	b430      	push	{r4, r5}
  400a0a:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400a0c:	460c      	mov	r4, r1
  400a0e:	b151      	cbz	r1, 400a26 <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400a10:	4c12      	ldr	r4, [pc, #72]	; (400a5c <rtc_set_date_alarm+0x54>)
  400a12:	fba4 1402 	umull	r1, r4, r4, r2
  400a16:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400a18:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400a1c:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400a20:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400a22:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  400a26:	b15b      	cbz	r3, 400a40 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400a28:	4a0c      	ldr	r2, [pc, #48]	; (400a5c <rtc_set_date_alarm+0x54>)
  400a2a:	fba2 3205 	umull	r3, r2, r2, r5
  400a2e:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400a30:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  400a34:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  400a38:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400a3a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  400a3e:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400a40:	6942      	ldr	r2, [r0, #20]
  400a42:	4b07      	ldr	r3, [pc, #28]	; (400a60 <rtc_set_date_alarm+0x58>)
  400a44:	4013      	ands	r3, r2
  400a46:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  400a48:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400a4a:	6942      	ldr	r2, [r0, #20]
  400a4c:	4b05      	ldr	r3, [pc, #20]	; (400a64 <rtc_set_date_alarm+0x5c>)
  400a4e:	4313      	orrs	r3, r2
  400a50:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  400a52:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400a54:	f000 0008 	and.w	r0, r0, #8
  400a58:	bc30      	pop	{r4, r5}
  400a5a:	4770      	bx	lr
  400a5c:	cccccccd 	.word	0xcccccccd
  400a60:	7f7fffff 	.word	0x7f7fffff
  400a64:	80800000 	.word	0x80800000

00400a68 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a68:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a6a:	0189      	lsls	r1, r1, #6
  400a6c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a6e:	2402      	movs	r4, #2
  400a70:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a72:	f04f 31ff 	mov.w	r1, #4294967295
  400a76:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400a78:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400a7a:	605a      	str	r2, [r3, #4]
}
  400a7c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a80:	4770      	bx	lr

00400a82 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400a82:	0189      	lsls	r1, r1, #6
  400a84:	2305      	movs	r3, #5
  400a86:	5043      	str	r3, [r0, r1]
  400a88:	4770      	bx	lr

00400a8a <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400a8a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400a8e:	61ca      	str	r2, [r1, #28]
  400a90:	4770      	bx	lr

00400a92 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a92:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400a96:	624a      	str	r2, [r1, #36]	; 0x24
  400a98:	4770      	bx	lr

00400a9a <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a9a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400a9e:	6a08      	ldr	r0, [r1, #32]
}
  400aa0:	4770      	bx	lr

00400aa2 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400aa2:	b4f0      	push	{r4, r5, r6, r7}
  400aa4:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400aa6:	2402      	movs	r4, #2
  400aa8:	9401      	str	r4, [sp, #4]
  400aaa:	2408      	movs	r4, #8
  400aac:	9402      	str	r4, [sp, #8]
  400aae:	2420      	movs	r4, #32
  400ab0:	9403      	str	r4, [sp, #12]
  400ab2:	2480      	movs	r4, #128	; 0x80
  400ab4:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400ab6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400ab8:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400aba:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400abc:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ac0:	d814      	bhi.n	400aec <tc_find_mck_divisor+0x4a>
  400ac2:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400ac4:	42a0      	cmp	r0, r4
  400ac6:	d217      	bcs.n	400af8 <tc_find_mck_divisor+0x56>
  400ac8:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400aca:	af01      	add	r7, sp, #4
  400acc:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400ad0:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400ad4:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400ad6:	4284      	cmp	r4, r0
  400ad8:	d30a      	bcc.n	400af0 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400ada:	4286      	cmp	r6, r0
  400adc:	d90d      	bls.n	400afa <tc_find_mck_divisor+0x58>
			ul_index++) {
  400ade:	3501      	adds	r5, #1
	for (ul_index = 0;
  400ae0:	2d05      	cmp	r5, #5
  400ae2:	d1f3      	bne.n	400acc <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400ae4:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400ae6:	b006      	add	sp, #24
  400ae8:	bcf0      	pop	{r4, r5, r6, r7}
  400aea:	4770      	bx	lr
			return 0;
  400aec:	2000      	movs	r0, #0
  400aee:	e7fa      	b.n	400ae6 <tc_find_mck_divisor+0x44>
  400af0:	2000      	movs	r0, #0
  400af2:	e7f8      	b.n	400ae6 <tc_find_mck_divisor+0x44>
	return 1;
  400af4:	2001      	movs	r0, #1
  400af6:	e7f6      	b.n	400ae6 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400af8:	2500      	movs	r5, #0
	if (p_uldiv) {
  400afa:	b12a      	cbz	r2, 400b08 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400afc:	a906      	add	r1, sp, #24
  400afe:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b02:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b06:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b08:	2b00      	cmp	r3, #0
  400b0a:	d0f3      	beq.n	400af4 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b0c:	601d      	str	r5, [r3, #0]
	return 1;
  400b0e:	2001      	movs	r0, #1
  400b10:	e7e9      	b.n	400ae6 <tc_find_mck_divisor+0x44>
	...

00400b14 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b14:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b16:	4810      	ldr	r0, [pc, #64]	; (400b58 <sysclk_init+0x44>)
  400b18:	4b10      	ldr	r3, [pc, #64]	; (400b5c <sysclk_init+0x48>)
  400b1a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b1c:	213e      	movs	r1, #62	; 0x3e
  400b1e:	2000      	movs	r0, #0
  400b20:	4b0f      	ldr	r3, [pc, #60]	; (400b60 <sysclk_init+0x4c>)
  400b22:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b24:	4c0f      	ldr	r4, [pc, #60]	; (400b64 <sysclk_init+0x50>)
  400b26:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400b28:	2800      	cmp	r0, #0
  400b2a:	d0fc      	beq.n	400b26 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b2c:	4b0e      	ldr	r3, [pc, #56]	; (400b68 <sysclk_init+0x54>)
  400b2e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b30:	4a0e      	ldr	r2, [pc, #56]	; (400b6c <sysclk_init+0x58>)
  400b32:	4b0f      	ldr	r3, [pc, #60]	; (400b70 <sysclk_init+0x5c>)
  400b34:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400b36:	4c0f      	ldr	r4, [pc, #60]	; (400b74 <sysclk_init+0x60>)
  400b38:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b3a:	2800      	cmp	r0, #0
  400b3c:	d0fc      	beq.n	400b38 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400b3e:	2002      	movs	r0, #2
  400b40:	4b0d      	ldr	r3, [pc, #52]	; (400b78 <sysclk_init+0x64>)
  400b42:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b44:	2000      	movs	r0, #0
  400b46:	4b0d      	ldr	r3, [pc, #52]	; (400b7c <sysclk_init+0x68>)
  400b48:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b4a:	4b0d      	ldr	r3, [pc, #52]	; (400b80 <sysclk_init+0x6c>)
  400b4c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b4e:	4802      	ldr	r0, [pc, #8]	; (400b58 <sysclk_init+0x44>)
  400b50:	4b02      	ldr	r3, [pc, #8]	; (400b5c <sysclk_init+0x48>)
  400b52:	4798      	blx	r3
  400b54:	bd10      	pop	{r4, pc}
  400b56:	bf00      	nop
  400b58:	11e1a300 	.word	0x11e1a300
  400b5c:	004015e5 	.word	0x004015e5
  400b60:	00401201 	.word	0x00401201
  400b64:	00401255 	.word	0x00401255
  400b68:	00401265 	.word	0x00401265
  400b6c:	20183f01 	.word	0x20183f01
  400b70:	400e0600 	.word	0x400e0600
  400b74:	00401275 	.word	0x00401275
  400b78:	00401165 	.word	0x00401165
  400b7c:	0040119d 	.word	0x0040119d
  400b80:	004014d9 	.word	0x004014d9

00400b84 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400b88:	b980      	cbnz	r0, 400bac <_read+0x28>
  400b8a:	460c      	mov	r4, r1
  400b8c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400b8e:	2a00      	cmp	r2, #0
  400b90:	dd0f      	ble.n	400bb2 <_read+0x2e>
  400b92:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400b94:	4e08      	ldr	r6, [pc, #32]	; (400bb8 <_read+0x34>)
  400b96:	4d09      	ldr	r5, [pc, #36]	; (400bbc <_read+0x38>)
  400b98:	6830      	ldr	r0, [r6, #0]
  400b9a:	4621      	mov	r1, r4
  400b9c:	682b      	ldr	r3, [r5, #0]
  400b9e:	4798      	blx	r3
		ptr++;
  400ba0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400ba2:	42bc      	cmp	r4, r7
  400ba4:	d1f8      	bne.n	400b98 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400ba6:	4640      	mov	r0, r8
  400ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400bac:	f04f 38ff 	mov.w	r8, #4294967295
  400bb0:	e7f9      	b.n	400ba6 <_read+0x22>
	for (; len > 0; --len) {
  400bb2:	4680      	mov	r8, r0
  400bb4:	e7f7      	b.n	400ba6 <_read+0x22>
  400bb6:	bf00      	nop
  400bb8:	20400ab8 	.word	0x20400ab8
  400bbc:	20400ab0 	.word	0x20400ab0

00400bc0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400bc0:	3801      	subs	r0, #1
  400bc2:	2802      	cmp	r0, #2
  400bc4:	d815      	bhi.n	400bf2 <_write+0x32>
{
  400bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400bca:	460e      	mov	r6, r1
  400bcc:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400bce:	b19a      	cbz	r2, 400bf8 <_write+0x38>
  400bd0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400bd2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400c0c <_write+0x4c>
  400bd6:	4f0c      	ldr	r7, [pc, #48]	; (400c08 <_write+0x48>)
  400bd8:	f8d8 0000 	ldr.w	r0, [r8]
  400bdc:	f815 1b01 	ldrb.w	r1, [r5], #1
  400be0:	683b      	ldr	r3, [r7, #0]
  400be2:	4798      	blx	r3
  400be4:	2800      	cmp	r0, #0
  400be6:	db0a      	blt.n	400bfe <_write+0x3e>
  400be8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400bea:	3c01      	subs	r4, #1
  400bec:	d1f4      	bne.n	400bd8 <_write+0x18>
  400bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400bf2:	f04f 30ff 	mov.w	r0, #4294967295
  400bf6:	4770      	bx	lr
	for (; len != 0; --len) {
  400bf8:	4610      	mov	r0, r2
  400bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400bfe:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400c02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c06:	bf00      	nop
  400c08:	20400ab4 	.word	0x20400ab4
  400c0c:	20400ab8 	.word	0x20400ab8

00400c10 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c12:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c16:	4b5c      	ldr	r3, [pc, #368]	; (400d88 <board_init+0x178>)
  400c18:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c1e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400c22:	4b5a      	ldr	r3, [pc, #360]	; (400d8c <board_init+0x17c>)
  400c24:	2200      	movs	r2, #0
  400c26:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400c2a:	695a      	ldr	r2, [r3, #20]
  400c2c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400c30:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400c32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c36:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400c3a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400c3e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400c42:	f007 0007 	and.w	r0, r7, #7
  400c46:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400c48:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400c4c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400c50:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400c54:	f3bf 8f4f 	dsb	sy
  400c58:	f04f 34ff 	mov.w	r4, #4294967295
  400c5c:	fa04 fc00 	lsl.w	ip, r4, r0
  400c60:	fa06 f000 	lsl.w	r0, r6, r0
  400c64:	fa04 f40e 	lsl.w	r4, r4, lr
  400c68:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400c6c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400c6e:	463a      	mov	r2, r7
  400c70:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400c72:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400c76:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400c7a:	3a01      	subs	r2, #1
  400c7c:	4423      	add	r3, r4
  400c7e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400c82:	d1f6      	bne.n	400c72 <board_init+0x62>
        } while(sets--);
  400c84:	3e01      	subs	r6, #1
  400c86:	4460      	add	r0, ip
  400c88:	f1b6 3fff 	cmp.w	r6, #4294967295
  400c8c:	d1ef      	bne.n	400c6e <board_init+0x5e>
  400c8e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c92:	4b3e      	ldr	r3, [pc, #248]	; (400d8c <board_init+0x17c>)
  400c94:	695a      	ldr	r2, [r3, #20]
  400c96:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400c9a:	615a      	str	r2, [r3, #20]
  400c9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ca0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ca4:	4a3a      	ldr	r2, [pc, #232]	; (400d90 <board_init+0x180>)
  400ca6:	493b      	ldr	r1, [pc, #236]	; (400d94 <board_init+0x184>)
  400ca8:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400caa:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400cae:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400cb0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cb4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400cb8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400cbc:	f022 0201 	bic.w	r2, r2, #1
  400cc0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400cc4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400cc8:	f022 0201 	bic.w	r2, r2, #1
  400ccc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400cd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cd4:	f3bf 8f6f 	isb	sy
  400cd8:	200a      	movs	r0, #10
  400cda:	4c2f      	ldr	r4, [pc, #188]	; (400d98 <board_init+0x188>)
  400cdc:	47a0      	blx	r4
  400cde:	200b      	movs	r0, #11
  400ce0:	47a0      	blx	r4
  400ce2:	200c      	movs	r0, #12
  400ce4:	47a0      	blx	r4
  400ce6:	2010      	movs	r0, #16
  400ce8:	47a0      	blx	r4
  400cea:	2011      	movs	r0, #17
  400cec:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400cee:	4b2b      	ldr	r3, [pc, #172]	; (400d9c <board_init+0x18c>)
  400cf0:	f44f 7280 	mov.w	r2, #256	; 0x100
  400cf4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400cf6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400cfa:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400cfc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400d00:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d04:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d06:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400d0a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400d0c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d10:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400d12:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400d18:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d1a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d1e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d20:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d22:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d26:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400d28:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400d2c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400d30:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400d34:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400d38:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400d3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d3e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d40:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400d46:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d48:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400d4c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d4e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d50:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400d54:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d56:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400d58:	4a11      	ldr	r2, [pc, #68]	; (400da0 <board_init+0x190>)
  400d5a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400d5e:	f043 0310 	orr.w	r3, r3, #16
  400d62:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400d66:	4b0f      	ldr	r3, [pc, #60]	; (400da4 <board_init+0x194>)
  400d68:	2210      	movs	r2, #16
  400d6a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400d6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d70:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d72:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400d78:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d7a:	4311      	orrs	r1, r2
  400d7c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400d7e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d80:	4311      	orrs	r1, r2
  400d82:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400d84:	605a      	str	r2, [r3, #4]
  400d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d88:	400e1850 	.word	0x400e1850
  400d8c:	e000ed00 	.word	0xe000ed00
  400d90:	400e0c00 	.word	0x400e0c00
  400d94:	5a00080c 	.word	0x5a00080c
  400d98:	00401285 	.word	0x00401285
  400d9c:	400e1200 	.word	0x400e1200
  400da0:	40088000 	.word	0x40088000
  400da4:	400e1000 	.word	0x400e1000

00400da8 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400da8:	b570      	push	{r4, r5, r6, lr}
  400daa:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400dac:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400dae:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400db0:	4013      	ands	r3, r2
  400db2:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400db4:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400db6:	4e1c      	ldr	r6, [pc, #112]	; (400e28 <afec_process_callback+0x80>)
  400db8:	4d1c      	ldr	r5, [pc, #112]	; (400e2c <afec_process_callback+0x84>)
  400dba:	42a8      	cmp	r0, r5
  400dbc:	bf14      	ite	ne
  400dbe:	2000      	movne	r0, #0
  400dc0:	2001      	moveq	r0, #1
  400dc2:	0105      	lsls	r5, r0, #4
  400dc4:	e00b      	b.n	400dde <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400dc6:	2c0e      	cmp	r4, #14
  400dc8:	d81e      	bhi.n	400e08 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400dca:	9a01      	ldr	r2, [sp, #4]
  400dcc:	f104 010c 	add.w	r1, r4, #12
  400dd0:	2301      	movs	r3, #1
  400dd2:	408b      	lsls	r3, r1
  400dd4:	4213      	tst	r3, r2
  400dd6:	d110      	bne.n	400dfa <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400dd8:	3401      	adds	r4, #1
  400dda:	2c10      	cmp	r4, #16
  400ddc:	d022      	beq.n	400e24 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400dde:	2c0b      	cmp	r4, #11
  400de0:	d8f1      	bhi.n	400dc6 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400de2:	9a01      	ldr	r2, [sp, #4]
  400de4:	2301      	movs	r3, #1
  400de6:	40a3      	lsls	r3, r4
  400de8:	4213      	tst	r3, r2
  400dea:	d0f5      	beq.n	400dd8 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400dec:	192b      	adds	r3, r5, r4
  400dee:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400df2:	2b00      	cmp	r3, #0
  400df4:	d0f0      	beq.n	400dd8 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400df6:	4798      	blx	r3
  400df8:	e7ee      	b.n	400dd8 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400dfa:	192b      	adds	r3, r5, r4
  400dfc:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400e00:	2b00      	cmp	r3, #0
  400e02:	d0e9      	beq.n	400dd8 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400e04:	4798      	blx	r3
  400e06:	e7e7      	b.n	400dd8 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400e08:	9a01      	ldr	r2, [sp, #4]
  400e0a:	f104 010f 	add.w	r1, r4, #15
  400e0e:	2301      	movs	r3, #1
  400e10:	408b      	lsls	r3, r1
  400e12:	4213      	tst	r3, r2
  400e14:	d0e0      	beq.n	400dd8 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400e16:	192b      	adds	r3, r5, r4
  400e18:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400e1c:	2b00      	cmp	r3, #0
  400e1e:	d0db      	beq.n	400dd8 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400e20:	4798      	blx	r3
  400e22:	e7d9      	b.n	400dd8 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400e24:	b002      	add	sp, #8
  400e26:	bd70      	pop	{r4, r5, r6, pc}
  400e28:	20400abc 	.word	0x20400abc
  400e2c:	40064000 	.word	0x40064000

00400e30 <afec_ch_set_config>:
{
  400e30:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400e32:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400e34:	2301      	movs	r3, #1
  400e36:	408b      	lsls	r3, r1
  400e38:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400e3c:	7815      	ldrb	r5, [r2, #0]
  400e3e:	2d00      	cmp	r5, #0
  400e40:	bf08      	it	eq
  400e42:	2300      	moveq	r3, #0
  400e44:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400e46:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400e48:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400e4a:	004b      	lsls	r3, r1, #1
  400e4c:	2103      	movs	r1, #3
  400e4e:	4099      	lsls	r1, r3
  400e50:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400e54:	7851      	ldrb	r1, [r2, #1]
  400e56:	4099      	lsls	r1, r3
  400e58:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400e5a:	6541      	str	r1, [r0, #84]	; 0x54
}
  400e5c:	bc30      	pop	{r4, r5}
  400e5e:	4770      	bx	lr

00400e60 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400e60:	784b      	ldrb	r3, [r1, #1]
  400e62:	780a      	ldrb	r2, [r1, #0]
  400e64:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400e66:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400e68:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400e6a:	884b      	ldrh	r3, [r1, #2]
  400e6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400e70:	6743      	str	r3, [r0, #116]	; 0x74
  400e72:	4770      	bx	lr

00400e74 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400e74:	2200      	movs	r2, #0
  400e76:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400e78:	4b08      	ldr	r3, [pc, #32]	; (400e9c <afec_get_config_defaults+0x28>)
  400e7a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400e7c:	4b08      	ldr	r3, [pc, #32]	; (400ea0 <afec_get_config_defaults+0x2c>)
  400e7e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400e80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400e84:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400e86:	2302      	movs	r3, #2
  400e88:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400e8a:	2301      	movs	r3, #1
  400e8c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400e8e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400e90:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400e92:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400e94:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400e96:	7583      	strb	r3, [r0, #22]
  400e98:	4770      	bx	lr
  400e9a:	bf00      	nop
  400e9c:	11e1a300 	.word	0x11e1a300
  400ea0:	005b8d80 	.word	0x005b8d80

00400ea4 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400ea4:	2300      	movs	r3, #0
  400ea6:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400ea8:	2301      	movs	r3, #1
  400eaa:	7043      	strb	r3, [r0, #1]
  400eac:	4770      	bx	lr

00400eae <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400eae:	2300      	movs	r3, #0
  400eb0:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400eb2:	2320      	movs	r3, #32
  400eb4:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400eb6:	23ff      	movs	r3, #255	; 0xff
  400eb8:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400eba:	f640 73ff 	movw	r3, #4095	; 0xfff
  400ebe:	8083      	strh	r3, [r0, #4]
  400ec0:	4770      	bx	lr
	...

00400ec4 <afec_init>:
	return afec->AFEC_ISR;
  400ec4:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400ec6:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400eca:	d001      	beq.n	400ed0 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400ecc:	2019      	movs	r0, #25
  400ece:	4770      	bx	lr
{
  400ed0:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400ed2:	2301      	movs	r3, #1
  400ed4:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ed6:	7ccb      	ldrb	r3, [r1, #19]
  400ed8:	2b00      	cmp	r3, #0
  400eda:	bf18      	it	ne
  400edc:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400ee0:	684b      	ldr	r3, [r1, #4]
  400ee2:	688c      	ldr	r4, [r1, #8]
  400ee4:	fbb3 f3f4 	udiv	r3, r3, r4
  400ee8:	3b01      	subs	r3, #1
  400eea:	021b      	lsls	r3, r3, #8
  400eec:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400eee:	68cc      	ldr	r4, [r1, #12]
  400ef0:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400ef4:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400ef6:	7c0c      	ldrb	r4, [r1, #16]
  400ef8:	0624      	lsls	r4, r4, #24
  400efa:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400efe:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400f00:	7c4c      	ldrb	r4, [r1, #17]
  400f02:	0724      	lsls	r4, r4, #28
  400f04:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400f08:	4323      	orrs	r3, r4
  400f0a:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400f0c:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400f0e:	7d0b      	ldrb	r3, [r1, #20]
  400f10:	2b00      	cmp	r3, #0
  400f12:	bf14      	ite	ne
  400f14:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400f18:	2300      	moveq	r3, #0
  400f1a:	680a      	ldr	r2, [r1, #0]
  400f1c:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400f1e:	7d4a      	ldrb	r2, [r1, #21]
  400f20:	2a00      	cmp	r2, #0
  400f22:	bf14      	ite	ne
  400f24:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400f28:	2200      	moveq	r2, #0
			(config->resolution) |
  400f2a:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400f2c:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400f2e:	7d8b      	ldrb	r3, [r1, #22]
  400f30:	021b      	lsls	r3, r3, #8
  400f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400f36:	f043 030c 	orr.w	r3, r3, #12
  400f3a:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400f3e:	4b0f      	ldr	r3, [pc, #60]	; (400f7c <afec_init+0xb8>)
  400f40:	4298      	cmp	r0, r3
  400f42:	d006      	beq.n	400f52 <afec_init+0x8e>
	if(afec == AFEC1) {
  400f44:	4b0e      	ldr	r3, [pc, #56]	; (400f80 <afec_init+0xbc>)
  400f46:	4298      	cmp	r0, r3
  400f48:	d00d      	beq.n	400f66 <afec_init+0xa2>
	return STATUS_OK;
  400f4a:	2000      	movs	r0, #0
}
  400f4c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f50:	4770      	bx	lr
  400f52:	4b0c      	ldr	r3, [pc, #48]	; (400f84 <afec_init+0xc0>)
  400f54:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400f58:	2200      	movs	r2, #0
  400f5a:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400f5e:	428b      	cmp	r3, r1
  400f60:	d1fb      	bne.n	400f5a <afec_init+0x96>
	return STATUS_OK;
  400f62:	2000      	movs	r0, #0
  400f64:	e7f2      	b.n	400f4c <afec_init+0x88>
  400f66:	4b08      	ldr	r3, [pc, #32]	; (400f88 <afec_init+0xc4>)
  400f68:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400f6c:	2200      	movs	r2, #0
  400f6e:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400f72:	428b      	cmp	r3, r1
  400f74:	d1fb      	bne.n	400f6e <afec_init+0xaa>
	return STATUS_OK;
  400f76:	2000      	movs	r0, #0
  400f78:	e7e8      	b.n	400f4c <afec_init+0x88>
  400f7a:	bf00      	nop
  400f7c:	4003c000 	.word	0x4003c000
  400f80:	40064000 	.word	0x40064000
  400f84:	20400ab8 	.word	0x20400ab8
  400f88:	20400afc 	.word	0x20400afc

00400f8c <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400f8c:	4b0c      	ldr	r3, [pc, #48]	; (400fc0 <afec_enable_interrupt+0x34>)
  400f8e:	4299      	cmp	r1, r3
  400f90:	d007      	beq.n	400fa2 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400f92:	290b      	cmp	r1, #11
  400f94:	d80b      	bhi.n	400fae <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400f96:	d006      	beq.n	400fa6 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400f98:	2301      	movs	r3, #1
  400f9a:	fa03 f101 	lsl.w	r1, r3, r1
  400f9e:	6241      	str	r1, [r0, #36]	; 0x24
  400fa0:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400fa2:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400fa4:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400fa6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400faa:	6243      	str	r3, [r0, #36]	; 0x24
  400fac:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400fae:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400fb0:	bf94      	ite	ls
  400fb2:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400fb4:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400fb6:	2301      	movs	r3, #1
  400fb8:	fa03 f101 	lsl.w	r1, r3, r1
  400fbc:	6241      	str	r1, [r0, #36]	; 0x24
  400fbe:	4770      	bx	lr
  400fc0:	47000fff 	.word	0x47000fff

00400fc4 <afec_set_callback>:
{
  400fc4:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400fc6:	4c11      	ldr	r4, [pc, #68]	; (40100c <afec_set_callback+0x48>)
  400fc8:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400fca:	bf0c      	ite	eq
  400fcc:	2410      	moveq	r4, #16
  400fce:	2400      	movne	r4, #0
  400fd0:	440c      	add	r4, r1
  400fd2:	4d0f      	ldr	r5, [pc, #60]	; (401010 <afec_set_callback+0x4c>)
  400fd4:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400fd8:	d10a      	bne.n	400ff0 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400fda:	4a0e      	ldr	r2, [pc, #56]	; (401014 <afec_set_callback+0x50>)
  400fdc:	f44f 7480 	mov.w	r4, #256	; 0x100
  400fe0:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400fe4:	015b      	lsls	r3, r3, #5
  400fe6:	b2db      	uxtb	r3, r3
  400fe8:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400fec:	6054      	str	r4, [r2, #4]
  400fee:	e009      	b.n	401004 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400ff0:	4a08      	ldr	r2, [pc, #32]	; (401014 <afec_set_callback+0x50>)
  400ff2:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400ff6:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400ffa:	015b      	lsls	r3, r3, #5
  400ffc:	b2db      	uxtb	r3, r3
  400ffe:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401002:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  401004:	4b04      	ldr	r3, [pc, #16]	; (401018 <afec_set_callback+0x54>)
  401006:	4798      	blx	r3
  401008:	bd38      	pop	{r3, r4, r5, pc}
  40100a:	bf00      	nop
  40100c:	40064000 	.word	0x40064000
  401010:	20400abc 	.word	0x20400abc
  401014:	e000e100 	.word	0xe000e100
  401018:	00400f8d 	.word	0x00400f8d

0040101c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  40101c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40101e:	4802      	ldr	r0, [pc, #8]	; (401028 <AFEC0_Handler+0xc>)
  401020:	4b02      	ldr	r3, [pc, #8]	; (40102c <AFEC0_Handler+0x10>)
  401022:	4798      	blx	r3
  401024:	bd08      	pop	{r3, pc}
  401026:	bf00      	nop
  401028:	4003c000 	.word	0x4003c000
  40102c:	00400da9 	.word	0x00400da9

00401030 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401030:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  401032:	4802      	ldr	r0, [pc, #8]	; (40103c <AFEC1_Handler+0xc>)
  401034:	4b02      	ldr	r3, [pc, #8]	; (401040 <AFEC1_Handler+0x10>)
  401036:	4798      	blx	r3
  401038:	bd08      	pop	{r3, pc}
  40103a:	bf00      	nop
  40103c:	40064000 	.word	0x40064000
  401040:	00400da9 	.word	0x00400da9

00401044 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401044:	b500      	push	{lr}
  401046:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  401048:	4b13      	ldr	r3, [pc, #76]	; (401098 <afec_enable+0x54>)
  40104a:	4298      	cmp	r0, r3
  40104c:	bf0c      	ite	eq
  40104e:	2028      	moveq	r0, #40	; 0x28
  401050:	201d      	movne	r0, #29
  401052:	4b12      	ldr	r3, [pc, #72]	; (40109c <afec_enable+0x58>)
  401054:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  401056:	4b12      	ldr	r3, [pc, #72]	; (4010a0 <afec_enable+0x5c>)
  401058:	789b      	ldrb	r3, [r3, #2]
  40105a:	2bff      	cmp	r3, #255	; 0xff
  40105c:	d01a      	beq.n	401094 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40105e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401062:	fab3 f383 	clz	r3, r3
  401066:	095b      	lsrs	r3, r3, #5
  401068:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40106a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40106c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401070:	2200      	movs	r2, #0
  401072:	4b0c      	ldr	r3, [pc, #48]	; (4010a4 <afec_enable+0x60>)
  401074:	701a      	strb	r2, [r3, #0]
	return flags;
  401076:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  401078:	4a09      	ldr	r2, [pc, #36]	; (4010a0 <afec_enable+0x5c>)
  40107a:	7893      	ldrb	r3, [r2, #2]
  40107c:	3301      	adds	r3, #1
  40107e:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401080:	b129      	cbz	r1, 40108e <afec_enable+0x4a>
		cpu_irq_enable();
  401082:	2201      	movs	r2, #1
  401084:	4b07      	ldr	r3, [pc, #28]	; (4010a4 <afec_enable+0x60>)
  401086:	701a      	strb	r2, [r3, #0]
  401088:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40108c:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  40108e:	b003      	add	sp, #12
  401090:	f85d fb04 	ldr.w	pc, [sp], #4
  401094:	e7fe      	b.n	401094 <afec_enable+0x50>
  401096:	bf00      	nop
  401098:	40064000 	.word	0x40064000
  40109c:	00401285 	.word	0x00401285
  4010a0:	20400aa8 	.word	0x20400aa8
  4010a4:	2040000a 	.word	0x2040000a

004010a8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4010a8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4010aa:	4770      	bx	lr

004010ac <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4010ac:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4010ae:	4770      	bx	lr

004010b0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4010b4:	4604      	mov	r4, r0
  4010b6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4010b8:	4b0e      	ldr	r3, [pc, #56]	; (4010f4 <pio_handler_process+0x44>)
  4010ba:	4798      	blx	r3
  4010bc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4010be:	4620      	mov	r0, r4
  4010c0:	4b0d      	ldr	r3, [pc, #52]	; (4010f8 <pio_handler_process+0x48>)
  4010c2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4010c4:	4005      	ands	r5, r0
  4010c6:	d013      	beq.n	4010f0 <pio_handler_process+0x40>
  4010c8:	4c0c      	ldr	r4, [pc, #48]	; (4010fc <pio_handler_process+0x4c>)
  4010ca:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4010ce:	e003      	b.n	4010d8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4010d0:	42b4      	cmp	r4, r6
  4010d2:	d00d      	beq.n	4010f0 <pio_handler_process+0x40>
  4010d4:	3410      	adds	r4, #16
		while (status != 0) {
  4010d6:	b15d      	cbz	r5, 4010f0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4010d8:	6820      	ldr	r0, [r4, #0]
  4010da:	4540      	cmp	r0, r8
  4010dc:	d1f8      	bne.n	4010d0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4010de:	6861      	ldr	r1, [r4, #4]
  4010e0:	4229      	tst	r1, r5
  4010e2:	d0f5      	beq.n	4010d0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4010e4:	68e3      	ldr	r3, [r4, #12]
  4010e6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4010e8:	6863      	ldr	r3, [r4, #4]
  4010ea:	ea25 0503 	bic.w	r5, r5, r3
  4010ee:	e7ef      	b.n	4010d0 <pio_handler_process+0x20>
  4010f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010f4:	004010a9 	.word	0x004010a9
  4010f8:	004010ad 	.word	0x004010ad
  4010fc:	204009e0 	.word	0x204009e0

00401100 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401100:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401102:	210a      	movs	r1, #10
  401104:	4801      	ldr	r0, [pc, #4]	; (40110c <PIOA_Handler+0xc>)
  401106:	4b02      	ldr	r3, [pc, #8]	; (401110 <PIOA_Handler+0x10>)
  401108:	4798      	blx	r3
  40110a:	bd08      	pop	{r3, pc}
  40110c:	400e0e00 	.word	0x400e0e00
  401110:	004010b1 	.word	0x004010b1

00401114 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401114:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401116:	210b      	movs	r1, #11
  401118:	4801      	ldr	r0, [pc, #4]	; (401120 <PIOB_Handler+0xc>)
  40111a:	4b02      	ldr	r3, [pc, #8]	; (401124 <PIOB_Handler+0x10>)
  40111c:	4798      	blx	r3
  40111e:	bd08      	pop	{r3, pc}
  401120:	400e1000 	.word	0x400e1000
  401124:	004010b1 	.word	0x004010b1

00401128 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401128:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40112a:	210c      	movs	r1, #12
  40112c:	4801      	ldr	r0, [pc, #4]	; (401134 <PIOC_Handler+0xc>)
  40112e:	4b02      	ldr	r3, [pc, #8]	; (401138 <PIOC_Handler+0x10>)
  401130:	4798      	blx	r3
  401132:	bd08      	pop	{r3, pc}
  401134:	400e1200 	.word	0x400e1200
  401138:	004010b1 	.word	0x004010b1

0040113c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40113c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40113e:	2110      	movs	r1, #16
  401140:	4801      	ldr	r0, [pc, #4]	; (401148 <PIOD_Handler+0xc>)
  401142:	4b02      	ldr	r3, [pc, #8]	; (40114c <PIOD_Handler+0x10>)
  401144:	4798      	blx	r3
  401146:	bd08      	pop	{r3, pc}
  401148:	400e1400 	.word	0x400e1400
  40114c:	004010b1 	.word	0x004010b1

00401150 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401150:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401152:	2111      	movs	r1, #17
  401154:	4801      	ldr	r0, [pc, #4]	; (40115c <PIOE_Handler+0xc>)
  401156:	4b02      	ldr	r3, [pc, #8]	; (401160 <PIOE_Handler+0x10>)
  401158:	4798      	blx	r3
  40115a:	bd08      	pop	{r3, pc}
  40115c:	400e1600 	.word	0x400e1600
  401160:	004010b1 	.word	0x004010b1

00401164 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401164:	2803      	cmp	r0, #3
  401166:	d011      	beq.n	40118c <pmc_mck_set_division+0x28>
  401168:	2804      	cmp	r0, #4
  40116a:	d012      	beq.n	401192 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40116c:	2802      	cmp	r0, #2
  40116e:	bf0c      	ite	eq
  401170:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401174:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401176:	4a08      	ldr	r2, [pc, #32]	; (401198 <pmc_mck_set_division+0x34>)
  401178:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40117a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40117e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401180:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401182:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401184:	f013 0f08 	tst.w	r3, #8
  401188:	d0fb      	beq.n	401182 <pmc_mck_set_division+0x1e>
}
  40118a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40118c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401190:	e7f1      	b.n	401176 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401192:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401196:	e7ee      	b.n	401176 <pmc_mck_set_division+0x12>
  401198:	400e0600 	.word	0x400e0600

0040119c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40119c:	4a17      	ldr	r2, [pc, #92]	; (4011fc <pmc_switch_mck_to_pllack+0x60>)
  40119e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4011a4:	4318      	orrs	r0, r3
  4011a6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011a8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011aa:	f013 0f08 	tst.w	r3, #8
  4011ae:	d10a      	bne.n	4011c6 <pmc_switch_mck_to_pllack+0x2a>
  4011b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4011b4:	4911      	ldr	r1, [pc, #68]	; (4011fc <pmc_switch_mck_to_pllack+0x60>)
  4011b6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011b8:	f012 0f08 	tst.w	r2, #8
  4011bc:	d103      	bne.n	4011c6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011be:	3b01      	subs	r3, #1
  4011c0:	d1f9      	bne.n	4011b6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4011c2:	2001      	movs	r0, #1
  4011c4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011c6:	4a0d      	ldr	r2, [pc, #52]	; (4011fc <pmc_switch_mck_to_pllack+0x60>)
  4011c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011ca:	f023 0303 	bic.w	r3, r3, #3
  4011ce:	f043 0302 	orr.w	r3, r3, #2
  4011d2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011d6:	f013 0f08 	tst.w	r3, #8
  4011da:	d10a      	bne.n	4011f2 <pmc_switch_mck_to_pllack+0x56>
  4011dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4011e0:	4906      	ldr	r1, [pc, #24]	; (4011fc <pmc_switch_mck_to_pllack+0x60>)
  4011e2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011e4:	f012 0f08 	tst.w	r2, #8
  4011e8:	d105      	bne.n	4011f6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011ea:	3b01      	subs	r3, #1
  4011ec:	d1f9      	bne.n	4011e2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011ee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011f0:	4770      	bx	lr
	return 0;
  4011f2:	2000      	movs	r0, #0
  4011f4:	4770      	bx	lr
  4011f6:	2000      	movs	r0, #0
  4011f8:	4770      	bx	lr
  4011fa:	bf00      	nop
  4011fc:	400e0600 	.word	0x400e0600

00401200 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401200:	b9a0      	cbnz	r0, 40122c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401202:	480e      	ldr	r0, [pc, #56]	; (40123c <pmc_switch_mainck_to_xtal+0x3c>)
  401204:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401206:	0209      	lsls	r1, r1, #8
  401208:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40120a:	4a0d      	ldr	r2, [pc, #52]	; (401240 <pmc_switch_mainck_to_xtal+0x40>)
  40120c:	401a      	ands	r2, r3
  40120e:	4b0d      	ldr	r3, [pc, #52]	; (401244 <pmc_switch_mainck_to_xtal+0x44>)
  401210:	4313      	orrs	r3, r2
  401212:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401214:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401216:	4602      	mov	r2, r0
  401218:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40121a:	f013 0f01 	tst.w	r3, #1
  40121e:	d0fb      	beq.n	401218 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401220:	4a06      	ldr	r2, [pc, #24]	; (40123c <pmc_switch_mainck_to_xtal+0x3c>)
  401222:	6a11      	ldr	r1, [r2, #32]
  401224:	4b08      	ldr	r3, [pc, #32]	; (401248 <pmc_switch_mainck_to_xtal+0x48>)
  401226:	430b      	orrs	r3, r1
  401228:	6213      	str	r3, [r2, #32]
  40122a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40122c:	4903      	ldr	r1, [pc, #12]	; (40123c <pmc_switch_mainck_to_xtal+0x3c>)
  40122e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401230:	4a06      	ldr	r2, [pc, #24]	; (40124c <pmc_switch_mainck_to_xtal+0x4c>)
  401232:	401a      	ands	r2, r3
  401234:	4b06      	ldr	r3, [pc, #24]	; (401250 <pmc_switch_mainck_to_xtal+0x50>)
  401236:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401238:	620b      	str	r3, [r1, #32]
  40123a:	4770      	bx	lr
  40123c:	400e0600 	.word	0x400e0600
  401240:	ffc8fffc 	.word	0xffc8fffc
  401244:	00370001 	.word	0x00370001
  401248:	01370000 	.word	0x01370000
  40124c:	fec8fffc 	.word	0xfec8fffc
  401250:	01370002 	.word	0x01370002

00401254 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401254:	4b02      	ldr	r3, [pc, #8]	; (401260 <pmc_osc_is_ready_mainck+0xc>)
  401256:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401258:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40125c:	4770      	bx	lr
  40125e:	bf00      	nop
  401260:	400e0600 	.word	0x400e0600

00401264 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401264:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401268:	4b01      	ldr	r3, [pc, #4]	; (401270 <pmc_disable_pllack+0xc>)
  40126a:	629a      	str	r2, [r3, #40]	; 0x28
  40126c:	4770      	bx	lr
  40126e:	bf00      	nop
  401270:	400e0600 	.word	0x400e0600

00401274 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401274:	4b02      	ldr	r3, [pc, #8]	; (401280 <pmc_is_locked_pllack+0xc>)
  401276:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401278:	f000 0002 	and.w	r0, r0, #2
  40127c:	4770      	bx	lr
  40127e:	bf00      	nop
  401280:	400e0600 	.word	0x400e0600

00401284 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401284:	283f      	cmp	r0, #63	; 0x3f
  401286:	d81e      	bhi.n	4012c6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401288:	281f      	cmp	r0, #31
  40128a:	d80c      	bhi.n	4012a6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40128c:	4b11      	ldr	r3, [pc, #68]	; (4012d4 <pmc_enable_periph_clk+0x50>)
  40128e:	699a      	ldr	r2, [r3, #24]
  401290:	2301      	movs	r3, #1
  401292:	4083      	lsls	r3, r0
  401294:	4393      	bics	r3, r2
  401296:	d018      	beq.n	4012ca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401298:	2301      	movs	r3, #1
  40129a:	fa03 f000 	lsl.w	r0, r3, r0
  40129e:	4b0d      	ldr	r3, [pc, #52]	; (4012d4 <pmc_enable_periph_clk+0x50>)
  4012a0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4012a2:	2000      	movs	r0, #0
  4012a4:	4770      	bx	lr
		ul_id -= 32;
  4012a6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4012a8:	4b0a      	ldr	r3, [pc, #40]	; (4012d4 <pmc_enable_periph_clk+0x50>)
  4012aa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4012ae:	2301      	movs	r3, #1
  4012b0:	4083      	lsls	r3, r0
  4012b2:	4393      	bics	r3, r2
  4012b4:	d00b      	beq.n	4012ce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012b6:	2301      	movs	r3, #1
  4012b8:	fa03 f000 	lsl.w	r0, r3, r0
  4012bc:	4b05      	ldr	r3, [pc, #20]	; (4012d4 <pmc_enable_periph_clk+0x50>)
  4012be:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4012c2:	2000      	movs	r0, #0
  4012c4:	4770      	bx	lr
		return 1;
  4012c6:	2001      	movs	r0, #1
  4012c8:	4770      	bx	lr
	return 0;
  4012ca:	2000      	movs	r0, #0
  4012cc:	4770      	bx	lr
  4012ce:	2000      	movs	r0, #0
}
  4012d0:	4770      	bx	lr
  4012d2:	bf00      	nop
  4012d4:	400e0600 	.word	0x400e0600

004012d8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4012d8:	6943      	ldr	r3, [r0, #20]
  4012da:	f013 0f02 	tst.w	r3, #2
  4012de:	d002      	beq.n	4012e6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4012e0:	61c1      	str	r1, [r0, #28]
	return 0;
  4012e2:	2000      	movs	r0, #0
  4012e4:	4770      	bx	lr
		return 1;
  4012e6:	2001      	movs	r0, #1
}
  4012e8:	4770      	bx	lr

004012ea <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4012ea:	6943      	ldr	r3, [r0, #20]
  4012ec:	f013 0f01 	tst.w	r3, #1
  4012f0:	d003      	beq.n	4012fa <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4012f2:	6983      	ldr	r3, [r0, #24]
  4012f4:	700b      	strb	r3, [r1, #0]
	return 0;
  4012f6:	2000      	movs	r0, #0
  4012f8:	4770      	bx	lr
		return 1;
  4012fa:	2001      	movs	r0, #1
}
  4012fc:	4770      	bx	lr

004012fe <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4012fe:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401300:	010b      	lsls	r3, r1, #4
  401302:	4293      	cmp	r3, r2
  401304:	d914      	bls.n	401330 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401306:	00c9      	lsls	r1, r1, #3
  401308:	084b      	lsrs	r3, r1, #1
  40130a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40130e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401312:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401314:	1e5c      	subs	r4, r3, #1
  401316:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40131a:	428c      	cmp	r4, r1
  40131c:	d901      	bls.n	401322 <usart_set_async_baudrate+0x24>
		return 1;
  40131e:	2001      	movs	r0, #1
  401320:	e017      	b.n	401352 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401322:	6841      	ldr	r1, [r0, #4]
  401324:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401328:	6041      	str	r1, [r0, #4]
  40132a:	e00c      	b.n	401346 <usart_set_async_baudrate+0x48>
		return 1;
  40132c:	2001      	movs	r0, #1
  40132e:	e010      	b.n	401352 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401330:	0859      	lsrs	r1, r3, #1
  401332:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401336:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40133a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40133c:	1e5c      	subs	r4, r3, #1
  40133e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401342:	428c      	cmp	r4, r1
  401344:	d8f2      	bhi.n	40132c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401346:	0412      	lsls	r2, r2, #16
  401348:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40134c:	431a      	orrs	r2, r3
  40134e:	6202      	str	r2, [r0, #32]

	return 0;
  401350:	2000      	movs	r0, #0
}
  401352:	f85d 4b04 	ldr.w	r4, [sp], #4
  401356:	4770      	bx	lr

00401358 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401358:	4b08      	ldr	r3, [pc, #32]	; (40137c <usart_reset+0x24>)
  40135a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40135e:	2300      	movs	r3, #0
  401360:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401362:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401364:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401366:	2388      	movs	r3, #136	; 0x88
  401368:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40136a:	2324      	movs	r3, #36	; 0x24
  40136c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40136e:	f44f 7380 	mov.w	r3, #256	; 0x100
  401372:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401374:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401378:	6003      	str	r3, [r0, #0]
  40137a:	4770      	bx	lr
  40137c:	55534100 	.word	0x55534100

00401380 <usart_init_rs232>:
{
  401380:	b570      	push	{r4, r5, r6, lr}
  401382:	4605      	mov	r5, r0
  401384:	460c      	mov	r4, r1
  401386:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401388:	4b0f      	ldr	r3, [pc, #60]	; (4013c8 <usart_init_rs232+0x48>)
  40138a:	4798      	blx	r3
	ul_reg_val = 0;
  40138c:	2200      	movs	r2, #0
  40138e:	4b0f      	ldr	r3, [pc, #60]	; (4013cc <usart_init_rs232+0x4c>)
  401390:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401392:	b1a4      	cbz	r4, 4013be <usart_init_rs232+0x3e>
  401394:	4632      	mov	r2, r6
  401396:	6821      	ldr	r1, [r4, #0]
  401398:	4628      	mov	r0, r5
  40139a:	4b0d      	ldr	r3, [pc, #52]	; (4013d0 <usart_init_rs232+0x50>)
  40139c:	4798      	blx	r3
  40139e:	4602      	mov	r2, r0
  4013a0:	b978      	cbnz	r0, 4013c2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4013a2:	6863      	ldr	r3, [r4, #4]
  4013a4:	68a1      	ldr	r1, [r4, #8]
  4013a6:	430b      	orrs	r3, r1
  4013a8:	6921      	ldr	r1, [r4, #16]
  4013aa:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4013ac:	68e1      	ldr	r1, [r4, #12]
  4013ae:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4013b0:	4906      	ldr	r1, [pc, #24]	; (4013cc <usart_init_rs232+0x4c>)
  4013b2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4013b4:	6869      	ldr	r1, [r5, #4]
  4013b6:	430b      	orrs	r3, r1
  4013b8:	606b      	str	r3, [r5, #4]
}
  4013ba:	4610      	mov	r0, r2
  4013bc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4013be:	2201      	movs	r2, #1
  4013c0:	e7fb      	b.n	4013ba <usart_init_rs232+0x3a>
  4013c2:	2201      	movs	r2, #1
  4013c4:	e7f9      	b.n	4013ba <usart_init_rs232+0x3a>
  4013c6:	bf00      	nop
  4013c8:	00401359 	.word	0x00401359
  4013cc:	20400a50 	.word	0x20400a50
  4013d0:	004012ff 	.word	0x004012ff

004013d4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4013d4:	2340      	movs	r3, #64	; 0x40
  4013d6:	6003      	str	r3, [r0, #0]
  4013d8:	4770      	bx	lr

004013da <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4013da:	2310      	movs	r3, #16
  4013dc:	6003      	str	r3, [r0, #0]
  4013de:	4770      	bx	lr

004013e0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4013e0:	6943      	ldr	r3, [r0, #20]
  4013e2:	f013 0f02 	tst.w	r3, #2
  4013e6:	d004      	beq.n	4013f2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4013e8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4013ec:	61c1      	str	r1, [r0, #28]
	return 0;
  4013ee:	2000      	movs	r0, #0
  4013f0:	4770      	bx	lr
		return 1;
  4013f2:	2001      	movs	r0, #1
}
  4013f4:	4770      	bx	lr

004013f6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4013f6:	6943      	ldr	r3, [r0, #20]
  4013f8:	f013 0f01 	tst.w	r3, #1
  4013fc:	d005      	beq.n	40140a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4013fe:	6983      	ldr	r3, [r0, #24]
  401400:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401404:	600b      	str	r3, [r1, #0]
	return 0;
  401406:	2000      	movs	r0, #0
  401408:	4770      	bx	lr
		return 1;
  40140a:	2001      	movs	r0, #1
}
  40140c:	4770      	bx	lr

0040140e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40140e:	e7fe      	b.n	40140e <Dummy_Handler>

00401410 <Reset_Handler>:
{
  401410:	b500      	push	{lr}
  401412:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401414:	4b25      	ldr	r3, [pc, #148]	; (4014ac <Reset_Handler+0x9c>)
  401416:	4a26      	ldr	r2, [pc, #152]	; (4014b0 <Reset_Handler+0xa0>)
  401418:	429a      	cmp	r2, r3
  40141a:	d010      	beq.n	40143e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40141c:	4b25      	ldr	r3, [pc, #148]	; (4014b4 <Reset_Handler+0xa4>)
  40141e:	4a23      	ldr	r2, [pc, #140]	; (4014ac <Reset_Handler+0x9c>)
  401420:	429a      	cmp	r2, r3
  401422:	d20c      	bcs.n	40143e <Reset_Handler+0x2e>
  401424:	3b01      	subs	r3, #1
  401426:	1a9b      	subs	r3, r3, r2
  401428:	f023 0303 	bic.w	r3, r3, #3
  40142c:	3304      	adds	r3, #4
  40142e:	4413      	add	r3, r2
  401430:	491f      	ldr	r1, [pc, #124]	; (4014b0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401432:	f851 0b04 	ldr.w	r0, [r1], #4
  401436:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40143a:	429a      	cmp	r2, r3
  40143c:	d1f9      	bne.n	401432 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40143e:	4b1e      	ldr	r3, [pc, #120]	; (4014b8 <Reset_Handler+0xa8>)
  401440:	4a1e      	ldr	r2, [pc, #120]	; (4014bc <Reset_Handler+0xac>)
  401442:	429a      	cmp	r2, r3
  401444:	d20a      	bcs.n	40145c <Reset_Handler+0x4c>
  401446:	3b01      	subs	r3, #1
  401448:	1a9b      	subs	r3, r3, r2
  40144a:	f023 0303 	bic.w	r3, r3, #3
  40144e:	3304      	adds	r3, #4
  401450:	4413      	add	r3, r2
                *pDest++ = 0;
  401452:	2100      	movs	r1, #0
  401454:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401458:	4293      	cmp	r3, r2
  40145a:	d1fb      	bne.n	401454 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40145c:	4a18      	ldr	r2, [pc, #96]	; (4014c0 <Reset_Handler+0xb0>)
  40145e:	4b19      	ldr	r3, [pc, #100]	; (4014c4 <Reset_Handler+0xb4>)
  401460:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401464:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401466:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40146a:	fab3 f383 	clz	r3, r3
  40146e:	095b      	lsrs	r3, r3, #5
  401470:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401472:	b672      	cpsid	i
  401474:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401478:	2200      	movs	r2, #0
  40147a:	4b13      	ldr	r3, [pc, #76]	; (4014c8 <Reset_Handler+0xb8>)
  40147c:	701a      	strb	r2, [r3, #0]
	return flags;
  40147e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401480:	4a12      	ldr	r2, [pc, #72]	; (4014cc <Reset_Handler+0xbc>)
  401482:	6813      	ldr	r3, [r2, #0]
  401484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401488:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40148a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40148e:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  401492:	b129      	cbz	r1, 4014a0 <Reset_Handler+0x90>
		cpu_irq_enable();
  401494:	2201      	movs	r2, #1
  401496:	4b0c      	ldr	r3, [pc, #48]	; (4014c8 <Reset_Handler+0xb8>)
  401498:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40149a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40149e:	b662      	cpsie	i
        __libc_init_array();
  4014a0:	4b0b      	ldr	r3, [pc, #44]	; (4014d0 <Reset_Handler+0xc0>)
  4014a2:	4798      	blx	r3
        main();
  4014a4:	4b0b      	ldr	r3, [pc, #44]	; (4014d4 <Reset_Handler+0xc4>)
  4014a6:	4798      	blx	r3
  4014a8:	e7fe      	b.n	4014a8 <Reset_Handler+0x98>
  4014aa:	bf00      	nop
  4014ac:	20400000 	.word	0x20400000
  4014b0:	00404740 	.word	0x00404740
  4014b4:	204009bc 	.word	0x204009bc
  4014b8:	20400b40 	.word	0x20400b40
  4014bc:	204009bc 	.word	0x204009bc
  4014c0:	e000ed00 	.word	0xe000ed00
  4014c4:	00400000 	.word	0x00400000
  4014c8:	2040000a 	.word	0x2040000a
  4014cc:	e000ed88 	.word	0xe000ed88
  4014d0:	004016c1 	.word	0x004016c1
  4014d4:	004004fd 	.word	0x004004fd

004014d8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4014d8:	4b3b      	ldr	r3, [pc, #236]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  4014da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014dc:	f003 0303 	and.w	r3, r3, #3
  4014e0:	2b01      	cmp	r3, #1
  4014e2:	d01d      	beq.n	401520 <SystemCoreClockUpdate+0x48>
  4014e4:	b183      	cbz	r3, 401508 <SystemCoreClockUpdate+0x30>
  4014e6:	2b02      	cmp	r3, #2
  4014e8:	d036      	beq.n	401558 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4014ea:	4b37      	ldr	r3, [pc, #220]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  4014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014f2:	2b70      	cmp	r3, #112	; 0x70
  4014f4:	d05f      	beq.n	4015b6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014f6:	4b34      	ldr	r3, [pc, #208]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  4014f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4014fa:	4934      	ldr	r1, [pc, #208]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  4014fc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401500:	680b      	ldr	r3, [r1, #0]
  401502:	40d3      	lsrs	r3, r2
  401504:	600b      	str	r3, [r1, #0]
  401506:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401508:	4b31      	ldr	r3, [pc, #196]	; (4015d0 <SystemCoreClockUpdate+0xf8>)
  40150a:	695b      	ldr	r3, [r3, #20]
  40150c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401510:	bf14      	ite	ne
  401512:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401516:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40151a:	4b2c      	ldr	r3, [pc, #176]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  40151c:	601a      	str	r2, [r3, #0]
  40151e:	e7e4      	b.n	4014ea <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401520:	4b29      	ldr	r3, [pc, #164]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  401522:	6a1b      	ldr	r3, [r3, #32]
  401524:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401528:	d003      	beq.n	401532 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40152a:	4a2a      	ldr	r2, [pc, #168]	; (4015d4 <SystemCoreClockUpdate+0xfc>)
  40152c:	4b27      	ldr	r3, [pc, #156]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  40152e:	601a      	str	r2, [r3, #0]
  401530:	e7db      	b.n	4014ea <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401532:	4a29      	ldr	r2, [pc, #164]	; (4015d8 <SystemCoreClockUpdate+0x100>)
  401534:	4b25      	ldr	r3, [pc, #148]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  401536:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401538:	4b23      	ldr	r3, [pc, #140]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  40153a:	6a1b      	ldr	r3, [r3, #32]
  40153c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401540:	2b10      	cmp	r3, #16
  401542:	d005      	beq.n	401550 <SystemCoreClockUpdate+0x78>
  401544:	2b20      	cmp	r3, #32
  401546:	d1d0      	bne.n	4014ea <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401548:	4a22      	ldr	r2, [pc, #136]	; (4015d4 <SystemCoreClockUpdate+0xfc>)
  40154a:	4b20      	ldr	r3, [pc, #128]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  40154c:	601a      	str	r2, [r3, #0]
          break;
  40154e:	e7cc      	b.n	4014ea <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401550:	4a22      	ldr	r2, [pc, #136]	; (4015dc <SystemCoreClockUpdate+0x104>)
  401552:	4b1e      	ldr	r3, [pc, #120]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  401554:	601a      	str	r2, [r3, #0]
          break;
  401556:	e7c8      	b.n	4014ea <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401558:	4b1b      	ldr	r3, [pc, #108]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  40155a:	6a1b      	ldr	r3, [r3, #32]
  40155c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401560:	d016      	beq.n	401590 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401562:	4a1c      	ldr	r2, [pc, #112]	; (4015d4 <SystemCoreClockUpdate+0xfc>)
  401564:	4b19      	ldr	r3, [pc, #100]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  401566:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401568:	4b17      	ldr	r3, [pc, #92]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  40156a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40156c:	f003 0303 	and.w	r3, r3, #3
  401570:	2b02      	cmp	r3, #2
  401572:	d1ba      	bne.n	4014ea <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401574:	4a14      	ldr	r2, [pc, #80]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  401576:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401578:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40157a:	4814      	ldr	r0, [pc, #80]	; (4015cc <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40157c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401580:	6803      	ldr	r3, [r0, #0]
  401582:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401586:	b2d2      	uxtb	r2, r2
  401588:	fbb3 f3f2 	udiv	r3, r3, r2
  40158c:	6003      	str	r3, [r0, #0]
  40158e:	e7ac      	b.n	4014ea <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401590:	4a11      	ldr	r2, [pc, #68]	; (4015d8 <SystemCoreClockUpdate+0x100>)
  401592:	4b0e      	ldr	r3, [pc, #56]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  401594:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401596:	4b0c      	ldr	r3, [pc, #48]	; (4015c8 <SystemCoreClockUpdate+0xf0>)
  401598:	6a1b      	ldr	r3, [r3, #32]
  40159a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40159e:	2b10      	cmp	r3, #16
  4015a0:	d005      	beq.n	4015ae <SystemCoreClockUpdate+0xd6>
  4015a2:	2b20      	cmp	r3, #32
  4015a4:	d1e0      	bne.n	401568 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4015a6:	4a0b      	ldr	r2, [pc, #44]	; (4015d4 <SystemCoreClockUpdate+0xfc>)
  4015a8:	4b08      	ldr	r3, [pc, #32]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  4015aa:	601a      	str	r2, [r3, #0]
          break;
  4015ac:	e7dc      	b.n	401568 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4015ae:	4a0b      	ldr	r2, [pc, #44]	; (4015dc <SystemCoreClockUpdate+0x104>)
  4015b0:	4b06      	ldr	r3, [pc, #24]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  4015b2:	601a      	str	r2, [r3, #0]
          break;
  4015b4:	e7d8      	b.n	401568 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4015b6:	4a05      	ldr	r2, [pc, #20]	; (4015cc <SystemCoreClockUpdate+0xf4>)
  4015b8:	6813      	ldr	r3, [r2, #0]
  4015ba:	4909      	ldr	r1, [pc, #36]	; (4015e0 <SystemCoreClockUpdate+0x108>)
  4015bc:	fba1 1303 	umull	r1, r3, r1, r3
  4015c0:	085b      	lsrs	r3, r3, #1
  4015c2:	6013      	str	r3, [r2, #0]
  4015c4:	4770      	bx	lr
  4015c6:	bf00      	nop
  4015c8:	400e0600 	.word	0x400e0600
  4015cc:	2040000c 	.word	0x2040000c
  4015d0:	400e1810 	.word	0x400e1810
  4015d4:	00b71b00 	.word	0x00b71b00
  4015d8:	003d0900 	.word	0x003d0900
  4015dc:	007a1200 	.word	0x007a1200
  4015e0:	aaaaaaab 	.word	0xaaaaaaab

004015e4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4015e4:	4b16      	ldr	r3, [pc, #88]	; (401640 <system_init_flash+0x5c>)
  4015e6:	4298      	cmp	r0, r3
  4015e8:	d913      	bls.n	401612 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4015ea:	4b16      	ldr	r3, [pc, #88]	; (401644 <system_init_flash+0x60>)
  4015ec:	4298      	cmp	r0, r3
  4015ee:	d915      	bls.n	40161c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4015f0:	4b15      	ldr	r3, [pc, #84]	; (401648 <system_init_flash+0x64>)
  4015f2:	4298      	cmp	r0, r3
  4015f4:	d916      	bls.n	401624 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4015f6:	4b15      	ldr	r3, [pc, #84]	; (40164c <system_init_flash+0x68>)
  4015f8:	4298      	cmp	r0, r3
  4015fa:	d917      	bls.n	40162c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4015fc:	4b14      	ldr	r3, [pc, #80]	; (401650 <system_init_flash+0x6c>)
  4015fe:	4298      	cmp	r0, r3
  401600:	d918      	bls.n	401634 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401602:	4b14      	ldr	r3, [pc, #80]	; (401654 <system_init_flash+0x70>)
  401604:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401606:	bf94      	ite	ls
  401608:	4a13      	ldrls	r2, [pc, #76]	; (401658 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40160a:	4a14      	ldrhi	r2, [pc, #80]	; (40165c <system_init_flash+0x78>)
  40160c:	4b14      	ldr	r3, [pc, #80]	; (401660 <system_init_flash+0x7c>)
  40160e:	601a      	str	r2, [r3, #0]
  401610:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401612:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401616:	4b12      	ldr	r3, [pc, #72]	; (401660 <system_init_flash+0x7c>)
  401618:	601a      	str	r2, [r3, #0]
  40161a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40161c:	4a11      	ldr	r2, [pc, #68]	; (401664 <system_init_flash+0x80>)
  40161e:	4b10      	ldr	r3, [pc, #64]	; (401660 <system_init_flash+0x7c>)
  401620:	601a      	str	r2, [r3, #0]
  401622:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401624:	4a10      	ldr	r2, [pc, #64]	; (401668 <system_init_flash+0x84>)
  401626:	4b0e      	ldr	r3, [pc, #56]	; (401660 <system_init_flash+0x7c>)
  401628:	601a      	str	r2, [r3, #0]
  40162a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40162c:	4a0f      	ldr	r2, [pc, #60]	; (40166c <system_init_flash+0x88>)
  40162e:	4b0c      	ldr	r3, [pc, #48]	; (401660 <system_init_flash+0x7c>)
  401630:	601a      	str	r2, [r3, #0]
  401632:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401634:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401638:	4b09      	ldr	r3, [pc, #36]	; (401660 <system_init_flash+0x7c>)
  40163a:	601a      	str	r2, [r3, #0]
  40163c:	4770      	bx	lr
  40163e:	bf00      	nop
  401640:	015ef3bf 	.word	0x015ef3bf
  401644:	02bde77f 	.word	0x02bde77f
  401648:	041cdb3f 	.word	0x041cdb3f
  40164c:	057bceff 	.word	0x057bceff
  401650:	06dac2bf 	.word	0x06dac2bf
  401654:	0839b67f 	.word	0x0839b67f
  401658:	04000500 	.word	0x04000500
  40165c:	04000600 	.word	0x04000600
  401660:	400e0c00 	.word	0x400e0c00
  401664:	04000100 	.word	0x04000100
  401668:	04000200 	.word	0x04000200
  40166c:	04000300 	.word	0x04000300

00401670 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401670:	4b0a      	ldr	r3, [pc, #40]	; (40169c <_sbrk+0x2c>)
  401672:	681b      	ldr	r3, [r3, #0]
  401674:	b153      	cbz	r3, 40168c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401676:	4b09      	ldr	r3, [pc, #36]	; (40169c <_sbrk+0x2c>)
  401678:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40167a:	181a      	adds	r2, r3, r0
  40167c:	4908      	ldr	r1, [pc, #32]	; (4016a0 <_sbrk+0x30>)
  40167e:	4291      	cmp	r1, r2
  401680:	db08      	blt.n	401694 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401682:	4610      	mov	r0, r2
  401684:	4a05      	ldr	r2, [pc, #20]	; (40169c <_sbrk+0x2c>)
  401686:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401688:	4618      	mov	r0, r3
  40168a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40168c:	4a05      	ldr	r2, [pc, #20]	; (4016a4 <_sbrk+0x34>)
  40168e:	4b03      	ldr	r3, [pc, #12]	; (40169c <_sbrk+0x2c>)
  401690:	601a      	str	r2, [r3, #0]
  401692:	e7f0      	b.n	401676 <_sbrk+0x6>
		return (caddr_t) -1;	
  401694:	f04f 30ff 	mov.w	r0, #4294967295
}
  401698:	4770      	bx	lr
  40169a:	bf00      	nop
  40169c:	20400a54 	.word	0x20400a54
  4016a0:	2045fffc 	.word	0x2045fffc
  4016a4:	20402d40 	.word	0x20402d40

004016a8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4016a8:	f04f 30ff 	mov.w	r0, #4294967295
  4016ac:	4770      	bx	lr

004016ae <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4016ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4016b2:	604b      	str	r3, [r1, #4]

	return 0;
}
  4016b4:	2000      	movs	r0, #0
  4016b6:	4770      	bx	lr

004016b8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4016b8:	2001      	movs	r0, #1
  4016ba:	4770      	bx	lr

004016bc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4016bc:	2000      	movs	r0, #0
  4016be:	4770      	bx	lr

004016c0 <__libc_init_array>:
  4016c0:	b570      	push	{r4, r5, r6, lr}
  4016c2:	4e0f      	ldr	r6, [pc, #60]	; (401700 <__libc_init_array+0x40>)
  4016c4:	4d0f      	ldr	r5, [pc, #60]	; (401704 <__libc_init_array+0x44>)
  4016c6:	1b76      	subs	r6, r6, r5
  4016c8:	10b6      	asrs	r6, r6, #2
  4016ca:	bf18      	it	ne
  4016cc:	2400      	movne	r4, #0
  4016ce:	d005      	beq.n	4016dc <__libc_init_array+0x1c>
  4016d0:	3401      	adds	r4, #1
  4016d2:	f855 3b04 	ldr.w	r3, [r5], #4
  4016d6:	4798      	blx	r3
  4016d8:	42a6      	cmp	r6, r4
  4016da:	d1f9      	bne.n	4016d0 <__libc_init_array+0x10>
  4016dc:	4e0a      	ldr	r6, [pc, #40]	; (401708 <__libc_init_array+0x48>)
  4016de:	4d0b      	ldr	r5, [pc, #44]	; (40170c <__libc_init_array+0x4c>)
  4016e0:	1b76      	subs	r6, r6, r5
  4016e2:	f003 f817 	bl	404714 <_init>
  4016e6:	10b6      	asrs	r6, r6, #2
  4016e8:	bf18      	it	ne
  4016ea:	2400      	movne	r4, #0
  4016ec:	d006      	beq.n	4016fc <__libc_init_array+0x3c>
  4016ee:	3401      	adds	r4, #1
  4016f0:	f855 3b04 	ldr.w	r3, [r5], #4
  4016f4:	4798      	blx	r3
  4016f6:	42a6      	cmp	r6, r4
  4016f8:	d1f9      	bne.n	4016ee <__libc_init_array+0x2e>
  4016fa:	bd70      	pop	{r4, r5, r6, pc}
  4016fc:	bd70      	pop	{r4, r5, r6, pc}
  4016fe:	bf00      	nop
  401700:	00404720 	.word	0x00404720
  401704:	00404720 	.word	0x00404720
  401708:	00404728 	.word	0x00404728
  40170c:	00404720 	.word	0x00404720

00401710 <iprintf>:
  401710:	b40f      	push	{r0, r1, r2, r3}
  401712:	b500      	push	{lr}
  401714:	4907      	ldr	r1, [pc, #28]	; (401734 <iprintf+0x24>)
  401716:	b083      	sub	sp, #12
  401718:	ab04      	add	r3, sp, #16
  40171a:	6808      	ldr	r0, [r1, #0]
  40171c:	f853 2b04 	ldr.w	r2, [r3], #4
  401720:	6881      	ldr	r1, [r0, #8]
  401722:	9301      	str	r3, [sp, #4]
  401724:	f000 f9fa 	bl	401b1c <_vfiprintf_r>
  401728:	b003      	add	sp, #12
  40172a:	f85d eb04 	ldr.w	lr, [sp], #4
  40172e:	b004      	add	sp, #16
  401730:	4770      	bx	lr
  401732:	bf00      	nop
  401734:	20400010 	.word	0x20400010

00401738 <memset>:
  401738:	b470      	push	{r4, r5, r6}
  40173a:	0786      	lsls	r6, r0, #30
  40173c:	d046      	beq.n	4017cc <memset+0x94>
  40173e:	1e54      	subs	r4, r2, #1
  401740:	2a00      	cmp	r2, #0
  401742:	d041      	beq.n	4017c8 <memset+0x90>
  401744:	b2ca      	uxtb	r2, r1
  401746:	4603      	mov	r3, r0
  401748:	e002      	b.n	401750 <memset+0x18>
  40174a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40174e:	d33b      	bcc.n	4017c8 <memset+0x90>
  401750:	f803 2b01 	strb.w	r2, [r3], #1
  401754:	079d      	lsls	r5, r3, #30
  401756:	d1f8      	bne.n	40174a <memset+0x12>
  401758:	2c03      	cmp	r4, #3
  40175a:	d92e      	bls.n	4017ba <memset+0x82>
  40175c:	b2cd      	uxtb	r5, r1
  40175e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401762:	2c0f      	cmp	r4, #15
  401764:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401768:	d919      	bls.n	40179e <memset+0x66>
  40176a:	f103 0210 	add.w	r2, r3, #16
  40176e:	4626      	mov	r6, r4
  401770:	3e10      	subs	r6, #16
  401772:	2e0f      	cmp	r6, #15
  401774:	f842 5c10 	str.w	r5, [r2, #-16]
  401778:	f842 5c0c 	str.w	r5, [r2, #-12]
  40177c:	f842 5c08 	str.w	r5, [r2, #-8]
  401780:	f842 5c04 	str.w	r5, [r2, #-4]
  401784:	f102 0210 	add.w	r2, r2, #16
  401788:	d8f2      	bhi.n	401770 <memset+0x38>
  40178a:	f1a4 0210 	sub.w	r2, r4, #16
  40178e:	f022 020f 	bic.w	r2, r2, #15
  401792:	f004 040f 	and.w	r4, r4, #15
  401796:	3210      	adds	r2, #16
  401798:	2c03      	cmp	r4, #3
  40179a:	4413      	add	r3, r2
  40179c:	d90d      	bls.n	4017ba <memset+0x82>
  40179e:	461e      	mov	r6, r3
  4017a0:	4622      	mov	r2, r4
  4017a2:	3a04      	subs	r2, #4
  4017a4:	2a03      	cmp	r2, #3
  4017a6:	f846 5b04 	str.w	r5, [r6], #4
  4017aa:	d8fa      	bhi.n	4017a2 <memset+0x6a>
  4017ac:	1f22      	subs	r2, r4, #4
  4017ae:	f022 0203 	bic.w	r2, r2, #3
  4017b2:	3204      	adds	r2, #4
  4017b4:	4413      	add	r3, r2
  4017b6:	f004 0403 	and.w	r4, r4, #3
  4017ba:	b12c      	cbz	r4, 4017c8 <memset+0x90>
  4017bc:	b2c9      	uxtb	r1, r1
  4017be:	441c      	add	r4, r3
  4017c0:	f803 1b01 	strb.w	r1, [r3], #1
  4017c4:	429c      	cmp	r4, r3
  4017c6:	d1fb      	bne.n	4017c0 <memset+0x88>
  4017c8:	bc70      	pop	{r4, r5, r6}
  4017ca:	4770      	bx	lr
  4017cc:	4614      	mov	r4, r2
  4017ce:	4603      	mov	r3, r0
  4017d0:	e7c2      	b.n	401758 <memset+0x20>
  4017d2:	bf00      	nop

004017d4 <_puts_r>:
  4017d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4017d6:	4605      	mov	r5, r0
  4017d8:	b089      	sub	sp, #36	; 0x24
  4017da:	4608      	mov	r0, r1
  4017dc:	460c      	mov	r4, r1
  4017de:	f000 f8ef 	bl	4019c0 <strlen>
  4017e2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4017e4:	4f14      	ldr	r7, [pc, #80]	; (401838 <_puts_r+0x64>)
  4017e6:	9404      	str	r4, [sp, #16]
  4017e8:	2601      	movs	r6, #1
  4017ea:	1c44      	adds	r4, r0, #1
  4017ec:	a904      	add	r1, sp, #16
  4017ee:	2202      	movs	r2, #2
  4017f0:	9403      	str	r4, [sp, #12]
  4017f2:	9005      	str	r0, [sp, #20]
  4017f4:	68ac      	ldr	r4, [r5, #8]
  4017f6:	9706      	str	r7, [sp, #24]
  4017f8:	9607      	str	r6, [sp, #28]
  4017fa:	9101      	str	r1, [sp, #4]
  4017fc:	9202      	str	r2, [sp, #8]
  4017fe:	b1b3      	cbz	r3, 40182e <_puts_r+0x5a>
  401800:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401804:	049a      	lsls	r2, r3, #18
  401806:	d406      	bmi.n	401816 <_puts_r+0x42>
  401808:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40180a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40180e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401812:	81a3      	strh	r3, [r4, #12]
  401814:	6662      	str	r2, [r4, #100]	; 0x64
  401816:	4621      	mov	r1, r4
  401818:	4628      	mov	r0, r5
  40181a:	aa01      	add	r2, sp, #4
  40181c:	f001 fb18 	bl	402e50 <__sfvwrite_r>
  401820:	2800      	cmp	r0, #0
  401822:	bf14      	ite	ne
  401824:	f04f 30ff 	movne.w	r0, #4294967295
  401828:	200a      	moveq	r0, #10
  40182a:	b009      	add	sp, #36	; 0x24
  40182c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40182e:	4628      	mov	r0, r5
  401830:	f001 f952 	bl	402ad8 <__sinit>
  401834:	e7e4      	b.n	401800 <_puts_r+0x2c>
  401836:	bf00      	nop
  401838:	00404534 	.word	0x00404534

0040183c <puts>:
  40183c:	4b02      	ldr	r3, [pc, #8]	; (401848 <puts+0xc>)
  40183e:	4601      	mov	r1, r0
  401840:	6818      	ldr	r0, [r3, #0]
  401842:	f7ff bfc7 	b.w	4017d4 <_puts_r>
  401846:	bf00      	nop
  401848:	20400010 	.word	0x20400010

0040184c <setbuf>:
  40184c:	2900      	cmp	r1, #0
  40184e:	bf0c      	ite	eq
  401850:	2202      	moveq	r2, #2
  401852:	2200      	movne	r2, #0
  401854:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401858:	f000 b800 	b.w	40185c <setvbuf>

0040185c <setvbuf>:
  40185c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401860:	4c50      	ldr	r4, [pc, #320]	; (4019a4 <setvbuf+0x148>)
  401862:	6825      	ldr	r5, [r4, #0]
  401864:	b083      	sub	sp, #12
  401866:	4604      	mov	r4, r0
  401868:	460f      	mov	r7, r1
  40186a:	4690      	mov	r8, r2
  40186c:	461e      	mov	r6, r3
  40186e:	b115      	cbz	r5, 401876 <setvbuf+0x1a>
  401870:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401872:	2b00      	cmp	r3, #0
  401874:	d077      	beq.n	401966 <setvbuf+0x10a>
  401876:	f1b8 0f02 	cmp.w	r8, #2
  40187a:	d004      	beq.n	401886 <setvbuf+0x2a>
  40187c:	f1b8 0f01 	cmp.w	r8, #1
  401880:	d87d      	bhi.n	40197e <setvbuf+0x122>
  401882:	2e00      	cmp	r6, #0
  401884:	db7b      	blt.n	40197e <setvbuf+0x122>
  401886:	4621      	mov	r1, r4
  401888:	4628      	mov	r0, r5
  40188a:	f001 f891 	bl	4029b0 <_fflush_r>
  40188e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401890:	b141      	cbz	r1, 4018a4 <setvbuf+0x48>
  401892:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401896:	4299      	cmp	r1, r3
  401898:	d002      	beq.n	4018a0 <setvbuf+0x44>
  40189a:	4628      	mov	r0, r5
  40189c:	f001 f9f2 	bl	402c84 <_free_r>
  4018a0:	2300      	movs	r3, #0
  4018a2:	6323      	str	r3, [r4, #48]	; 0x30
  4018a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4018a8:	2200      	movs	r2, #0
  4018aa:	61a2      	str	r2, [r4, #24]
  4018ac:	6062      	str	r2, [r4, #4]
  4018ae:	061a      	lsls	r2, r3, #24
  4018b0:	d452      	bmi.n	401958 <setvbuf+0xfc>
  4018b2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4018b6:	f023 0303 	bic.w	r3, r3, #3
  4018ba:	f1b8 0f02 	cmp.w	r8, #2
  4018be:	81a3      	strh	r3, [r4, #12]
  4018c0:	d037      	beq.n	401932 <setvbuf+0xd6>
  4018c2:	ab01      	add	r3, sp, #4
  4018c4:	466a      	mov	r2, sp
  4018c6:	4621      	mov	r1, r4
  4018c8:	4628      	mov	r0, r5
  4018ca:	f001 fc71 	bl	4031b0 <__swhatbuf_r>
  4018ce:	89a3      	ldrh	r3, [r4, #12]
  4018d0:	4318      	orrs	r0, r3
  4018d2:	81a0      	strh	r0, [r4, #12]
  4018d4:	b316      	cbz	r6, 40191c <setvbuf+0xc0>
  4018d6:	b317      	cbz	r7, 40191e <setvbuf+0xc2>
  4018d8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4018da:	2b00      	cmp	r3, #0
  4018dc:	d04b      	beq.n	401976 <setvbuf+0x11a>
  4018de:	9b00      	ldr	r3, [sp, #0]
  4018e0:	6027      	str	r7, [r4, #0]
  4018e2:	429e      	cmp	r6, r3
  4018e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4018e8:	6127      	str	r7, [r4, #16]
  4018ea:	bf1c      	itt	ne
  4018ec:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  4018f0:	81a3      	strhne	r3, [r4, #12]
  4018f2:	f1b8 0f01 	cmp.w	r8, #1
  4018f6:	bf04      	itt	eq
  4018f8:	f043 0301 	orreq.w	r3, r3, #1
  4018fc:	81a3      	strheq	r3, [r4, #12]
  4018fe:	b29b      	uxth	r3, r3
  401900:	f013 0008 	ands.w	r0, r3, #8
  401904:	6166      	str	r6, [r4, #20]
  401906:	d023      	beq.n	401950 <setvbuf+0xf4>
  401908:	f013 0001 	ands.w	r0, r3, #1
  40190c:	d02f      	beq.n	40196e <setvbuf+0x112>
  40190e:	2000      	movs	r0, #0
  401910:	4276      	negs	r6, r6
  401912:	61a6      	str	r6, [r4, #24]
  401914:	60a0      	str	r0, [r4, #8]
  401916:	b003      	add	sp, #12
  401918:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40191c:	9e00      	ldr	r6, [sp, #0]
  40191e:	4630      	mov	r0, r6
  401920:	f001 fcb8 	bl	403294 <malloc>
  401924:	4607      	mov	r7, r0
  401926:	b368      	cbz	r0, 401984 <setvbuf+0x128>
  401928:	89a3      	ldrh	r3, [r4, #12]
  40192a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40192e:	81a3      	strh	r3, [r4, #12]
  401930:	e7d2      	b.n	4018d8 <setvbuf+0x7c>
  401932:	2000      	movs	r0, #0
  401934:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401938:	f043 0302 	orr.w	r3, r3, #2
  40193c:	2500      	movs	r5, #0
  40193e:	2101      	movs	r1, #1
  401940:	81a3      	strh	r3, [r4, #12]
  401942:	60a5      	str	r5, [r4, #8]
  401944:	6022      	str	r2, [r4, #0]
  401946:	6122      	str	r2, [r4, #16]
  401948:	6161      	str	r1, [r4, #20]
  40194a:	b003      	add	sp, #12
  40194c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401950:	60a0      	str	r0, [r4, #8]
  401952:	b003      	add	sp, #12
  401954:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401958:	6921      	ldr	r1, [r4, #16]
  40195a:	4628      	mov	r0, r5
  40195c:	f001 f992 	bl	402c84 <_free_r>
  401960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401964:	e7a5      	b.n	4018b2 <setvbuf+0x56>
  401966:	4628      	mov	r0, r5
  401968:	f001 f8b6 	bl	402ad8 <__sinit>
  40196c:	e783      	b.n	401876 <setvbuf+0x1a>
  40196e:	60a6      	str	r6, [r4, #8]
  401970:	b003      	add	sp, #12
  401972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401976:	4628      	mov	r0, r5
  401978:	f001 f8ae 	bl	402ad8 <__sinit>
  40197c:	e7af      	b.n	4018de <setvbuf+0x82>
  40197e:	f04f 30ff 	mov.w	r0, #4294967295
  401982:	e7e2      	b.n	40194a <setvbuf+0xee>
  401984:	f8dd 9000 	ldr.w	r9, [sp]
  401988:	45b1      	cmp	r9, r6
  40198a:	d006      	beq.n	40199a <setvbuf+0x13e>
  40198c:	4648      	mov	r0, r9
  40198e:	f001 fc81 	bl	403294 <malloc>
  401992:	4607      	mov	r7, r0
  401994:	b108      	cbz	r0, 40199a <setvbuf+0x13e>
  401996:	464e      	mov	r6, r9
  401998:	e7c6      	b.n	401928 <setvbuf+0xcc>
  40199a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40199e:	f04f 30ff 	mov.w	r0, #4294967295
  4019a2:	e7c7      	b.n	401934 <setvbuf+0xd8>
  4019a4:	20400010 	.word	0x20400010
	...

004019c0 <strlen>:
  4019c0:	f890 f000 	pld	[r0]
  4019c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4019c8:	f020 0107 	bic.w	r1, r0, #7
  4019cc:	f06f 0c00 	mvn.w	ip, #0
  4019d0:	f010 0407 	ands.w	r4, r0, #7
  4019d4:	f891 f020 	pld	[r1, #32]
  4019d8:	f040 8049 	bne.w	401a6e <strlen+0xae>
  4019dc:	f04f 0400 	mov.w	r4, #0
  4019e0:	f06f 0007 	mvn.w	r0, #7
  4019e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4019e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4019ec:	f100 0008 	add.w	r0, r0, #8
  4019f0:	fa82 f24c 	uadd8	r2, r2, ip
  4019f4:	faa4 f28c 	sel	r2, r4, ip
  4019f8:	fa83 f34c 	uadd8	r3, r3, ip
  4019fc:	faa2 f38c 	sel	r3, r2, ip
  401a00:	bb4b      	cbnz	r3, 401a56 <strlen+0x96>
  401a02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401a06:	fa82 f24c 	uadd8	r2, r2, ip
  401a0a:	f100 0008 	add.w	r0, r0, #8
  401a0e:	faa4 f28c 	sel	r2, r4, ip
  401a12:	fa83 f34c 	uadd8	r3, r3, ip
  401a16:	faa2 f38c 	sel	r3, r2, ip
  401a1a:	b9e3      	cbnz	r3, 401a56 <strlen+0x96>
  401a1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401a20:	fa82 f24c 	uadd8	r2, r2, ip
  401a24:	f100 0008 	add.w	r0, r0, #8
  401a28:	faa4 f28c 	sel	r2, r4, ip
  401a2c:	fa83 f34c 	uadd8	r3, r3, ip
  401a30:	faa2 f38c 	sel	r3, r2, ip
  401a34:	b97b      	cbnz	r3, 401a56 <strlen+0x96>
  401a36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401a3a:	f101 0120 	add.w	r1, r1, #32
  401a3e:	fa82 f24c 	uadd8	r2, r2, ip
  401a42:	f100 0008 	add.w	r0, r0, #8
  401a46:	faa4 f28c 	sel	r2, r4, ip
  401a4a:	fa83 f34c 	uadd8	r3, r3, ip
  401a4e:	faa2 f38c 	sel	r3, r2, ip
  401a52:	2b00      	cmp	r3, #0
  401a54:	d0c6      	beq.n	4019e4 <strlen+0x24>
  401a56:	2a00      	cmp	r2, #0
  401a58:	bf04      	itt	eq
  401a5a:	3004      	addeq	r0, #4
  401a5c:	461a      	moveq	r2, r3
  401a5e:	ba12      	rev	r2, r2
  401a60:	fab2 f282 	clz	r2, r2
  401a64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401a68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401a6c:	4770      	bx	lr
  401a6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401a72:	f004 0503 	and.w	r5, r4, #3
  401a76:	f1c4 0000 	rsb	r0, r4, #0
  401a7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401a7e:	f014 0f04 	tst.w	r4, #4
  401a82:	f891 f040 	pld	[r1, #64]	; 0x40
  401a86:	fa0c f505 	lsl.w	r5, ip, r5
  401a8a:	ea62 0205 	orn	r2, r2, r5
  401a8e:	bf1c      	itt	ne
  401a90:	ea63 0305 	ornne	r3, r3, r5
  401a94:	4662      	movne	r2, ip
  401a96:	f04f 0400 	mov.w	r4, #0
  401a9a:	e7a9      	b.n	4019f0 <strlen+0x30>

00401a9c <__sprint_r.part.0>:
  401a9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401aa0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401aa2:	049c      	lsls	r4, r3, #18
  401aa4:	4693      	mov	fp, r2
  401aa6:	d52f      	bpl.n	401b08 <__sprint_r.part.0+0x6c>
  401aa8:	6893      	ldr	r3, [r2, #8]
  401aaa:	6812      	ldr	r2, [r2, #0]
  401aac:	b353      	cbz	r3, 401b04 <__sprint_r.part.0+0x68>
  401aae:	460e      	mov	r6, r1
  401ab0:	4607      	mov	r7, r0
  401ab2:	f102 0908 	add.w	r9, r2, #8
  401ab6:	e919 0420 	ldmdb	r9, {r5, sl}
  401aba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  401abe:	d017      	beq.n	401af0 <__sprint_r.part.0+0x54>
  401ac0:	3d04      	subs	r5, #4
  401ac2:	2400      	movs	r4, #0
  401ac4:	e001      	b.n	401aca <__sprint_r.part.0+0x2e>
  401ac6:	45a0      	cmp	r8, r4
  401ac8:	d010      	beq.n	401aec <__sprint_r.part.0+0x50>
  401aca:	4632      	mov	r2, r6
  401acc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401ad0:	4638      	mov	r0, r7
  401ad2:	f001 f875 	bl	402bc0 <_fputwc_r>
  401ad6:	1c43      	adds	r3, r0, #1
  401ad8:	f104 0401 	add.w	r4, r4, #1
  401adc:	d1f3      	bne.n	401ac6 <__sprint_r.part.0+0x2a>
  401ade:	2300      	movs	r3, #0
  401ae0:	f8cb 3008 	str.w	r3, [fp, #8]
  401ae4:	f8cb 3004 	str.w	r3, [fp, #4]
  401ae8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401aec:	f8db 3008 	ldr.w	r3, [fp, #8]
  401af0:	f02a 0a03 	bic.w	sl, sl, #3
  401af4:	eba3 030a 	sub.w	r3, r3, sl
  401af8:	f8cb 3008 	str.w	r3, [fp, #8]
  401afc:	f109 0908 	add.w	r9, r9, #8
  401b00:	2b00      	cmp	r3, #0
  401b02:	d1d8      	bne.n	401ab6 <__sprint_r.part.0+0x1a>
  401b04:	2000      	movs	r0, #0
  401b06:	e7ea      	b.n	401ade <__sprint_r.part.0+0x42>
  401b08:	f001 f9a2 	bl	402e50 <__sfvwrite_r>
  401b0c:	2300      	movs	r3, #0
  401b0e:	f8cb 3008 	str.w	r3, [fp, #8]
  401b12:	f8cb 3004 	str.w	r3, [fp, #4]
  401b16:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b1a:	bf00      	nop

00401b1c <_vfiprintf_r>:
  401b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b20:	b0ad      	sub	sp, #180	; 0xb4
  401b22:	461d      	mov	r5, r3
  401b24:	9101      	str	r1, [sp, #4]
  401b26:	4691      	mov	r9, r2
  401b28:	9308      	str	r3, [sp, #32]
  401b2a:	9006      	str	r0, [sp, #24]
  401b2c:	b118      	cbz	r0, 401b36 <_vfiprintf_r+0x1a>
  401b2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401b30:	2b00      	cmp	r3, #0
  401b32:	f000 80e0 	beq.w	401cf6 <_vfiprintf_r+0x1da>
  401b36:	9c01      	ldr	r4, [sp, #4]
  401b38:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401b3c:	b281      	uxth	r1, r0
  401b3e:	048b      	lsls	r3, r1, #18
  401b40:	d407      	bmi.n	401b52 <_vfiprintf_r+0x36>
  401b42:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401b44:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401b48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401b4c:	81a1      	strh	r1, [r4, #12]
  401b4e:	6663      	str	r3, [r4, #100]	; 0x64
  401b50:	b289      	uxth	r1, r1
  401b52:	070f      	lsls	r7, r1, #28
  401b54:	f140 80b1 	bpl.w	401cba <_vfiprintf_r+0x19e>
  401b58:	9b01      	ldr	r3, [sp, #4]
  401b5a:	691b      	ldr	r3, [r3, #16]
  401b5c:	2b00      	cmp	r3, #0
  401b5e:	f000 80ac 	beq.w	401cba <_vfiprintf_r+0x19e>
  401b62:	f001 011a 	and.w	r1, r1, #26
  401b66:	290a      	cmp	r1, #10
  401b68:	f000 80b5 	beq.w	401cd6 <_vfiprintf_r+0x1ba>
  401b6c:	2300      	movs	r3, #0
  401b6e:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  401b72:	930b      	str	r3, [sp, #44]	; 0x2c
  401b74:	9311      	str	r3, [sp, #68]	; 0x44
  401b76:	9310      	str	r3, [sp, #64]	; 0x40
  401b78:	9304      	str	r3, [sp, #16]
  401b7a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  401b7e:	46da      	mov	sl, fp
  401b80:	f899 3000 	ldrb.w	r3, [r9]
  401b84:	464c      	mov	r4, r9
  401b86:	b1fb      	cbz	r3, 401bc8 <_vfiprintf_r+0xac>
  401b88:	2b25      	cmp	r3, #37	; 0x25
  401b8a:	d102      	bne.n	401b92 <_vfiprintf_r+0x76>
  401b8c:	e01c      	b.n	401bc8 <_vfiprintf_r+0xac>
  401b8e:	2b25      	cmp	r3, #37	; 0x25
  401b90:	d003      	beq.n	401b9a <_vfiprintf_r+0x7e>
  401b92:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401b96:	2b00      	cmp	r3, #0
  401b98:	d1f9      	bne.n	401b8e <_vfiprintf_r+0x72>
  401b9a:	eba4 0509 	sub.w	r5, r4, r9
  401b9e:	b19d      	cbz	r5, 401bc8 <_vfiprintf_r+0xac>
  401ba0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401ba2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ba4:	f8ca 9000 	str.w	r9, [sl]
  401ba8:	3301      	adds	r3, #1
  401baa:	442a      	add	r2, r5
  401bac:	2b07      	cmp	r3, #7
  401bae:	f8ca 5004 	str.w	r5, [sl, #4]
  401bb2:	9211      	str	r2, [sp, #68]	; 0x44
  401bb4:	9310      	str	r3, [sp, #64]	; 0x40
  401bb6:	dd7a      	ble.n	401cae <_vfiprintf_r+0x192>
  401bb8:	2a00      	cmp	r2, #0
  401bba:	f040 848f 	bne.w	4024dc <_vfiprintf_r+0x9c0>
  401bbe:	9b04      	ldr	r3, [sp, #16]
  401bc0:	9210      	str	r2, [sp, #64]	; 0x40
  401bc2:	442b      	add	r3, r5
  401bc4:	46da      	mov	sl, fp
  401bc6:	9304      	str	r3, [sp, #16]
  401bc8:	7823      	ldrb	r3, [r4, #0]
  401bca:	2b00      	cmp	r3, #0
  401bcc:	f000 83b1 	beq.w	402332 <_vfiprintf_r+0x816>
  401bd0:	2000      	movs	r0, #0
  401bd2:	f04f 0300 	mov.w	r3, #0
  401bd6:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401bda:	f104 0901 	add.w	r9, r4, #1
  401bde:	7862      	ldrb	r2, [r4, #1]
  401be0:	4605      	mov	r5, r0
  401be2:	4606      	mov	r6, r0
  401be4:	4603      	mov	r3, r0
  401be6:	f04f 34ff 	mov.w	r4, #4294967295
  401bea:	f109 0901 	add.w	r9, r9, #1
  401bee:	f1a2 0120 	sub.w	r1, r2, #32
  401bf2:	2958      	cmp	r1, #88	; 0x58
  401bf4:	f200 830e 	bhi.w	402214 <_vfiprintf_r+0x6f8>
  401bf8:	e8df f011 	tbh	[pc, r1, lsl #1]
  401bfc:	030c0237 	.word	0x030c0237
  401c00:	02eb030c 	.word	0x02eb030c
  401c04:	030c030c 	.word	0x030c030c
  401c08:	030c030c 	.word	0x030c030c
  401c0c:	030c030c 	.word	0x030c030c
  401c10:	02f0029e 	.word	0x02f0029e
  401c14:	0082030c 	.word	0x0082030c
  401c18:	030c0277 	.word	0x030c0277
  401c1c:	01d401cf 	.word	0x01d401cf
  401c20:	01d401d4 	.word	0x01d401d4
  401c24:	01d401d4 	.word	0x01d401d4
  401c28:	01d401d4 	.word	0x01d401d4
  401c2c:	01d401d4 	.word	0x01d401d4
  401c30:	030c030c 	.word	0x030c030c
  401c34:	030c030c 	.word	0x030c030c
  401c38:	030c030c 	.word	0x030c030c
  401c3c:	030c030c 	.word	0x030c030c
  401c40:	030c030c 	.word	0x030c030c
  401c44:	030c023f 	.word	0x030c023f
  401c48:	030c030c 	.word	0x030c030c
  401c4c:	030c030c 	.word	0x030c030c
  401c50:	030c030c 	.word	0x030c030c
  401c54:	030c030c 	.word	0x030c030c
  401c58:	0246030c 	.word	0x0246030c
  401c5c:	030c030c 	.word	0x030c030c
  401c60:	030c030c 	.word	0x030c030c
  401c64:	024a030c 	.word	0x024a030c
  401c68:	030c030c 	.word	0x030c030c
  401c6c:	030c0252 	.word	0x030c0252
  401c70:	030c030c 	.word	0x030c030c
  401c74:	030c030c 	.word	0x030c030c
  401c78:	030c030c 	.word	0x030c030c
  401c7c:	030c030c 	.word	0x030c030c
  401c80:	01e2030c 	.word	0x01e2030c
  401c84:	030c01f6 	.word	0x030c01f6
  401c88:	030c030c 	.word	0x030c030c
  401c8c:	01f60307 	.word	0x01f60307
  401c90:	030c030c 	.word	0x030c030c
  401c94:	030c0291 	.word	0x030c0291
  401c98:	008702f5 	.word	0x008702f5
  401c9c:	02c302b1 	.word	0x02c302b1
  401ca0:	02c8030c 	.word	0x02c8030c
  401ca4:	01bd030c 	.word	0x01bd030c
  401ca8:	030c030c 	.word	0x030c030c
  401cac:	02aa      	.short	0x02aa
  401cae:	f10a 0a08 	add.w	sl, sl, #8
  401cb2:	9b04      	ldr	r3, [sp, #16]
  401cb4:	442b      	add	r3, r5
  401cb6:	9304      	str	r3, [sp, #16]
  401cb8:	e786      	b.n	401bc8 <_vfiprintf_r+0xac>
  401cba:	9c01      	ldr	r4, [sp, #4]
  401cbc:	9806      	ldr	r0, [sp, #24]
  401cbe:	4621      	mov	r1, r4
  401cc0:	f000 fd62 	bl	402788 <__swsetup_r>
  401cc4:	2800      	cmp	r0, #0
  401cc6:	f040 8340 	bne.w	40234a <_vfiprintf_r+0x82e>
  401cca:	89a1      	ldrh	r1, [r4, #12]
  401ccc:	f001 011a 	and.w	r1, r1, #26
  401cd0:	290a      	cmp	r1, #10
  401cd2:	f47f af4b 	bne.w	401b6c <_vfiprintf_r+0x50>
  401cd6:	9901      	ldr	r1, [sp, #4]
  401cd8:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401cdc:	2b00      	cmp	r3, #0
  401cde:	f6ff af45 	blt.w	401b6c <_vfiprintf_r+0x50>
  401ce2:	462b      	mov	r3, r5
  401ce4:	464a      	mov	r2, r9
  401ce6:	9806      	ldr	r0, [sp, #24]
  401ce8:	f000 fd18 	bl	40271c <__sbprintf>
  401cec:	9004      	str	r0, [sp, #16]
  401cee:	9804      	ldr	r0, [sp, #16]
  401cf0:	b02d      	add	sp, #180	; 0xb4
  401cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401cf6:	f000 feef 	bl	402ad8 <__sinit>
  401cfa:	e71c      	b.n	401b36 <_vfiprintf_r+0x1a>
  401cfc:	4276      	negs	r6, r6
  401cfe:	9208      	str	r2, [sp, #32]
  401d00:	f043 0304 	orr.w	r3, r3, #4
  401d04:	f899 2000 	ldrb.w	r2, [r9]
  401d08:	e76f      	b.n	401bea <_vfiprintf_r+0xce>
  401d0a:	9607      	str	r6, [sp, #28]
  401d0c:	f013 0220 	ands.w	r2, r3, #32
  401d10:	f040 845a 	bne.w	4025c8 <_vfiprintf_r+0xaac>
  401d14:	f013 0110 	ands.w	r1, r3, #16
  401d18:	f040 83f1 	bne.w	4024fe <_vfiprintf_r+0x9e2>
  401d1c:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401d20:	f000 83ed 	beq.w	4024fe <_vfiprintf_r+0x9e2>
  401d24:	9808      	ldr	r0, [sp, #32]
  401d26:	460a      	mov	r2, r1
  401d28:	4601      	mov	r1, r0
  401d2a:	3104      	adds	r1, #4
  401d2c:	8806      	ldrh	r6, [r0, #0]
  401d2e:	9108      	str	r1, [sp, #32]
  401d30:	2700      	movs	r7, #0
  401d32:	f04f 0100 	mov.w	r1, #0
  401d36:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401d3a:	2500      	movs	r5, #0
  401d3c:	1c61      	adds	r1, r4, #1
  401d3e:	f000 8175 	beq.w	40202c <_vfiprintf_r+0x510>
  401d42:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401d46:	9103      	str	r1, [sp, #12]
  401d48:	ea56 0107 	orrs.w	r1, r6, r7
  401d4c:	f040 8173 	bne.w	402036 <_vfiprintf_r+0x51a>
  401d50:	2c00      	cmp	r4, #0
  401d52:	f040 8356 	bne.w	402402 <_vfiprintf_r+0x8e6>
  401d56:	2a00      	cmp	r2, #0
  401d58:	f040 83b2 	bne.w	4024c0 <_vfiprintf_r+0x9a4>
  401d5c:	f013 0301 	ands.w	r3, r3, #1
  401d60:	9305      	str	r3, [sp, #20]
  401d62:	f000 8447 	beq.w	4025f4 <_vfiprintf_r+0xad8>
  401d66:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  401d6a:	2330      	movs	r3, #48	; 0x30
  401d6c:	f808 3d41 	strb.w	r3, [r8, #-65]!
  401d70:	9b05      	ldr	r3, [sp, #20]
  401d72:	42a3      	cmp	r3, r4
  401d74:	bfb8      	it	lt
  401d76:	4623      	movlt	r3, r4
  401d78:	9302      	str	r3, [sp, #8]
  401d7a:	b10d      	cbz	r5, 401d80 <_vfiprintf_r+0x264>
  401d7c:	3301      	adds	r3, #1
  401d7e:	9302      	str	r3, [sp, #8]
  401d80:	9b03      	ldr	r3, [sp, #12]
  401d82:	f013 0302 	ands.w	r3, r3, #2
  401d86:	9309      	str	r3, [sp, #36]	; 0x24
  401d88:	d002      	beq.n	401d90 <_vfiprintf_r+0x274>
  401d8a:	9b02      	ldr	r3, [sp, #8]
  401d8c:	3302      	adds	r3, #2
  401d8e:	9302      	str	r3, [sp, #8]
  401d90:	9b03      	ldr	r3, [sp, #12]
  401d92:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401d96:	930a      	str	r3, [sp, #40]	; 0x28
  401d98:	f040 8263 	bne.w	402262 <_vfiprintf_r+0x746>
  401d9c:	9b07      	ldr	r3, [sp, #28]
  401d9e:	9a02      	ldr	r2, [sp, #8]
  401da0:	1a9d      	subs	r5, r3, r2
  401da2:	2d00      	cmp	r5, #0
  401da4:	f340 825d 	ble.w	402262 <_vfiprintf_r+0x746>
  401da8:	2d10      	cmp	r5, #16
  401daa:	f340 8477 	ble.w	40269c <_vfiprintf_r+0xb80>
  401dae:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401db0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401db2:	4eb9      	ldr	r6, [pc, #740]	; (402098 <_vfiprintf_r+0x57c>)
  401db4:	46d6      	mov	lr, sl
  401db6:	2710      	movs	r7, #16
  401db8:	46a2      	mov	sl, r4
  401dba:	4619      	mov	r1, r3
  401dbc:	9c06      	ldr	r4, [sp, #24]
  401dbe:	e007      	b.n	401dd0 <_vfiprintf_r+0x2b4>
  401dc0:	f101 0c02 	add.w	ip, r1, #2
  401dc4:	f10e 0e08 	add.w	lr, lr, #8
  401dc8:	4601      	mov	r1, r0
  401dca:	3d10      	subs	r5, #16
  401dcc:	2d10      	cmp	r5, #16
  401dce:	dd11      	ble.n	401df4 <_vfiprintf_r+0x2d8>
  401dd0:	1c48      	adds	r0, r1, #1
  401dd2:	3210      	adds	r2, #16
  401dd4:	2807      	cmp	r0, #7
  401dd6:	9211      	str	r2, [sp, #68]	; 0x44
  401dd8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401ddc:	9010      	str	r0, [sp, #64]	; 0x40
  401dde:	ddef      	ble.n	401dc0 <_vfiprintf_r+0x2a4>
  401de0:	2a00      	cmp	r2, #0
  401de2:	f040 8231 	bne.w	402248 <_vfiprintf_r+0x72c>
  401de6:	3d10      	subs	r5, #16
  401de8:	2d10      	cmp	r5, #16
  401dea:	4611      	mov	r1, r2
  401dec:	f04f 0c01 	mov.w	ip, #1
  401df0:	46de      	mov	lr, fp
  401df2:	dced      	bgt.n	401dd0 <_vfiprintf_r+0x2b4>
  401df4:	4654      	mov	r4, sl
  401df6:	4661      	mov	r1, ip
  401df8:	46f2      	mov	sl, lr
  401dfa:	442a      	add	r2, r5
  401dfc:	2907      	cmp	r1, #7
  401dfe:	9211      	str	r2, [sp, #68]	; 0x44
  401e00:	f8ca 6000 	str.w	r6, [sl]
  401e04:	f8ca 5004 	str.w	r5, [sl, #4]
  401e08:	9110      	str	r1, [sp, #64]	; 0x40
  401e0a:	f300 82e6 	bgt.w	4023da <_vfiprintf_r+0x8be>
  401e0e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e12:	f10a 0a08 	add.w	sl, sl, #8
  401e16:	1c48      	adds	r0, r1, #1
  401e18:	2d00      	cmp	r5, #0
  401e1a:	f040 822a 	bne.w	402272 <_vfiprintf_r+0x756>
  401e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e20:	2b00      	cmp	r3, #0
  401e22:	f000 8244 	beq.w	4022ae <_vfiprintf_r+0x792>
  401e26:	3202      	adds	r2, #2
  401e28:	a90e      	add	r1, sp, #56	; 0x38
  401e2a:	2302      	movs	r3, #2
  401e2c:	2807      	cmp	r0, #7
  401e2e:	9211      	str	r2, [sp, #68]	; 0x44
  401e30:	9010      	str	r0, [sp, #64]	; 0x40
  401e32:	e88a 000a 	stmia.w	sl, {r1, r3}
  401e36:	f340 8236 	ble.w	4022a6 <_vfiprintf_r+0x78a>
  401e3a:	2a00      	cmp	r2, #0
  401e3c:	f040 838b 	bne.w	402556 <_vfiprintf_r+0xa3a>
  401e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401e42:	2b80      	cmp	r3, #128	; 0x80
  401e44:	f04f 0001 	mov.w	r0, #1
  401e48:	4611      	mov	r1, r2
  401e4a:	46da      	mov	sl, fp
  401e4c:	f040 8233 	bne.w	4022b6 <_vfiprintf_r+0x79a>
  401e50:	9b07      	ldr	r3, [sp, #28]
  401e52:	9d02      	ldr	r5, [sp, #8]
  401e54:	1b5e      	subs	r6, r3, r5
  401e56:	2e00      	cmp	r6, #0
  401e58:	f340 822d 	ble.w	4022b6 <_vfiprintf_r+0x79a>
  401e5c:	2e10      	cmp	r6, #16
  401e5e:	4d8f      	ldr	r5, [pc, #572]	; (40209c <_vfiprintf_r+0x580>)
  401e60:	f340 842f 	ble.w	4026c2 <_vfiprintf_r+0xba6>
  401e64:	46d4      	mov	ip, sl
  401e66:	2710      	movs	r7, #16
  401e68:	46a2      	mov	sl, r4
  401e6a:	9c06      	ldr	r4, [sp, #24]
  401e6c:	e007      	b.n	401e7e <_vfiprintf_r+0x362>
  401e6e:	f101 0e02 	add.w	lr, r1, #2
  401e72:	f10c 0c08 	add.w	ip, ip, #8
  401e76:	4601      	mov	r1, r0
  401e78:	3e10      	subs	r6, #16
  401e7a:	2e10      	cmp	r6, #16
  401e7c:	dd11      	ble.n	401ea2 <_vfiprintf_r+0x386>
  401e7e:	1c48      	adds	r0, r1, #1
  401e80:	3210      	adds	r2, #16
  401e82:	2807      	cmp	r0, #7
  401e84:	9211      	str	r2, [sp, #68]	; 0x44
  401e86:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401e8a:	9010      	str	r0, [sp, #64]	; 0x40
  401e8c:	ddef      	ble.n	401e6e <_vfiprintf_r+0x352>
  401e8e:	2a00      	cmp	r2, #0
  401e90:	f040 8296 	bne.w	4023c0 <_vfiprintf_r+0x8a4>
  401e94:	3e10      	subs	r6, #16
  401e96:	2e10      	cmp	r6, #16
  401e98:	f04f 0e01 	mov.w	lr, #1
  401e9c:	4611      	mov	r1, r2
  401e9e:	46dc      	mov	ip, fp
  401ea0:	dced      	bgt.n	401e7e <_vfiprintf_r+0x362>
  401ea2:	4654      	mov	r4, sl
  401ea4:	46e2      	mov	sl, ip
  401ea6:	4432      	add	r2, r6
  401ea8:	f1be 0f07 	cmp.w	lr, #7
  401eac:	9211      	str	r2, [sp, #68]	; 0x44
  401eae:	e88a 0060 	stmia.w	sl, {r5, r6}
  401eb2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401eb6:	f300 835b 	bgt.w	402570 <_vfiprintf_r+0xa54>
  401eba:	9b05      	ldr	r3, [sp, #20]
  401ebc:	1ae4      	subs	r4, r4, r3
  401ebe:	2c00      	cmp	r4, #0
  401ec0:	f10a 0a08 	add.w	sl, sl, #8
  401ec4:	f10e 0001 	add.w	r0, lr, #1
  401ec8:	4671      	mov	r1, lr
  401eca:	f300 81f9 	bgt.w	4022c0 <_vfiprintf_r+0x7a4>
  401ece:	9905      	ldr	r1, [sp, #20]
  401ed0:	f8ca 8000 	str.w	r8, [sl]
  401ed4:	440a      	add	r2, r1
  401ed6:	2807      	cmp	r0, #7
  401ed8:	9211      	str	r2, [sp, #68]	; 0x44
  401eda:	f8ca 1004 	str.w	r1, [sl, #4]
  401ede:	9010      	str	r0, [sp, #64]	; 0x40
  401ee0:	f340 8255 	ble.w	40238e <_vfiprintf_r+0x872>
  401ee4:	2a00      	cmp	r2, #0
  401ee6:	f040 82ee 	bne.w	4024c6 <_vfiprintf_r+0x9aa>
  401eea:	9b03      	ldr	r3, [sp, #12]
  401eec:	9210      	str	r2, [sp, #64]	; 0x40
  401eee:	0758      	lsls	r0, r3, #29
  401ef0:	d538      	bpl.n	401f64 <_vfiprintf_r+0x448>
  401ef2:	9b07      	ldr	r3, [sp, #28]
  401ef4:	9902      	ldr	r1, [sp, #8]
  401ef6:	1a5c      	subs	r4, r3, r1
  401ef8:	2c00      	cmp	r4, #0
  401efa:	f340 82ba 	ble.w	402472 <_vfiprintf_r+0x956>
  401efe:	46da      	mov	sl, fp
  401f00:	2c10      	cmp	r4, #16
  401f02:	f340 83da 	ble.w	4026ba <_vfiprintf_r+0xb9e>
  401f06:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f08:	4e63      	ldr	r6, [pc, #396]	; (402098 <_vfiprintf_r+0x57c>)
  401f0a:	9f06      	ldr	r7, [sp, #24]
  401f0c:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401f10:	2510      	movs	r5, #16
  401f12:	e006      	b.n	401f22 <_vfiprintf_r+0x406>
  401f14:	1c88      	adds	r0, r1, #2
  401f16:	f10a 0a08 	add.w	sl, sl, #8
  401f1a:	4619      	mov	r1, r3
  401f1c:	3c10      	subs	r4, #16
  401f1e:	2c10      	cmp	r4, #16
  401f20:	dd13      	ble.n	401f4a <_vfiprintf_r+0x42e>
  401f22:	1c4b      	adds	r3, r1, #1
  401f24:	3210      	adds	r2, #16
  401f26:	2b07      	cmp	r3, #7
  401f28:	9211      	str	r2, [sp, #68]	; 0x44
  401f2a:	f8ca 6000 	str.w	r6, [sl]
  401f2e:	f8ca 5004 	str.w	r5, [sl, #4]
  401f32:	9310      	str	r3, [sp, #64]	; 0x40
  401f34:	ddee      	ble.n	401f14 <_vfiprintf_r+0x3f8>
  401f36:	2a00      	cmp	r2, #0
  401f38:	f040 820b 	bne.w	402352 <_vfiprintf_r+0x836>
  401f3c:	3c10      	subs	r4, #16
  401f3e:	2c10      	cmp	r4, #16
  401f40:	f04f 0001 	mov.w	r0, #1
  401f44:	4611      	mov	r1, r2
  401f46:	46da      	mov	sl, fp
  401f48:	dceb      	bgt.n	401f22 <_vfiprintf_r+0x406>
  401f4a:	4422      	add	r2, r4
  401f4c:	2807      	cmp	r0, #7
  401f4e:	9211      	str	r2, [sp, #68]	; 0x44
  401f50:	f8ca 6000 	str.w	r6, [sl]
  401f54:	f8ca 4004 	str.w	r4, [sl, #4]
  401f58:	9010      	str	r0, [sp, #64]	; 0x40
  401f5a:	f340 8223 	ble.w	4023a4 <_vfiprintf_r+0x888>
  401f5e:	2a00      	cmp	r2, #0
  401f60:	f040 8367 	bne.w	402632 <_vfiprintf_r+0xb16>
  401f64:	9b04      	ldr	r3, [sp, #16]
  401f66:	9a07      	ldr	r2, [sp, #28]
  401f68:	9902      	ldr	r1, [sp, #8]
  401f6a:	428a      	cmp	r2, r1
  401f6c:	bfac      	ite	ge
  401f6e:	189b      	addge	r3, r3, r2
  401f70:	185b      	addlt	r3, r3, r1
  401f72:	9304      	str	r3, [sp, #16]
  401f74:	e21f      	b.n	4023b6 <_vfiprintf_r+0x89a>
  401f76:	9607      	str	r6, [sp, #28]
  401f78:	069e      	lsls	r6, r3, #26
  401f7a:	f100 8319 	bmi.w	4025b0 <_vfiprintf_r+0xa94>
  401f7e:	9908      	ldr	r1, [sp, #32]
  401f80:	06dd      	lsls	r5, r3, #27
  401f82:	460a      	mov	r2, r1
  401f84:	f100 82b5 	bmi.w	4024f2 <_vfiprintf_r+0x9d6>
  401f88:	0658      	lsls	r0, r3, #25
  401f8a:	f140 82b2 	bpl.w	4024f2 <_vfiprintf_r+0x9d6>
  401f8e:	880e      	ldrh	r6, [r1, #0]
  401f90:	3104      	adds	r1, #4
  401f92:	2700      	movs	r7, #0
  401f94:	2201      	movs	r2, #1
  401f96:	9108      	str	r1, [sp, #32]
  401f98:	e6cb      	b.n	401d32 <_vfiprintf_r+0x216>
  401f9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401f9e:	f899 2000 	ldrb.w	r2, [r9]
  401fa2:	e622      	b.n	401bea <_vfiprintf_r+0xce>
  401fa4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401fa8:	2600      	movs	r6, #0
  401faa:	f819 2b01 	ldrb.w	r2, [r9], #1
  401fae:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401fb2:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401fb6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401fba:	2909      	cmp	r1, #9
  401fbc:	d9f5      	bls.n	401faa <_vfiprintf_r+0x48e>
  401fbe:	e616      	b.n	401bee <_vfiprintf_r+0xd2>
  401fc0:	9908      	ldr	r1, [sp, #32]
  401fc2:	9607      	str	r6, [sp, #28]
  401fc4:	680a      	ldr	r2, [r1, #0]
  401fc6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401fca:	f04f 0000 	mov.w	r0, #0
  401fce:	460a      	mov	r2, r1
  401fd0:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401fd4:	3204      	adds	r2, #4
  401fd6:	2001      	movs	r0, #1
  401fd8:	9002      	str	r0, [sp, #8]
  401fda:	9208      	str	r2, [sp, #32]
  401fdc:	9005      	str	r0, [sp, #20]
  401fde:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  401fe2:	9303      	str	r3, [sp, #12]
  401fe4:	2400      	movs	r4, #0
  401fe6:	e6cb      	b.n	401d80 <_vfiprintf_r+0x264>
  401fe8:	9607      	str	r6, [sp, #28]
  401fea:	2800      	cmp	r0, #0
  401fec:	f040 8382 	bne.w	4026f4 <_vfiprintf_r+0xbd8>
  401ff0:	069e      	lsls	r6, r3, #26
  401ff2:	f100 82d1 	bmi.w	402598 <_vfiprintf_r+0xa7c>
  401ff6:	06dd      	lsls	r5, r3, #27
  401ff8:	f100 828d 	bmi.w	402516 <_vfiprintf_r+0x9fa>
  401ffc:	0658      	lsls	r0, r3, #25
  401ffe:	f140 828a 	bpl.w	402516 <_vfiprintf_r+0x9fa>
  402002:	9d08      	ldr	r5, [sp, #32]
  402004:	f9b5 6000 	ldrsh.w	r6, [r5]
  402008:	462a      	mov	r2, r5
  40200a:	17f7      	asrs	r7, r6, #31
  40200c:	3204      	adds	r2, #4
  40200e:	4630      	mov	r0, r6
  402010:	4639      	mov	r1, r7
  402012:	9208      	str	r2, [sp, #32]
  402014:	2800      	cmp	r0, #0
  402016:	f171 0200 	sbcs.w	r2, r1, #0
  40201a:	f2c0 82ee 	blt.w	4025fa <_vfiprintf_r+0xade>
  40201e:	1c61      	adds	r1, r4, #1
  402020:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402024:	f04f 0201 	mov.w	r2, #1
  402028:	f47f ae8b 	bne.w	401d42 <_vfiprintf_r+0x226>
  40202c:	ea56 0107 	orrs.w	r1, r6, r7
  402030:	f000 81e8 	beq.w	402404 <_vfiprintf_r+0x8e8>
  402034:	9303      	str	r3, [sp, #12]
  402036:	2a01      	cmp	r2, #1
  402038:	f000 8225 	beq.w	402486 <_vfiprintf_r+0x96a>
  40203c:	2a02      	cmp	r2, #2
  40203e:	f040 81f5 	bne.w	40242c <_vfiprintf_r+0x910>
  402042:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402044:	46d8      	mov	r8, fp
  402046:	0933      	lsrs	r3, r6, #4
  402048:	f006 010f 	and.w	r1, r6, #15
  40204c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  402050:	093a      	lsrs	r2, r7, #4
  402052:	461e      	mov	r6, r3
  402054:	4617      	mov	r7, r2
  402056:	5c43      	ldrb	r3, [r0, r1]
  402058:	f808 3d01 	strb.w	r3, [r8, #-1]!
  40205c:	ea56 0307 	orrs.w	r3, r6, r7
  402060:	d1f1      	bne.n	402046 <_vfiprintf_r+0x52a>
  402062:	ebab 0308 	sub.w	r3, fp, r8
  402066:	9305      	str	r3, [sp, #20]
  402068:	e682      	b.n	401d70 <_vfiprintf_r+0x254>
  40206a:	f899 2000 	ldrb.w	r2, [r9]
  40206e:	2d00      	cmp	r5, #0
  402070:	f47f adbb 	bne.w	401bea <_vfiprintf_r+0xce>
  402074:	2001      	movs	r0, #1
  402076:	2520      	movs	r5, #32
  402078:	e5b7      	b.n	401bea <_vfiprintf_r+0xce>
  40207a:	9607      	str	r6, [sp, #28]
  40207c:	2800      	cmp	r0, #0
  40207e:	f040 8336 	bne.w	4026ee <_vfiprintf_r+0xbd2>
  402082:	f043 0310 	orr.w	r3, r3, #16
  402086:	e7b3      	b.n	401ff0 <_vfiprintf_r+0x4d4>
  402088:	9607      	str	r6, [sp, #28]
  40208a:	f043 0310 	orr.w	r3, r3, #16
  40208e:	e63d      	b.n	401d0c <_vfiprintf_r+0x1f0>
  402090:	9607      	str	r6, [sp, #28]
  402092:	f043 0310 	orr.w	r3, r3, #16
  402096:	e76f      	b.n	401f78 <_vfiprintf_r+0x45c>
  402098:	004045e0 	.word	0x004045e0
  40209c:	004045f0 	.word	0x004045f0
  4020a0:	9607      	str	r6, [sp, #28]
  4020a2:	2800      	cmp	r0, #0
  4020a4:	f040 832c 	bne.w	402700 <_vfiprintf_r+0xbe4>
  4020a8:	49b0      	ldr	r1, [pc, #704]	; (40236c <_vfiprintf_r+0x850>)
  4020aa:	910b      	str	r1, [sp, #44]	; 0x2c
  4020ac:	069f      	lsls	r7, r3, #26
  4020ae:	f100 8297 	bmi.w	4025e0 <_vfiprintf_r+0xac4>
  4020b2:	9808      	ldr	r0, [sp, #32]
  4020b4:	06de      	lsls	r6, r3, #27
  4020b6:	4601      	mov	r1, r0
  4020b8:	f100 8228 	bmi.w	40250c <_vfiprintf_r+0x9f0>
  4020bc:	065d      	lsls	r5, r3, #25
  4020be:	f140 8225 	bpl.w	40250c <_vfiprintf_r+0x9f0>
  4020c2:	3104      	adds	r1, #4
  4020c4:	8806      	ldrh	r6, [r0, #0]
  4020c6:	9108      	str	r1, [sp, #32]
  4020c8:	2700      	movs	r7, #0
  4020ca:	07d8      	lsls	r0, r3, #31
  4020cc:	f140 81d9 	bpl.w	402482 <_vfiprintf_r+0x966>
  4020d0:	ea56 0107 	orrs.w	r1, r6, r7
  4020d4:	f000 81d5 	beq.w	402482 <_vfiprintf_r+0x966>
  4020d8:	2130      	movs	r1, #48	; 0x30
  4020da:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4020de:	f043 0302 	orr.w	r3, r3, #2
  4020e2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4020e6:	2202      	movs	r2, #2
  4020e8:	e623      	b.n	401d32 <_vfiprintf_r+0x216>
  4020ea:	f899 2000 	ldrb.w	r2, [r9]
  4020ee:	2a2a      	cmp	r2, #42	; 0x2a
  4020f0:	f109 0701 	add.w	r7, r9, #1
  4020f4:	f000 82f0 	beq.w	4026d8 <_vfiprintf_r+0xbbc>
  4020f8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4020fc:	2909      	cmp	r1, #9
  4020fe:	46b9      	mov	r9, r7
  402100:	f04f 0400 	mov.w	r4, #0
  402104:	f63f ad73 	bhi.w	401bee <_vfiprintf_r+0xd2>
  402108:	f819 2b01 	ldrb.w	r2, [r9], #1
  40210c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402110:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  402114:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  402118:	2909      	cmp	r1, #9
  40211a:	d9f5      	bls.n	402108 <_vfiprintf_r+0x5ec>
  40211c:	e567      	b.n	401bee <_vfiprintf_r+0xd2>
  40211e:	f899 2000 	ldrb.w	r2, [r9]
  402122:	2a6c      	cmp	r2, #108	; 0x6c
  402124:	bf03      	ittte	eq
  402126:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  40212a:	f043 0320 	orreq.w	r3, r3, #32
  40212e:	f109 0901 	addeq.w	r9, r9, #1
  402132:	f043 0310 	orrne.w	r3, r3, #16
  402136:	e558      	b.n	401bea <_vfiprintf_r+0xce>
  402138:	9908      	ldr	r1, [sp, #32]
  40213a:	680e      	ldr	r6, [r1, #0]
  40213c:	460a      	mov	r2, r1
  40213e:	2e00      	cmp	r6, #0
  402140:	f102 0204 	add.w	r2, r2, #4
  402144:	f6ff adda 	blt.w	401cfc <_vfiprintf_r+0x1e0>
  402148:	9208      	str	r2, [sp, #32]
  40214a:	f899 2000 	ldrb.w	r2, [r9]
  40214e:	e54c      	b.n	401bea <_vfiprintf_r+0xce>
  402150:	9607      	str	r6, [sp, #28]
  402152:	2800      	cmp	r0, #0
  402154:	f040 82da 	bne.w	40270c <_vfiprintf_r+0xbf0>
  402158:	4985      	ldr	r1, [pc, #532]	; (402370 <_vfiprintf_r+0x854>)
  40215a:	910b      	str	r1, [sp, #44]	; 0x2c
  40215c:	e7a6      	b.n	4020ac <_vfiprintf_r+0x590>
  40215e:	9808      	ldr	r0, [sp, #32]
  402160:	4a83      	ldr	r2, [pc, #524]	; (402370 <_vfiprintf_r+0x854>)
  402162:	9607      	str	r6, [sp, #28]
  402164:	920b      	str	r2, [sp, #44]	; 0x2c
  402166:	6806      	ldr	r6, [r0, #0]
  402168:	2278      	movs	r2, #120	; 0x78
  40216a:	2130      	movs	r1, #48	; 0x30
  40216c:	3004      	adds	r0, #4
  40216e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  402172:	f043 0302 	orr.w	r3, r3, #2
  402176:	9008      	str	r0, [sp, #32]
  402178:	2700      	movs	r7, #0
  40217a:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40217e:	2202      	movs	r2, #2
  402180:	e5d7      	b.n	401d32 <_vfiprintf_r+0x216>
  402182:	f043 0320 	orr.w	r3, r3, #32
  402186:	f899 2000 	ldrb.w	r2, [r9]
  40218a:	e52e      	b.n	401bea <_vfiprintf_r+0xce>
  40218c:	9908      	ldr	r1, [sp, #32]
  40218e:	9607      	str	r6, [sp, #28]
  402190:	f8d1 8000 	ldr.w	r8, [r1]
  402194:	f04f 0200 	mov.w	r2, #0
  402198:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40219c:	1d0e      	adds	r6, r1, #4
  40219e:	f1b8 0f00 	cmp.w	r8, #0
  4021a2:	f000 8281 	beq.w	4026a8 <_vfiprintf_r+0xb8c>
  4021a6:	1c67      	adds	r7, r4, #1
  4021a8:	f000 8260 	beq.w	40266c <_vfiprintf_r+0xb50>
  4021ac:	4622      	mov	r2, r4
  4021ae:	2100      	movs	r1, #0
  4021b0:	4640      	mov	r0, r8
  4021b2:	9302      	str	r3, [sp, #8]
  4021b4:	f001 fb3c 	bl	403830 <memchr>
  4021b8:	9b02      	ldr	r3, [sp, #8]
  4021ba:	2800      	cmp	r0, #0
  4021bc:	f000 8284 	beq.w	4026c8 <_vfiprintf_r+0xbac>
  4021c0:	eba0 0208 	sub.w	r2, r0, r8
  4021c4:	9205      	str	r2, [sp, #20]
  4021c6:	9608      	str	r6, [sp, #32]
  4021c8:	9303      	str	r3, [sp, #12]
  4021ca:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4021ce:	2400      	movs	r4, #0
  4021d0:	e5ce      	b.n	401d70 <_vfiprintf_r+0x254>
  4021d2:	f043 0301 	orr.w	r3, r3, #1
  4021d6:	f899 2000 	ldrb.w	r2, [r9]
  4021da:	e506      	b.n	401bea <_vfiprintf_r+0xce>
  4021dc:	f899 2000 	ldrb.w	r2, [r9]
  4021e0:	2001      	movs	r0, #1
  4021e2:	252b      	movs	r5, #43	; 0x2b
  4021e4:	e501      	b.n	401bea <_vfiprintf_r+0xce>
  4021e6:	2800      	cmp	r0, #0
  4021e8:	f040 8287 	bne.w	4026fa <_vfiprintf_r+0xbde>
  4021ec:	0699      	lsls	r1, r3, #26
  4021ee:	f100 8231 	bmi.w	402654 <_vfiprintf_r+0xb38>
  4021f2:	06da      	lsls	r2, r3, #27
  4021f4:	d421      	bmi.n	40223a <_vfiprintf_r+0x71e>
  4021f6:	065b      	lsls	r3, r3, #25
  4021f8:	d51f      	bpl.n	40223a <_vfiprintf_r+0x71e>
  4021fa:	9a08      	ldr	r2, [sp, #32]
  4021fc:	6813      	ldr	r3, [r2, #0]
  4021fe:	3204      	adds	r2, #4
  402200:	9208      	str	r2, [sp, #32]
  402202:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  402206:	801a      	strh	r2, [r3, #0]
  402208:	e4ba      	b.n	401b80 <_vfiprintf_r+0x64>
  40220a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40220e:	f899 2000 	ldrb.w	r2, [r9]
  402212:	e4ea      	b.n	401bea <_vfiprintf_r+0xce>
  402214:	9607      	str	r6, [sp, #28]
  402216:	2800      	cmp	r0, #0
  402218:	f040 8275 	bne.w	402706 <_vfiprintf_r+0xbea>
  40221c:	2a00      	cmp	r2, #0
  40221e:	f000 8088 	beq.w	402332 <_vfiprintf_r+0x816>
  402222:	2101      	movs	r1, #1
  402224:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402228:	f04f 0200 	mov.w	r2, #0
  40222c:	9102      	str	r1, [sp, #8]
  40222e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402232:	9105      	str	r1, [sp, #20]
  402234:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  402238:	e6d3      	b.n	401fe2 <_vfiprintf_r+0x4c6>
  40223a:	9a08      	ldr	r2, [sp, #32]
  40223c:	6813      	ldr	r3, [r2, #0]
  40223e:	3204      	adds	r2, #4
  402240:	9208      	str	r2, [sp, #32]
  402242:	9a04      	ldr	r2, [sp, #16]
  402244:	601a      	str	r2, [r3, #0]
  402246:	e49b      	b.n	401b80 <_vfiprintf_r+0x64>
  402248:	aa0f      	add	r2, sp, #60	; 0x3c
  40224a:	9901      	ldr	r1, [sp, #4]
  40224c:	4620      	mov	r0, r4
  40224e:	f7ff fc25 	bl	401a9c <__sprint_r.part.0>
  402252:	2800      	cmp	r0, #0
  402254:	d174      	bne.n	402340 <_vfiprintf_r+0x824>
  402256:	9910      	ldr	r1, [sp, #64]	; 0x40
  402258:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40225a:	f101 0c01 	add.w	ip, r1, #1
  40225e:	46de      	mov	lr, fp
  402260:	e5b3      	b.n	401dca <_vfiprintf_r+0x2ae>
  402262:	9910      	ldr	r1, [sp, #64]	; 0x40
  402264:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402266:	1c48      	adds	r0, r1, #1
  402268:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40226c:	2d00      	cmp	r5, #0
  40226e:	f43f add6 	beq.w	401e1e <_vfiprintf_r+0x302>
  402272:	3201      	adds	r2, #1
  402274:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  402278:	2101      	movs	r1, #1
  40227a:	2807      	cmp	r0, #7
  40227c:	9211      	str	r2, [sp, #68]	; 0x44
  40227e:	9010      	str	r0, [sp, #64]	; 0x40
  402280:	f8ca 5000 	str.w	r5, [sl]
  402284:	f8ca 1004 	str.w	r1, [sl, #4]
  402288:	f340 80b6 	ble.w	4023f8 <_vfiprintf_r+0x8dc>
  40228c:	2a00      	cmp	r2, #0
  40228e:	f040 8155 	bne.w	40253c <_vfiprintf_r+0xa20>
  402292:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402294:	2b00      	cmp	r3, #0
  402296:	f43f add3 	beq.w	401e40 <_vfiprintf_r+0x324>
  40229a:	ab0e      	add	r3, sp, #56	; 0x38
  40229c:	2202      	movs	r2, #2
  40229e:	4608      	mov	r0, r1
  4022a0:	931c      	str	r3, [sp, #112]	; 0x70
  4022a2:	921d      	str	r2, [sp, #116]	; 0x74
  4022a4:	46da      	mov	sl, fp
  4022a6:	4601      	mov	r1, r0
  4022a8:	f10a 0a08 	add.w	sl, sl, #8
  4022ac:	3001      	adds	r0, #1
  4022ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022b0:	2b80      	cmp	r3, #128	; 0x80
  4022b2:	f43f adcd 	beq.w	401e50 <_vfiprintf_r+0x334>
  4022b6:	9b05      	ldr	r3, [sp, #20]
  4022b8:	1ae4      	subs	r4, r4, r3
  4022ba:	2c00      	cmp	r4, #0
  4022bc:	f77f ae07 	ble.w	401ece <_vfiprintf_r+0x3b2>
  4022c0:	2c10      	cmp	r4, #16
  4022c2:	4d2c      	ldr	r5, [pc, #176]	; (402374 <_vfiprintf_r+0x858>)
  4022c4:	dd1d      	ble.n	402302 <_vfiprintf_r+0x7e6>
  4022c6:	46d6      	mov	lr, sl
  4022c8:	2610      	movs	r6, #16
  4022ca:	9f06      	ldr	r7, [sp, #24]
  4022cc:	f8dd a004 	ldr.w	sl, [sp, #4]
  4022d0:	e006      	b.n	4022e0 <_vfiprintf_r+0x7c4>
  4022d2:	1c88      	adds	r0, r1, #2
  4022d4:	f10e 0e08 	add.w	lr, lr, #8
  4022d8:	4619      	mov	r1, r3
  4022da:	3c10      	subs	r4, #16
  4022dc:	2c10      	cmp	r4, #16
  4022de:	dd0f      	ble.n	402300 <_vfiprintf_r+0x7e4>
  4022e0:	1c4b      	adds	r3, r1, #1
  4022e2:	3210      	adds	r2, #16
  4022e4:	2b07      	cmp	r3, #7
  4022e6:	9211      	str	r2, [sp, #68]	; 0x44
  4022e8:	e88e 0060 	stmia.w	lr, {r5, r6}
  4022ec:	9310      	str	r3, [sp, #64]	; 0x40
  4022ee:	ddf0      	ble.n	4022d2 <_vfiprintf_r+0x7b6>
  4022f0:	b9a2      	cbnz	r2, 40231c <_vfiprintf_r+0x800>
  4022f2:	3c10      	subs	r4, #16
  4022f4:	2c10      	cmp	r4, #16
  4022f6:	f04f 0001 	mov.w	r0, #1
  4022fa:	4611      	mov	r1, r2
  4022fc:	46de      	mov	lr, fp
  4022fe:	dcef      	bgt.n	4022e0 <_vfiprintf_r+0x7c4>
  402300:	46f2      	mov	sl, lr
  402302:	4422      	add	r2, r4
  402304:	2807      	cmp	r0, #7
  402306:	9211      	str	r2, [sp, #68]	; 0x44
  402308:	f8ca 5000 	str.w	r5, [sl]
  40230c:	f8ca 4004 	str.w	r4, [sl, #4]
  402310:	9010      	str	r0, [sp, #64]	; 0x40
  402312:	dc31      	bgt.n	402378 <_vfiprintf_r+0x85c>
  402314:	f10a 0a08 	add.w	sl, sl, #8
  402318:	3001      	adds	r0, #1
  40231a:	e5d8      	b.n	401ece <_vfiprintf_r+0x3b2>
  40231c:	aa0f      	add	r2, sp, #60	; 0x3c
  40231e:	4651      	mov	r1, sl
  402320:	4638      	mov	r0, r7
  402322:	f7ff fbbb 	bl	401a9c <__sprint_r.part.0>
  402326:	b958      	cbnz	r0, 402340 <_vfiprintf_r+0x824>
  402328:	9910      	ldr	r1, [sp, #64]	; 0x40
  40232a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40232c:	1c48      	adds	r0, r1, #1
  40232e:	46de      	mov	lr, fp
  402330:	e7d3      	b.n	4022da <_vfiprintf_r+0x7be>
  402332:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402334:	b123      	cbz	r3, 402340 <_vfiprintf_r+0x824>
  402336:	9806      	ldr	r0, [sp, #24]
  402338:	9901      	ldr	r1, [sp, #4]
  40233a:	aa0f      	add	r2, sp, #60	; 0x3c
  40233c:	f7ff fbae 	bl	401a9c <__sprint_r.part.0>
  402340:	9b01      	ldr	r3, [sp, #4]
  402342:	899b      	ldrh	r3, [r3, #12]
  402344:	065b      	lsls	r3, r3, #25
  402346:	f57f acd2 	bpl.w	401cee <_vfiprintf_r+0x1d2>
  40234a:	f04f 33ff 	mov.w	r3, #4294967295
  40234e:	9304      	str	r3, [sp, #16]
  402350:	e4cd      	b.n	401cee <_vfiprintf_r+0x1d2>
  402352:	aa0f      	add	r2, sp, #60	; 0x3c
  402354:	4641      	mov	r1, r8
  402356:	4638      	mov	r0, r7
  402358:	f7ff fba0 	bl	401a9c <__sprint_r.part.0>
  40235c:	2800      	cmp	r0, #0
  40235e:	d1ef      	bne.n	402340 <_vfiprintf_r+0x824>
  402360:	9910      	ldr	r1, [sp, #64]	; 0x40
  402362:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402364:	1c48      	adds	r0, r1, #1
  402366:	46da      	mov	sl, fp
  402368:	e5d8      	b.n	401f1c <_vfiprintf_r+0x400>
  40236a:	bf00      	nop
  40236c:	004045b0 	.word	0x004045b0
  402370:	004045c4 	.word	0x004045c4
  402374:	004045f0 	.word	0x004045f0
  402378:	2a00      	cmp	r2, #0
  40237a:	f040 8100 	bne.w	40257e <_vfiprintf_r+0xa62>
  40237e:	9a05      	ldr	r2, [sp, #20]
  402380:	921d      	str	r2, [sp, #116]	; 0x74
  402382:	2301      	movs	r3, #1
  402384:	9211      	str	r2, [sp, #68]	; 0x44
  402386:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  40238a:	9310      	str	r3, [sp, #64]	; 0x40
  40238c:	46da      	mov	sl, fp
  40238e:	f10a 0a08 	add.w	sl, sl, #8
  402392:	9b03      	ldr	r3, [sp, #12]
  402394:	0759      	lsls	r1, r3, #29
  402396:	d505      	bpl.n	4023a4 <_vfiprintf_r+0x888>
  402398:	9b07      	ldr	r3, [sp, #28]
  40239a:	9902      	ldr	r1, [sp, #8]
  40239c:	1a5c      	subs	r4, r3, r1
  40239e:	2c00      	cmp	r4, #0
  4023a0:	f73f adae 	bgt.w	401f00 <_vfiprintf_r+0x3e4>
  4023a4:	9b04      	ldr	r3, [sp, #16]
  4023a6:	9907      	ldr	r1, [sp, #28]
  4023a8:	9802      	ldr	r0, [sp, #8]
  4023aa:	4281      	cmp	r1, r0
  4023ac:	bfac      	ite	ge
  4023ae:	185b      	addge	r3, r3, r1
  4023b0:	181b      	addlt	r3, r3, r0
  4023b2:	9304      	str	r3, [sp, #16]
  4023b4:	bb7a      	cbnz	r2, 402416 <_vfiprintf_r+0x8fa>
  4023b6:	2300      	movs	r3, #0
  4023b8:	9310      	str	r3, [sp, #64]	; 0x40
  4023ba:	46da      	mov	sl, fp
  4023bc:	f7ff bbe0 	b.w	401b80 <_vfiprintf_r+0x64>
  4023c0:	aa0f      	add	r2, sp, #60	; 0x3c
  4023c2:	9901      	ldr	r1, [sp, #4]
  4023c4:	4620      	mov	r0, r4
  4023c6:	f7ff fb69 	bl	401a9c <__sprint_r.part.0>
  4023ca:	2800      	cmp	r0, #0
  4023cc:	d1b8      	bne.n	402340 <_vfiprintf_r+0x824>
  4023ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4023d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023d2:	f101 0e01 	add.w	lr, r1, #1
  4023d6:	46dc      	mov	ip, fp
  4023d8:	e54e      	b.n	401e78 <_vfiprintf_r+0x35c>
  4023da:	2a00      	cmp	r2, #0
  4023dc:	f040 811c 	bne.w	402618 <_vfiprintf_r+0xafc>
  4023e0:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4023e4:	2900      	cmp	r1, #0
  4023e6:	f000 8111 	beq.w	40260c <_vfiprintf_r+0xaf0>
  4023ea:	2201      	movs	r2, #1
  4023ec:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4023f0:	4610      	mov	r0, r2
  4023f2:	921d      	str	r2, [sp, #116]	; 0x74
  4023f4:	911c      	str	r1, [sp, #112]	; 0x70
  4023f6:	46da      	mov	sl, fp
  4023f8:	4601      	mov	r1, r0
  4023fa:	f10a 0a08 	add.w	sl, sl, #8
  4023fe:	3001      	adds	r0, #1
  402400:	e50d      	b.n	401e1e <_vfiprintf_r+0x302>
  402402:	9b03      	ldr	r3, [sp, #12]
  402404:	2a01      	cmp	r2, #1
  402406:	f000 8090 	beq.w	40252a <_vfiprintf_r+0xa0e>
  40240a:	2a02      	cmp	r2, #2
  40240c:	d10b      	bne.n	402426 <_vfiprintf_r+0x90a>
  40240e:	9303      	str	r3, [sp, #12]
  402410:	2600      	movs	r6, #0
  402412:	2700      	movs	r7, #0
  402414:	e615      	b.n	402042 <_vfiprintf_r+0x526>
  402416:	aa0f      	add	r2, sp, #60	; 0x3c
  402418:	9901      	ldr	r1, [sp, #4]
  40241a:	9806      	ldr	r0, [sp, #24]
  40241c:	f7ff fb3e 	bl	401a9c <__sprint_r.part.0>
  402420:	2800      	cmp	r0, #0
  402422:	d0c8      	beq.n	4023b6 <_vfiprintf_r+0x89a>
  402424:	e78c      	b.n	402340 <_vfiprintf_r+0x824>
  402426:	9303      	str	r3, [sp, #12]
  402428:	2600      	movs	r6, #0
  40242a:	2700      	movs	r7, #0
  40242c:	4659      	mov	r1, fp
  40242e:	e000      	b.n	402432 <_vfiprintf_r+0x916>
  402430:	4641      	mov	r1, r8
  402432:	08f2      	lsrs	r2, r6, #3
  402434:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402438:	08f8      	lsrs	r0, r7, #3
  40243a:	f006 0307 	and.w	r3, r6, #7
  40243e:	4607      	mov	r7, r0
  402440:	4616      	mov	r6, r2
  402442:	3330      	adds	r3, #48	; 0x30
  402444:	ea56 0207 	orrs.w	r2, r6, r7
  402448:	f801 3c01 	strb.w	r3, [r1, #-1]
  40244c:	f101 38ff 	add.w	r8, r1, #4294967295
  402450:	d1ee      	bne.n	402430 <_vfiprintf_r+0x914>
  402452:	9a03      	ldr	r2, [sp, #12]
  402454:	07d6      	lsls	r6, r2, #31
  402456:	f57f ae04 	bpl.w	402062 <_vfiprintf_r+0x546>
  40245a:	2b30      	cmp	r3, #48	; 0x30
  40245c:	f43f ae01 	beq.w	402062 <_vfiprintf_r+0x546>
  402460:	3902      	subs	r1, #2
  402462:	2330      	movs	r3, #48	; 0x30
  402464:	f808 3c01 	strb.w	r3, [r8, #-1]
  402468:	ebab 0301 	sub.w	r3, fp, r1
  40246c:	9305      	str	r3, [sp, #20]
  40246e:	4688      	mov	r8, r1
  402470:	e47e      	b.n	401d70 <_vfiprintf_r+0x254>
  402472:	9b04      	ldr	r3, [sp, #16]
  402474:	9a07      	ldr	r2, [sp, #28]
  402476:	428a      	cmp	r2, r1
  402478:	bfac      	ite	ge
  40247a:	189b      	addge	r3, r3, r2
  40247c:	185b      	addlt	r3, r3, r1
  40247e:	9304      	str	r3, [sp, #16]
  402480:	e799      	b.n	4023b6 <_vfiprintf_r+0x89a>
  402482:	2202      	movs	r2, #2
  402484:	e455      	b.n	401d32 <_vfiprintf_r+0x216>
  402486:	2f00      	cmp	r7, #0
  402488:	bf08      	it	eq
  40248a:	2e0a      	cmpeq	r6, #10
  40248c:	d34c      	bcc.n	402528 <_vfiprintf_r+0xa0c>
  40248e:	46d8      	mov	r8, fp
  402490:	4630      	mov	r0, r6
  402492:	4639      	mov	r1, r7
  402494:	220a      	movs	r2, #10
  402496:	2300      	movs	r3, #0
  402498:	f001 feb4 	bl	404204 <__aeabi_uldivmod>
  40249c:	3230      	adds	r2, #48	; 0x30
  40249e:	f808 2d01 	strb.w	r2, [r8, #-1]!
  4024a2:	4630      	mov	r0, r6
  4024a4:	4639      	mov	r1, r7
  4024a6:	2300      	movs	r3, #0
  4024a8:	220a      	movs	r2, #10
  4024aa:	f001 feab 	bl	404204 <__aeabi_uldivmod>
  4024ae:	4606      	mov	r6, r0
  4024b0:	460f      	mov	r7, r1
  4024b2:	ea56 0307 	orrs.w	r3, r6, r7
  4024b6:	d1eb      	bne.n	402490 <_vfiprintf_r+0x974>
  4024b8:	ebab 0308 	sub.w	r3, fp, r8
  4024bc:	9305      	str	r3, [sp, #20]
  4024be:	e457      	b.n	401d70 <_vfiprintf_r+0x254>
  4024c0:	9405      	str	r4, [sp, #20]
  4024c2:	46d8      	mov	r8, fp
  4024c4:	e454      	b.n	401d70 <_vfiprintf_r+0x254>
  4024c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4024c8:	9901      	ldr	r1, [sp, #4]
  4024ca:	9806      	ldr	r0, [sp, #24]
  4024cc:	f7ff fae6 	bl	401a9c <__sprint_r.part.0>
  4024d0:	2800      	cmp	r0, #0
  4024d2:	f47f af35 	bne.w	402340 <_vfiprintf_r+0x824>
  4024d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024d8:	46da      	mov	sl, fp
  4024da:	e75a      	b.n	402392 <_vfiprintf_r+0x876>
  4024dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4024de:	9901      	ldr	r1, [sp, #4]
  4024e0:	9806      	ldr	r0, [sp, #24]
  4024e2:	f7ff fadb 	bl	401a9c <__sprint_r.part.0>
  4024e6:	2800      	cmp	r0, #0
  4024e8:	f47f af2a 	bne.w	402340 <_vfiprintf_r+0x824>
  4024ec:	46da      	mov	sl, fp
  4024ee:	f7ff bbe0 	b.w	401cb2 <_vfiprintf_r+0x196>
  4024f2:	3104      	adds	r1, #4
  4024f4:	6816      	ldr	r6, [r2, #0]
  4024f6:	9108      	str	r1, [sp, #32]
  4024f8:	2201      	movs	r2, #1
  4024fa:	2700      	movs	r7, #0
  4024fc:	e419      	b.n	401d32 <_vfiprintf_r+0x216>
  4024fe:	9808      	ldr	r0, [sp, #32]
  402500:	4601      	mov	r1, r0
  402502:	3104      	adds	r1, #4
  402504:	6806      	ldr	r6, [r0, #0]
  402506:	9108      	str	r1, [sp, #32]
  402508:	2700      	movs	r7, #0
  40250a:	e412      	b.n	401d32 <_vfiprintf_r+0x216>
  40250c:	680e      	ldr	r6, [r1, #0]
  40250e:	3104      	adds	r1, #4
  402510:	9108      	str	r1, [sp, #32]
  402512:	2700      	movs	r7, #0
  402514:	e5d9      	b.n	4020ca <_vfiprintf_r+0x5ae>
  402516:	9908      	ldr	r1, [sp, #32]
  402518:	680e      	ldr	r6, [r1, #0]
  40251a:	460a      	mov	r2, r1
  40251c:	17f7      	asrs	r7, r6, #31
  40251e:	3204      	adds	r2, #4
  402520:	9208      	str	r2, [sp, #32]
  402522:	4630      	mov	r0, r6
  402524:	4639      	mov	r1, r7
  402526:	e575      	b.n	402014 <_vfiprintf_r+0x4f8>
  402528:	9b03      	ldr	r3, [sp, #12]
  40252a:	9303      	str	r3, [sp, #12]
  40252c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  402530:	3630      	adds	r6, #48	; 0x30
  402532:	2301      	movs	r3, #1
  402534:	f808 6d41 	strb.w	r6, [r8, #-65]!
  402538:	9305      	str	r3, [sp, #20]
  40253a:	e419      	b.n	401d70 <_vfiprintf_r+0x254>
  40253c:	aa0f      	add	r2, sp, #60	; 0x3c
  40253e:	9901      	ldr	r1, [sp, #4]
  402540:	9806      	ldr	r0, [sp, #24]
  402542:	f7ff faab 	bl	401a9c <__sprint_r.part.0>
  402546:	2800      	cmp	r0, #0
  402548:	f47f aefa 	bne.w	402340 <_vfiprintf_r+0x824>
  40254c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40254e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402550:	1c48      	adds	r0, r1, #1
  402552:	46da      	mov	sl, fp
  402554:	e463      	b.n	401e1e <_vfiprintf_r+0x302>
  402556:	aa0f      	add	r2, sp, #60	; 0x3c
  402558:	9901      	ldr	r1, [sp, #4]
  40255a:	9806      	ldr	r0, [sp, #24]
  40255c:	f7ff fa9e 	bl	401a9c <__sprint_r.part.0>
  402560:	2800      	cmp	r0, #0
  402562:	f47f aeed 	bne.w	402340 <_vfiprintf_r+0x824>
  402566:	9910      	ldr	r1, [sp, #64]	; 0x40
  402568:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40256a:	1c48      	adds	r0, r1, #1
  40256c:	46da      	mov	sl, fp
  40256e:	e69e      	b.n	4022ae <_vfiprintf_r+0x792>
  402570:	2a00      	cmp	r2, #0
  402572:	f040 8086 	bne.w	402682 <_vfiprintf_r+0xb66>
  402576:	2001      	movs	r0, #1
  402578:	4611      	mov	r1, r2
  40257a:	46da      	mov	sl, fp
  40257c:	e69b      	b.n	4022b6 <_vfiprintf_r+0x79a>
  40257e:	aa0f      	add	r2, sp, #60	; 0x3c
  402580:	9901      	ldr	r1, [sp, #4]
  402582:	9806      	ldr	r0, [sp, #24]
  402584:	f7ff fa8a 	bl	401a9c <__sprint_r.part.0>
  402588:	2800      	cmp	r0, #0
  40258a:	f47f aed9 	bne.w	402340 <_vfiprintf_r+0x824>
  40258e:	9810      	ldr	r0, [sp, #64]	; 0x40
  402590:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402592:	3001      	adds	r0, #1
  402594:	46da      	mov	sl, fp
  402596:	e49a      	b.n	401ece <_vfiprintf_r+0x3b2>
  402598:	9e08      	ldr	r6, [sp, #32]
  40259a:	3607      	adds	r6, #7
  40259c:	f026 0607 	bic.w	r6, r6, #7
  4025a0:	e9d6 0100 	ldrd	r0, r1, [r6]
  4025a4:	f106 0208 	add.w	r2, r6, #8
  4025a8:	9208      	str	r2, [sp, #32]
  4025aa:	4606      	mov	r6, r0
  4025ac:	460f      	mov	r7, r1
  4025ae:	e531      	b.n	402014 <_vfiprintf_r+0x4f8>
  4025b0:	9e08      	ldr	r6, [sp, #32]
  4025b2:	3607      	adds	r6, #7
  4025b4:	f026 0207 	bic.w	r2, r6, #7
  4025b8:	f102 0108 	add.w	r1, r2, #8
  4025bc:	e9d2 6700 	ldrd	r6, r7, [r2]
  4025c0:	9108      	str	r1, [sp, #32]
  4025c2:	2201      	movs	r2, #1
  4025c4:	f7ff bbb5 	b.w	401d32 <_vfiprintf_r+0x216>
  4025c8:	9e08      	ldr	r6, [sp, #32]
  4025ca:	3607      	adds	r6, #7
  4025cc:	f026 0207 	bic.w	r2, r6, #7
  4025d0:	f102 0108 	add.w	r1, r2, #8
  4025d4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4025d8:	9108      	str	r1, [sp, #32]
  4025da:	2200      	movs	r2, #0
  4025dc:	f7ff bba9 	b.w	401d32 <_vfiprintf_r+0x216>
  4025e0:	9e08      	ldr	r6, [sp, #32]
  4025e2:	3607      	adds	r6, #7
  4025e4:	f026 0107 	bic.w	r1, r6, #7
  4025e8:	f101 0008 	add.w	r0, r1, #8
  4025ec:	9008      	str	r0, [sp, #32]
  4025ee:	e9d1 6700 	ldrd	r6, r7, [r1]
  4025f2:	e56a      	b.n	4020ca <_vfiprintf_r+0x5ae>
  4025f4:	46d8      	mov	r8, fp
  4025f6:	f7ff bbbb 	b.w	401d70 <_vfiprintf_r+0x254>
  4025fa:	252d      	movs	r5, #45	; 0x2d
  4025fc:	4276      	negs	r6, r6
  4025fe:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402602:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402606:	2201      	movs	r2, #1
  402608:	f7ff bb98 	b.w	401d3c <_vfiprintf_r+0x220>
  40260c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40260e:	b9d3      	cbnz	r3, 402646 <_vfiprintf_r+0xb2a>
  402610:	4611      	mov	r1, r2
  402612:	2001      	movs	r0, #1
  402614:	46da      	mov	sl, fp
  402616:	e64e      	b.n	4022b6 <_vfiprintf_r+0x79a>
  402618:	aa0f      	add	r2, sp, #60	; 0x3c
  40261a:	9901      	ldr	r1, [sp, #4]
  40261c:	9806      	ldr	r0, [sp, #24]
  40261e:	f7ff fa3d 	bl	401a9c <__sprint_r.part.0>
  402622:	2800      	cmp	r0, #0
  402624:	f47f ae8c 	bne.w	402340 <_vfiprintf_r+0x824>
  402628:	9910      	ldr	r1, [sp, #64]	; 0x40
  40262a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40262c:	1c48      	adds	r0, r1, #1
  40262e:	46da      	mov	sl, fp
  402630:	e61a      	b.n	402268 <_vfiprintf_r+0x74c>
  402632:	aa0f      	add	r2, sp, #60	; 0x3c
  402634:	9901      	ldr	r1, [sp, #4]
  402636:	9806      	ldr	r0, [sp, #24]
  402638:	f7ff fa30 	bl	401a9c <__sprint_r.part.0>
  40263c:	2800      	cmp	r0, #0
  40263e:	f47f ae7f 	bne.w	402340 <_vfiprintf_r+0x824>
  402642:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402644:	e6ae      	b.n	4023a4 <_vfiprintf_r+0x888>
  402646:	ab0e      	add	r3, sp, #56	; 0x38
  402648:	2202      	movs	r2, #2
  40264a:	931c      	str	r3, [sp, #112]	; 0x70
  40264c:	921d      	str	r2, [sp, #116]	; 0x74
  40264e:	2001      	movs	r0, #1
  402650:	46da      	mov	sl, fp
  402652:	e628      	b.n	4022a6 <_vfiprintf_r+0x78a>
  402654:	9a08      	ldr	r2, [sp, #32]
  402656:	9904      	ldr	r1, [sp, #16]
  402658:	6813      	ldr	r3, [r2, #0]
  40265a:	17cd      	asrs	r5, r1, #31
  40265c:	4608      	mov	r0, r1
  40265e:	3204      	adds	r2, #4
  402660:	4629      	mov	r1, r5
  402662:	9208      	str	r2, [sp, #32]
  402664:	e9c3 0100 	strd	r0, r1, [r3]
  402668:	f7ff ba8a 	b.w	401b80 <_vfiprintf_r+0x64>
  40266c:	4640      	mov	r0, r8
  40266e:	9608      	str	r6, [sp, #32]
  402670:	9303      	str	r3, [sp, #12]
  402672:	f7ff f9a5 	bl	4019c0 <strlen>
  402676:	2400      	movs	r4, #0
  402678:	9005      	str	r0, [sp, #20]
  40267a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40267e:	f7ff bb77 	b.w	401d70 <_vfiprintf_r+0x254>
  402682:	aa0f      	add	r2, sp, #60	; 0x3c
  402684:	9901      	ldr	r1, [sp, #4]
  402686:	9806      	ldr	r0, [sp, #24]
  402688:	f7ff fa08 	bl	401a9c <__sprint_r.part.0>
  40268c:	2800      	cmp	r0, #0
  40268e:	f47f ae57 	bne.w	402340 <_vfiprintf_r+0x824>
  402692:	9910      	ldr	r1, [sp, #64]	; 0x40
  402694:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402696:	1c48      	adds	r0, r1, #1
  402698:	46da      	mov	sl, fp
  40269a:	e60c      	b.n	4022b6 <_vfiprintf_r+0x79a>
  40269c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40269e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4026a0:	4e1c      	ldr	r6, [pc, #112]	; (402714 <_vfiprintf_r+0xbf8>)
  4026a2:	3101      	adds	r1, #1
  4026a4:	f7ff bba9 	b.w	401dfa <_vfiprintf_r+0x2de>
  4026a8:	2c06      	cmp	r4, #6
  4026aa:	bf28      	it	cs
  4026ac:	2406      	movcs	r4, #6
  4026ae:	9405      	str	r4, [sp, #20]
  4026b0:	9608      	str	r6, [sp, #32]
  4026b2:	9402      	str	r4, [sp, #8]
  4026b4:	f8df 8060 	ldr.w	r8, [pc, #96]	; 402718 <_vfiprintf_r+0xbfc>
  4026b8:	e493      	b.n	401fe2 <_vfiprintf_r+0x4c6>
  4026ba:	9810      	ldr	r0, [sp, #64]	; 0x40
  4026bc:	4e15      	ldr	r6, [pc, #84]	; (402714 <_vfiprintf_r+0xbf8>)
  4026be:	3001      	adds	r0, #1
  4026c0:	e443      	b.n	401f4a <_vfiprintf_r+0x42e>
  4026c2:	4686      	mov	lr, r0
  4026c4:	f7ff bbef 	b.w	401ea6 <_vfiprintf_r+0x38a>
  4026c8:	9405      	str	r4, [sp, #20]
  4026ca:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4026ce:	9608      	str	r6, [sp, #32]
  4026d0:	9303      	str	r3, [sp, #12]
  4026d2:	4604      	mov	r4, r0
  4026d4:	f7ff bb4c 	b.w	401d70 <_vfiprintf_r+0x254>
  4026d8:	9908      	ldr	r1, [sp, #32]
  4026da:	f899 2001 	ldrb.w	r2, [r9, #1]
  4026de:	680c      	ldr	r4, [r1, #0]
  4026e0:	3104      	adds	r1, #4
  4026e2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4026e6:	46b9      	mov	r9, r7
  4026e8:	9108      	str	r1, [sp, #32]
  4026ea:	f7ff ba7e 	b.w	401bea <_vfiprintf_r+0xce>
  4026ee:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4026f2:	e4c6      	b.n	402082 <_vfiprintf_r+0x566>
  4026f4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4026f8:	e47a      	b.n	401ff0 <_vfiprintf_r+0x4d4>
  4026fa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4026fe:	e575      	b.n	4021ec <_vfiprintf_r+0x6d0>
  402700:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402704:	e4d0      	b.n	4020a8 <_vfiprintf_r+0x58c>
  402706:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40270a:	e587      	b.n	40221c <_vfiprintf_r+0x700>
  40270c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402710:	e522      	b.n	402158 <_vfiprintf_r+0x63c>
  402712:	bf00      	nop
  402714:	004045e0 	.word	0x004045e0
  402718:	004045d8 	.word	0x004045d8

0040271c <__sbprintf>:
  40271c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40271e:	460c      	mov	r4, r1
  402720:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402724:	8989      	ldrh	r1, [r1, #12]
  402726:	6e66      	ldr	r6, [r4, #100]	; 0x64
  402728:	89e5      	ldrh	r5, [r4, #14]
  40272a:	9619      	str	r6, [sp, #100]	; 0x64
  40272c:	f021 0102 	bic.w	r1, r1, #2
  402730:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402732:	f8ad 500e 	strh.w	r5, [sp, #14]
  402736:	2500      	movs	r5, #0
  402738:	69e7      	ldr	r7, [r4, #28]
  40273a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40273e:	9609      	str	r6, [sp, #36]	; 0x24
  402740:	9506      	str	r5, [sp, #24]
  402742:	ae1a      	add	r6, sp, #104	; 0x68
  402744:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402748:	4669      	mov	r1, sp
  40274a:	9600      	str	r6, [sp, #0]
  40274c:	9604      	str	r6, [sp, #16]
  40274e:	9502      	str	r5, [sp, #8]
  402750:	9505      	str	r5, [sp, #20]
  402752:	9707      	str	r7, [sp, #28]
  402754:	4606      	mov	r6, r0
  402756:	f7ff f9e1 	bl	401b1c <_vfiprintf_r>
  40275a:	1e05      	subs	r5, r0, #0
  40275c:	db07      	blt.n	40276e <__sbprintf+0x52>
  40275e:	4630      	mov	r0, r6
  402760:	4669      	mov	r1, sp
  402762:	f000 f925 	bl	4029b0 <_fflush_r>
  402766:	2800      	cmp	r0, #0
  402768:	bf18      	it	ne
  40276a:	f04f 35ff 	movne.w	r5, #4294967295
  40276e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402772:	065b      	lsls	r3, r3, #25
  402774:	d503      	bpl.n	40277e <__sbprintf+0x62>
  402776:	89a3      	ldrh	r3, [r4, #12]
  402778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40277c:	81a3      	strh	r3, [r4, #12]
  40277e:	4628      	mov	r0, r5
  402780:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  402784:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402786:	bf00      	nop

00402788 <__swsetup_r>:
  402788:	b538      	push	{r3, r4, r5, lr}
  40278a:	4b30      	ldr	r3, [pc, #192]	; (40284c <__swsetup_r+0xc4>)
  40278c:	681b      	ldr	r3, [r3, #0]
  40278e:	4605      	mov	r5, r0
  402790:	460c      	mov	r4, r1
  402792:	b113      	cbz	r3, 40279a <__swsetup_r+0x12>
  402794:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402796:	2a00      	cmp	r2, #0
  402798:	d038      	beq.n	40280c <__swsetup_r+0x84>
  40279a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40279e:	b293      	uxth	r3, r2
  4027a0:	0718      	lsls	r0, r3, #28
  4027a2:	d50c      	bpl.n	4027be <__swsetup_r+0x36>
  4027a4:	6920      	ldr	r0, [r4, #16]
  4027a6:	b1a8      	cbz	r0, 4027d4 <__swsetup_r+0x4c>
  4027a8:	f013 0201 	ands.w	r2, r3, #1
  4027ac:	d01e      	beq.n	4027ec <__swsetup_r+0x64>
  4027ae:	6963      	ldr	r3, [r4, #20]
  4027b0:	2200      	movs	r2, #0
  4027b2:	425b      	negs	r3, r3
  4027b4:	61a3      	str	r3, [r4, #24]
  4027b6:	60a2      	str	r2, [r4, #8]
  4027b8:	b1f0      	cbz	r0, 4027f8 <__swsetup_r+0x70>
  4027ba:	2000      	movs	r0, #0
  4027bc:	bd38      	pop	{r3, r4, r5, pc}
  4027be:	06d9      	lsls	r1, r3, #27
  4027c0:	d53c      	bpl.n	40283c <__swsetup_r+0xb4>
  4027c2:	0758      	lsls	r0, r3, #29
  4027c4:	d426      	bmi.n	402814 <__swsetup_r+0x8c>
  4027c6:	6920      	ldr	r0, [r4, #16]
  4027c8:	f042 0308 	orr.w	r3, r2, #8
  4027cc:	81a3      	strh	r3, [r4, #12]
  4027ce:	b29b      	uxth	r3, r3
  4027d0:	2800      	cmp	r0, #0
  4027d2:	d1e9      	bne.n	4027a8 <__swsetup_r+0x20>
  4027d4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4027d8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4027dc:	d0e4      	beq.n	4027a8 <__swsetup_r+0x20>
  4027de:	4628      	mov	r0, r5
  4027e0:	4621      	mov	r1, r4
  4027e2:	f000 fd13 	bl	40320c <__smakebuf_r>
  4027e6:	89a3      	ldrh	r3, [r4, #12]
  4027e8:	6920      	ldr	r0, [r4, #16]
  4027ea:	e7dd      	b.n	4027a8 <__swsetup_r+0x20>
  4027ec:	0799      	lsls	r1, r3, #30
  4027ee:	bf58      	it	pl
  4027f0:	6962      	ldrpl	r2, [r4, #20]
  4027f2:	60a2      	str	r2, [r4, #8]
  4027f4:	2800      	cmp	r0, #0
  4027f6:	d1e0      	bne.n	4027ba <__swsetup_r+0x32>
  4027f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027fc:	061a      	lsls	r2, r3, #24
  4027fe:	d5dd      	bpl.n	4027bc <__swsetup_r+0x34>
  402800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402804:	81a3      	strh	r3, [r4, #12]
  402806:	f04f 30ff 	mov.w	r0, #4294967295
  40280a:	bd38      	pop	{r3, r4, r5, pc}
  40280c:	4618      	mov	r0, r3
  40280e:	f000 f963 	bl	402ad8 <__sinit>
  402812:	e7c2      	b.n	40279a <__swsetup_r+0x12>
  402814:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402816:	b151      	cbz	r1, 40282e <__swsetup_r+0xa6>
  402818:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40281c:	4299      	cmp	r1, r3
  40281e:	d004      	beq.n	40282a <__swsetup_r+0xa2>
  402820:	4628      	mov	r0, r5
  402822:	f000 fa2f 	bl	402c84 <_free_r>
  402826:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40282a:	2300      	movs	r3, #0
  40282c:	6323      	str	r3, [r4, #48]	; 0x30
  40282e:	2300      	movs	r3, #0
  402830:	6920      	ldr	r0, [r4, #16]
  402832:	6063      	str	r3, [r4, #4]
  402834:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402838:	6020      	str	r0, [r4, #0]
  40283a:	e7c5      	b.n	4027c8 <__swsetup_r+0x40>
  40283c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402840:	2309      	movs	r3, #9
  402842:	602b      	str	r3, [r5, #0]
  402844:	f04f 30ff 	mov.w	r0, #4294967295
  402848:	81a2      	strh	r2, [r4, #12]
  40284a:	bd38      	pop	{r3, r4, r5, pc}
  40284c:	20400010 	.word	0x20400010

00402850 <register_fini>:
  402850:	4b02      	ldr	r3, [pc, #8]	; (40285c <register_fini+0xc>)
  402852:	b113      	cbz	r3, 40285a <register_fini+0xa>
  402854:	4802      	ldr	r0, [pc, #8]	; (402860 <register_fini+0x10>)
  402856:	f000 b805 	b.w	402864 <atexit>
  40285a:	4770      	bx	lr
  40285c:	00000000 	.word	0x00000000
  402860:	00402aed 	.word	0x00402aed

00402864 <atexit>:
  402864:	2300      	movs	r3, #0
  402866:	4601      	mov	r1, r0
  402868:	461a      	mov	r2, r3
  40286a:	4618      	mov	r0, r3
  40286c:	f001 bbd4 	b.w	404018 <__register_exitproc>

00402870 <__sflush_r>:
  402870:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402874:	b29a      	uxth	r2, r3
  402876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40287a:	460d      	mov	r5, r1
  40287c:	0711      	lsls	r1, r2, #28
  40287e:	4680      	mov	r8, r0
  402880:	d43a      	bmi.n	4028f8 <__sflush_r+0x88>
  402882:	686a      	ldr	r2, [r5, #4]
  402884:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402888:	2a00      	cmp	r2, #0
  40288a:	81ab      	strh	r3, [r5, #12]
  40288c:	dd6f      	ble.n	40296e <__sflush_r+0xfe>
  40288e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402890:	2c00      	cmp	r4, #0
  402892:	d049      	beq.n	402928 <__sflush_r+0xb8>
  402894:	2200      	movs	r2, #0
  402896:	b29b      	uxth	r3, r3
  402898:	f8d8 6000 	ldr.w	r6, [r8]
  40289c:	f8c8 2000 	str.w	r2, [r8]
  4028a0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4028a4:	d067      	beq.n	402976 <__sflush_r+0x106>
  4028a6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4028a8:	075f      	lsls	r7, r3, #29
  4028aa:	d505      	bpl.n	4028b8 <__sflush_r+0x48>
  4028ac:	6869      	ldr	r1, [r5, #4]
  4028ae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4028b0:	1a52      	subs	r2, r2, r1
  4028b2:	b10b      	cbz	r3, 4028b8 <__sflush_r+0x48>
  4028b4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4028b6:	1ad2      	subs	r2, r2, r3
  4028b8:	2300      	movs	r3, #0
  4028ba:	69e9      	ldr	r1, [r5, #28]
  4028bc:	4640      	mov	r0, r8
  4028be:	47a0      	blx	r4
  4028c0:	1c44      	adds	r4, r0, #1
  4028c2:	d03c      	beq.n	40293e <__sflush_r+0xce>
  4028c4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4028c8:	692a      	ldr	r2, [r5, #16]
  4028ca:	602a      	str	r2, [r5, #0]
  4028cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4028d0:	2200      	movs	r2, #0
  4028d2:	81ab      	strh	r3, [r5, #12]
  4028d4:	04db      	lsls	r3, r3, #19
  4028d6:	606a      	str	r2, [r5, #4]
  4028d8:	d447      	bmi.n	40296a <__sflush_r+0xfa>
  4028da:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4028dc:	f8c8 6000 	str.w	r6, [r8]
  4028e0:	b311      	cbz	r1, 402928 <__sflush_r+0xb8>
  4028e2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4028e6:	4299      	cmp	r1, r3
  4028e8:	d002      	beq.n	4028f0 <__sflush_r+0x80>
  4028ea:	4640      	mov	r0, r8
  4028ec:	f000 f9ca 	bl	402c84 <_free_r>
  4028f0:	2000      	movs	r0, #0
  4028f2:	6328      	str	r0, [r5, #48]	; 0x30
  4028f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028f8:	692e      	ldr	r6, [r5, #16]
  4028fa:	b1ae      	cbz	r6, 402928 <__sflush_r+0xb8>
  4028fc:	682c      	ldr	r4, [r5, #0]
  4028fe:	602e      	str	r6, [r5, #0]
  402900:	0791      	lsls	r1, r2, #30
  402902:	bf0c      	ite	eq
  402904:	696b      	ldreq	r3, [r5, #20]
  402906:	2300      	movne	r3, #0
  402908:	1ba4      	subs	r4, r4, r6
  40290a:	60ab      	str	r3, [r5, #8]
  40290c:	e00a      	b.n	402924 <__sflush_r+0xb4>
  40290e:	4623      	mov	r3, r4
  402910:	4632      	mov	r2, r6
  402912:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402914:	69e9      	ldr	r1, [r5, #28]
  402916:	4640      	mov	r0, r8
  402918:	47b8      	blx	r7
  40291a:	2800      	cmp	r0, #0
  40291c:	eba4 0400 	sub.w	r4, r4, r0
  402920:	4406      	add	r6, r0
  402922:	dd04      	ble.n	40292e <__sflush_r+0xbe>
  402924:	2c00      	cmp	r4, #0
  402926:	dcf2      	bgt.n	40290e <__sflush_r+0x9e>
  402928:	2000      	movs	r0, #0
  40292a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40292e:	89ab      	ldrh	r3, [r5, #12]
  402930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402934:	81ab      	strh	r3, [r5, #12]
  402936:	f04f 30ff 	mov.w	r0, #4294967295
  40293a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40293e:	f8d8 4000 	ldr.w	r4, [r8]
  402942:	2c1d      	cmp	r4, #29
  402944:	d8f3      	bhi.n	40292e <__sflush_r+0xbe>
  402946:	4b19      	ldr	r3, [pc, #100]	; (4029ac <__sflush_r+0x13c>)
  402948:	40e3      	lsrs	r3, r4
  40294a:	43db      	mvns	r3, r3
  40294c:	f013 0301 	ands.w	r3, r3, #1
  402950:	d1ed      	bne.n	40292e <__sflush_r+0xbe>
  402952:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402956:	606b      	str	r3, [r5, #4]
  402958:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40295c:	6929      	ldr	r1, [r5, #16]
  40295e:	81ab      	strh	r3, [r5, #12]
  402960:	04da      	lsls	r2, r3, #19
  402962:	6029      	str	r1, [r5, #0]
  402964:	d5b9      	bpl.n	4028da <__sflush_r+0x6a>
  402966:	2c00      	cmp	r4, #0
  402968:	d1b7      	bne.n	4028da <__sflush_r+0x6a>
  40296a:	6528      	str	r0, [r5, #80]	; 0x50
  40296c:	e7b5      	b.n	4028da <__sflush_r+0x6a>
  40296e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402970:	2a00      	cmp	r2, #0
  402972:	dc8c      	bgt.n	40288e <__sflush_r+0x1e>
  402974:	e7d8      	b.n	402928 <__sflush_r+0xb8>
  402976:	2301      	movs	r3, #1
  402978:	69e9      	ldr	r1, [r5, #28]
  40297a:	4640      	mov	r0, r8
  40297c:	47a0      	blx	r4
  40297e:	1c43      	adds	r3, r0, #1
  402980:	4602      	mov	r2, r0
  402982:	d002      	beq.n	40298a <__sflush_r+0x11a>
  402984:	89ab      	ldrh	r3, [r5, #12]
  402986:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402988:	e78e      	b.n	4028a8 <__sflush_r+0x38>
  40298a:	f8d8 3000 	ldr.w	r3, [r8]
  40298e:	2b00      	cmp	r3, #0
  402990:	d0f8      	beq.n	402984 <__sflush_r+0x114>
  402992:	2b1d      	cmp	r3, #29
  402994:	d001      	beq.n	40299a <__sflush_r+0x12a>
  402996:	2b16      	cmp	r3, #22
  402998:	d102      	bne.n	4029a0 <__sflush_r+0x130>
  40299a:	f8c8 6000 	str.w	r6, [r8]
  40299e:	e7c3      	b.n	402928 <__sflush_r+0xb8>
  4029a0:	89ab      	ldrh	r3, [r5, #12]
  4029a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029a6:	81ab      	strh	r3, [r5, #12]
  4029a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4029ac:	20400001 	.word	0x20400001

004029b0 <_fflush_r>:
  4029b0:	b510      	push	{r4, lr}
  4029b2:	4604      	mov	r4, r0
  4029b4:	b082      	sub	sp, #8
  4029b6:	b108      	cbz	r0, 4029bc <_fflush_r+0xc>
  4029b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4029ba:	b153      	cbz	r3, 4029d2 <_fflush_r+0x22>
  4029bc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4029c0:	b908      	cbnz	r0, 4029c6 <_fflush_r+0x16>
  4029c2:	b002      	add	sp, #8
  4029c4:	bd10      	pop	{r4, pc}
  4029c6:	4620      	mov	r0, r4
  4029c8:	b002      	add	sp, #8
  4029ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4029ce:	f7ff bf4f 	b.w	402870 <__sflush_r>
  4029d2:	9101      	str	r1, [sp, #4]
  4029d4:	f000 f880 	bl	402ad8 <__sinit>
  4029d8:	9901      	ldr	r1, [sp, #4]
  4029da:	e7ef      	b.n	4029bc <_fflush_r+0xc>

004029dc <_cleanup_r>:
  4029dc:	4901      	ldr	r1, [pc, #4]	; (4029e4 <_cleanup_r+0x8>)
  4029de:	f000 bbaf 	b.w	403140 <_fwalk_reent>
  4029e2:	bf00      	nop
  4029e4:	004040e1 	.word	0x004040e1

004029e8 <__sinit.part.1>:
  4029e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029ec:	4b35      	ldr	r3, [pc, #212]	; (402ac4 <__sinit.part.1+0xdc>)
  4029ee:	6845      	ldr	r5, [r0, #4]
  4029f0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4029f2:	2400      	movs	r4, #0
  4029f4:	4607      	mov	r7, r0
  4029f6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4029fa:	2304      	movs	r3, #4
  4029fc:	2103      	movs	r1, #3
  4029fe:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402a02:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402a06:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402a0a:	b083      	sub	sp, #12
  402a0c:	602c      	str	r4, [r5, #0]
  402a0e:	606c      	str	r4, [r5, #4]
  402a10:	60ac      	str	r4, [r5, #8]
  402a12:	666c      	str	r4, [r5, #100]	; 0x64
  402a14:	81ec      	strh	r4, [r5, #14]
  402a16:	612c      	str	r4, [r5, #16]
  402a18:	616c      	str	r4, [r5, #20]
  402a1a:	61ac      	str	r4, [r5, #24]
  402a1c:	81ab      	strh	r3, [r5, #12]
  402a1e:	4621      	mov	r1, r4
  402a20:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402a24:	2208      	movs	r2, #8
  402a26:	f7fe fe87 	bl	401738 <memset>
  402a2a:	68be      	ldr	r6, [r7, #8]
  402a2c:	f8df b098 	ldr.w	fp, [pc, #152]	; 402ac8 <__sinit.part.1+0xe0>
  402a30:	f8df a098 	ldr.w	sl, [pc, #152]	; 402acc <__sinit.part.1+0xe4>
  402a34:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402ad0 <__sinit.part.1+0xe8>
  402a38:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402ad4 <__sinit.part.1+0xec>
  402a3c:	f8c5 b020 	str.w	fp, [r5, #32]
  402a40:	2301      	movs	r3, #1
  402a42:	2209      	movs	r2, #9
  402a44:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402a48:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402a4c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402a50:	61ed      	str	r5, [r5, #28]
  402a52:	4621      	mov	r1, r4
  402a54:	81f3      	strh	r3, [r6, #14]
  402a56:	81b2      	strh	r2, [r6, #12]
  402a58:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402a5c:	6034      	str	r4, [r6, #0]
  402a5e:	6074      	str	r4, [r6, #4]
  402a60:	60b4      	str	r4, [r6, #8]
  402a62:	6674      	str	r4, [r6, #100]	; 0x64
  402a64:	6134      	str	r4, [r6, #16]
  402a66:	6174      	str	r4, [r6, #20]
  402a68:	61b4      	str	r4, [r6, #24]
  402a6a:	2208      	movs	r2, #8
  402a6c:	9301      	str	r3, [sp, #4]
  402a6e:	f7fe fe63 	bl	401738 <memset>
  402a72:	68fd      	ldr	r5, [r7, #12]
  402a74:	61f6      	str	r6, [r6, #28]
  402a76:	2012      	movs	r0, #18
  402a78:	2202      	movs	r2, #2
  402a7a:	f8c6 b020 	str.w	fp, [r6, #32]
  402a7e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402a82:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402a86:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402a8a:	4621      	mov	r1, r4
  402a8c:	81a8      	strh	r0, [r5, #12]
  402a8e:	81ea      	strh	r2, [r5, #14]
  402a90:	602c      	str	r4, [r5, #0]
  402a92:	606c      	str	r4, [r5, #4]
  402a94:	60ac      	str	r4, [r5, #8]
  402a96:	666c      	str	r4, [r5, #100]	; 0x64
  402a98:	612c      	str	r4, [r5, #16]
  402a9a:	616c      	str	r4, [r5, #20]
  402a9c:	61ac      	str	r4, [r5, #24]
  402a9e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402aa2:	2208      	movs	r2, #8
  402aa4:	f7fe fe48 	bl	401738 <memset>
  402aa8:	9b01      	ldr	r3, [sp, #4]
  402aaa:	61ed      	str	r5, [r5, #28]
  402aac:	f8c5 b020 	str.w	fp, [r5, #32]
  402ab0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402ab4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402ab8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402abc:	63bb      	str	r3, [r7, #56]	; 0x38
  402abe:	b003      	add	sp, #12
  402ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ac4:	004029dd 	.word	0x004029dd
  402ac8:	00403e45 	.word	0x00403e45
  402acc:	00403e69 	.word	0x00403e69
  402ad0:	00403ea5 	.word	0x00403ea5
  402ad4:	00403ec5 	.word	0x00403ec5

00402ad8 <__sinit>:
  402ad8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402ada:	b103      	cbz	r3, 402ade <__sinit+0x6>
  402adc:	4770      	bx	lr
  402ade:	f7ff bf83 	b.w	4029e8 <__sinit.part.1>
  402ae2:	bf00      	nop

00402ae4 <__sfp_lock_acquire>:
  402ae4:	4770      	bx	lr
  402ae6:	bf00      	nop

00402ae8 <__sfp_lock_release>:
  402ae8:	4770      	bx	lr
  402aea:	bf00      	nop

00402aec <__libc_fini_array>:
  402aec:	b538      	push	{r3, r4, r5, lr}
  402aee:	4c0a      	ldr	r4, [pc, #40]	; (402b18 <__libc_fini_array+0x2c>)
  402af0:	4d0a      	ldr	r5, [pc, #40]	; (402b1c <__libc_fini_array+0x30>)
  402af2:	1b64      	subs	r4, r4, r5
  402af4:	10a4      	asrs	r4, r4, #2
  402af6:	d00a      	beq.n	402b0e <__libc_fini_array+0x22>
  402af8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402afc:	3b01      	subs	r3, #1
  402afe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402b02:	3c01      	subs	r4, #1
  402b04:	f855 3904 	ldr.w	r3, [r5], #-4
  402b08:	4798      	blx	r3
  402b0a:	2c00      	cmp	r4, #0
  402b0c:	d1f9      	bne.n	402b02 <__libc_fini_array+0x16>
  402b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402b12:	f001 be09 	b.w	404728 <_fini>
  402b16:	bf00      	nop
  402b18:	00404738 	.word	0x00404738
  402b1c:	00404734 	.word	0x00404734

00402b20 <__fputwc>:
  402b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b24:	b082      	sub	sp, #8
  402b26:	4680      	mov	r8, r0
  402b28:	4689      	mov	r9, r1
  402b2a:	4614      	mov	r4, r2
  402b2c:	f000 fb32 	bl	403194 <__locale_mb_cur_max>
  402b30:	2801      	cmp	r0, #1
  402b32:	d036      	beq.n	402ba2 <__fputwc+0x82>
  402b34:	464a      	mov	r2, r9
  402b36:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402b3a:	a901      	add	r1, sp, #4
  402b3c:	4640      	mov	r0, r8
  402b3e:	f001 fa1d 	bl	403f7c <_wcrtomb_r>
  402b42:	1c42      	adds	r2, r0, #1
  402b44:	4606      	mov	r6, r0
  402b46:	d025      	beq.n	402b94 <__fputwc+0x74>
  402b48:	b3a8      	cbz	r0, 402bb6 <__fputwc+0x96>
  402b4a:	f89d e004 	ldrb.w	lr, [sp, #4]
  402b4e:	2500      	movs	r5, #0
  402b50:	f10d 0a04 	add.w	sl, sp, #4
  402b54:	e009      	b.n	402b6a <__fputwc+0x4a>
  402b56:	6823      	ldr	r3, [r4, #0]
  402b58:	1c5a      	adds	r2, r3, #1
  402b5a:	6022      	str	r2, [r4, #0]
  402b5c:	f883 e000 	strb.w	lr, [r3]
  402b60:	3501      	adds	r5, #1
  402b62:	42b5      	cmp	r5, r6
  402b64:	d227      	bcs.n	402bb6 <__fputwc+0x96>
  402b66:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402b6a:	68a3      	ldr	r3, [r4, #8]
  402b6c:	3b01      	subs	r3, #1
  402b6e:	2b00      	cmp	r3, #0
  402b70:	60a3      	str	r3, [r4, #8]
  402b72:	daf0      	bge.n	402b56 <__fputwc+0x36>
  402b74:	69a7      	ldr	r7, [r4, #24]
  402b76:	42bb      	cmp	r3, r7
  402b78:	4671      	mov	r1, lr
  402b7a:	4622      	mov	r2, r4
  402b7c:	4640      	mov	r0, r8
  402b7e:	db02      	blt.n	402b86 <__fputwc+0x66>
  402b80:	f1be 0f0a 	cmp.w	lr, #10
  402b84:	d1e7      	bne.n	402b56 <__fputwc+0x36>
  402b86:	f001 f9a1 	bl	403ecc <__swbuf_r>
  402b8a:	1c43      	adds	r3, r0, #1
  402b8c:	d1e8      	bne.n	402b60 <__fputwc+0x40>
  402b8e:	b002      	add	sp, #8
  402b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b94:	89a3      	ldrh	r3, [r4, #12]
  402b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b9a:	81a3      	strh	r3, [r4, #12]
  402b9c:	b002      	add	sp, #8
  402b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ba2:	f109 33ff 	add.w	r3, r9, #4294967295
  402ba6:	2bfe      	cmp	r3, #254	; 0xfe
  402ba8:	d8c4      	bhi.n	402b34 <__fputwc+0x14>
  402baa:	fa5f fe89 	uxtb.w	lr, r9
  402bae:	4606      	mov	r6, r0
  402bb0:	f88d e004 	strb.w	lr, [sp, #4]
  402bb4:	e7cb      	b.n	402b4e <__fputwc+0x2e>
  402bb6:	4648      	mov	r0, r9
  402bb8:	b002      	add	sp, #8
  402bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bbe:	bf00      	nop

00402bc0 <_fputwc_r>:
  402bc0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402bc4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402bc8:	d10a      	bne.n	402be0 <_fputwc_r+0x20>
  402bca:	b410      	push	{r4}
  402bcc:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402bce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402bd2:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  402bd6:	6654      	str	r4, [r2, #100]	; 0x64
  402bd8:	8193      	strh	r3, [r2, #12]
  402bda:	bc10      	pop	{r4}
  402bdc:	f7ff bfa0 	b.w	402b20 <__fputwc>
  402be0:	f7ff bf9e 	b.w	402b20 <__fputwc>

00402be4 <_malloc_trim_r>:
  402be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402be6:	4f24      	ldr	r7, [pc, #144]	; (402c78 <_malloc_trim_r+0x94>)
  402be8:	460c      	mov	r4, r1
  402bea:	4606      	mov	r6, r0
  402bec:	f000 ff6e 	bl	403acc <__malloc_lock>
  402bf0:	68bb      	ldr	r3, [r7, #8]
  402bf2:	685d      	ldr	r5, [r3, #4]
  402bf4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402bf8:	310f      	adds	r1, #15
  402bfa:	f025 0503 	bic.w	r5, r5, #3
  402bfe:	4429      	add	r1, r5
  402c00:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402c04:	f021 010f 	bic.w	r1, r1, #15
  402c08:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402c0c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402c10:	db07      	blt.n	402c22 <_malloc_trim_r+0x3e>
  402c12:	2100      	movs	r1, #0
  402c14:	4630      	mov	r0, r6
  402c16:	f001 f903 	bl	403e20 <_sbrk_r>
  402c1a:	68bb      	ldr	r3, [r7, #8]
  402c1c:	442b      	add	r3, r5
  402c1e:	4298      	cmp	r0, r3
  402c20:	d004      	beq.n	402c2c <_malloc_trim_r+0x48>
  402c22:	4630      	mov	r0, r6
  402c24:	f000 ff54 	bl	403ad0 <__malloc_unlock>
  402c28:	2000      	movs	r0, #0
  402c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c2c:	4261      	negs	r1, r4
  402c2e:	4630      	mov	r0, r6
  402c30:	f001 f8f6 	bl	403e20 <_sbrk_r>
  402c34:	3001      	adds	r0, #1
  402c36:	d00d      	beq.n	402c54 <_malloc_trim_r+0x70>
  402c38:	4b10      	ldr	r3, [pc, #64]	; (402c7c <_malloc_trim_r+0x98>)
  402c3a:	68ba      	ldr	r2, [r7, #8]
  402c3c:	6819      	ldr	r1, [r3, #0]
  402c3e:	1b2d      	subs	r5, r5, r4
  402c40:	f045 0501 	orr.w	r5, r5, #1
  402c44:	4630      	mov	r0, r6
  402c46:	1b09      	subs	r1, r1, r4
  402c48:	6055      	str	r5, [r2, #4]
  402c4a:	6019      	str	r1, [r3, #0]
  402c4c:	f000 ff40 	bl	403ad0 <__malloc_unlock>
  402c50:	2001      	movs	r0, #1
  402c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c54:	2100      	movs	r1, #0
  402c56:	4630      	mov	r0, r6
  402c58:	f001 f8e2 	bl	403e20 <_sbrk_r>
  402c5c:	68ba      	ldr	r2, [r7, #8]
  402c5e:	1a83      	subs	r3, r0, r2
  402c60:	2b0f      	cmp	r3, #15
  402c62:	ddde      	ble.n	402c22 <_malloc_trim_r+0x3e>
  402c64:	4c06      	ldr	r4, [pc, #24]	; (402c80 <_malloc_trim_r+0x9c>)
  402c66:	4905      	ldr	r1, [pc, #20]	; (402c7c <_malloc_trim_r+0x98>)
  402c68:	6824      	ldr	r4, [r4, #0]
  402c6a:	f043 0301 	orr.w	r3, r3, #1
  402c6e:	1b00      	subs	r0, r0, r4
  402c70:	6053      	str	r3, [r2, #4]
  402c72:	6008      	str	r0, [r1, #0]
  402c74:	e7d5      	b.n	402c22 <_malloc_trim_r+0x3e>
  402c76:	bf00      	nop
  402c78:	204005ac 	.word	0x204005ac
  402c7c:	20400a58 	.word	0x20400a58
  402c80:	204009b4 	.word	0x204009b4

00402c84 <_free_r>:
  402c84:	2900      	cmp	r1, #0
  402c86:	d044      	beq.n	402d12 <_free_r+0x8e>
  402c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402c8c:	460d      	mov	r5, r1
  402c8e:	4680      	mov	r8, r0
  402c90:	f000 ff1c 	bl	403acc <__malloc_lock>
  402c94:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402c98:	4969      	ldr	r1, [pc, #420]	; (402e40 <_free_r+0x1bc>)
  402c9a:	f027 0301 	bic.w	r3, r7, #1
  402c9e:	f1a5 0408 	sub.w	r4, r5, #8
  402ca2:	18e2      	adds	r2, r4, r3
  402ca4:	688e      	ldr	r6, [r1, #8]
  402ca6:	6850      	ldr	r0, [r2, #4]
  402ca8:	42b2      	cmp	r2, r6
  402caa:	f020 0003 	bic.w	r0, r0, #3
  402cae:	d05e      	beq.n	402d6e <_free_r+0xea>
  402cb0:	07fe      	lsls	r6, r7, #31
  402cb2:	6050      	str	r0, [r2, #4]
  402cb4:	d40b      	bmi.n	402cce <_free_r+0x4a>
  402cb6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402cba:	1be4      	subs	r4, r4, r7
  402cbc:	f101 0e08 	add.w	lr, r1, #8
  402cc0:	68a5      	ldr	r5, [r4, #8]
  402cc2:	4575      	cmp	r5, lr
  402cc4:	443b      	add	r3, r7
  402cc6:	d06d      	beq.n	402da4 <_free_r+0x120>
  402cc8:	68e7      	ldr	r7, [r4, #12]
  402cca:	60ef      	str	r7, [r5, #12]
  402ccc:	60bd      	str	r5, [r7, #8]
  402cce:	1815      	adds	r5, r2, r0
  402cd0:	686d      	ldr	r5, [r5, #4]
  402cd2:	07ed      	lsls	r5, r5, #31
  402cd4:	d53e      	bpl.n	402d54 <_free_r+0xd0>
  402cd6:	f043 0201 	orr.w	r2, r3, #1
  402cda:	6062      	str	r2, [r4, #4]
  402cdc:	50e3      	str	r3, [r4, r3]
  402cde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402ce2:	d217      	bcs.n	402d14 <_free_r+0x90>
  402ce4:	08db      	lsrs	r3, r3, #3
  402ce6:	1c58      	adds	r0, r3, #1
  402ce8:	109a      	asrs	r2, r3, #2
  402cea:	684d      	ldr	r5, [r1, #4]
  402cec:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402cf0:	60a7      	str	r7, [r4, #8]
  402cf2:	2301      	movs	r3, #1
  402cf4:	4093      	lsls	r3, r2
  402cf6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402cfa:	432b      	orrs	r3, r5
  402cfc:	3a08      	subs	r2, #8
  402cfe:	60e2      	str	r2, [r4, #12]
  402d00:	604b      	str	r3, [r1, #4]
  402d02:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402d06:	60fc      	str	r4, [r7, #12]
  402d08:	4640      	mov	r0, r8
  402d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402d0e:	f000 bedf 	b.w	403ad0 <__malloc_unlock>
  402d12:	4770      	bx	lr
  402d14:	0a5a      	lsrs	r2, r3, #9
  402d16:	2a04      	cmp	r2, #4
  402d18:	d852      	bhi.n	402dc0 <_free_r+0x13c>
  402d1a:	099a      	lsrs	r2, r3, #6
  402d1c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402d20:	00ff      	lsls	r7, r7, #3
  402d22:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402d26:	19c8      	adds	r0, r1, r7
  402d28:	59ca      	ldr	r2, [r1, r7]
  402d2a:	3808      	subs	r0, #8
  402d2c:	4290      	cmp	r0, r2
  402d2e:	d04f      	beq.n	402dd0 <_free_r+0x14c>
  402d30:	6851      	ldr	r1, [r2, #4]
  402d32:	f021 0103 	bic.w	r1, r1, #3
  402d36:	428b      	cmp	r3, r1
  402d38:	d232      	bcs.n	402da0 <_free_r+0x11c>
  402d3a:	6892      	ldr	r2, [r2, #8]
  402d3c:	4290      	cmp	r0, r2
  402d3e:	d1f7      	bne.n	402d30 <_free_r+0xac>
  402d40:	68c3      	ldr	r3, [r0, #12]
  402d42:	60a0      	str	r0, [r4, #8]
  402d44:	60e3      	str	r3, [r4, #12]
  402d46:	609c      	str	r4, [r3, #8]
  402d48:	60c4      	str	r4, [r0, #12]
  402d4a:	4640      	mov	r0, r8
  402d4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402d50:	f000 bebe 	b.w	403ad0 <__malloc_unlock>
  402d54:	6895      	ldr	r5, [r2, #8]
  402d56:	4f3b      	ldr	r7, [pc, #236]	; (402e44 <_free_r+0x1c0>)
  402d58:	42bd      	cmp	r5, r7
  402d5a:	4403      	add	r3, r0
  402d5c:	d040      	beq.n	402de0 <_free_r+0x15c>
  402d5e:	68d0      	ldr	r0, [r2, #12]
  402d60:	60e8      	str	r0, [r5, #12]
  402d62:	f043 0201 	orr.w	r2, r3, #1
  402d66:	6085      	str	r5, [r0, #8]
  402d68:	6062      	str	r2, [r4, #4]
  402d6a:	50e3      	str	r3, [r4, r3]
  402d6c:	e7b7      	b.n	402cde <_free_r+0x5a>
  402d6e:	07ff      	lsls	r7, r7, #31
  402d70:	4403      	add	r3, r0
  402d72:	d407      	bmi.n	402d84 <_free_r+0x100>
  402d74:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402d78:	1aa4      	subs	r4, r4, r2
  402d7a:	4413      	add	r3, r2
  402d7c:	68a0      	ldr	r0, [r4, #8]
  402d7e:	68e2      	ldr	r2, [r4, #12]
  402d80:	60c2      	str	r2, [r0, #12]
  402d82:	6090      	str	r0, [r2, #8]
  402d84:	4a30      	ldr	r2, [pc, #192]	; (402e48 <_free_r+0x1c4>)
  402d86:	6812      	ldr	r2, [r2, #0]
  402d88:	f043 0001 	orr.w	r0, r3, #1
  402d8c:	4293      	cmp	r3, r2
  402d8e:	6060      	str	r0, [r4, #4]
  402d90:	608c      	str	r4, [r1, #8]
  402d92:	d3b9      	bcc.n	402d08 <_free_r+0x84>
  402d94:	4b2d      	ldr	r3, [pc, #180]	; (402e4c <_free_r+0x1c8>)
  402d96:	4640      	mov	r0, r8
  402d98:	6819      	ldr	r1, [r3, #0]
  402d9a:	f7ff ff23 	bl	402be4 <_malloc_trim_r>
  402d9e:	e7b3      	b.n	402d08 <_free_r+0x84>
  402da0:	4610      	mov	r0, r2
  402da2:	e7cd      	b.n	402d40 <_free_r+0xbc>
  402da4:	1811      	adds	r1, r2, r0
  402da6:	6849      	ldr	r1, [r1, #4]
  402da8:	07c9      	lsls	r1, r1, #31
  402daa:	d444      	bmi.n	402e36 <_free_r+0x1b2>
  402dac:	6891      	ldr	r1, [r2, #8]
  402dae:	68d2      	ldr	r2, [r2, #12]
  402db0:	60ca      	str	r2, [r1, #12]
  402db2:	4403      	add	r3, r0
  402db4:	f043 0001 	orr.w	r0, r3, #1
  402db8:	6091      	str	r1, [r2, #8]
  402dba:	6060      	str	r0, [r4, #4]
  402dbc:	50e3      	str	r3, [r4, r3]
  402dbe:	e7a3      	b.n	402d08 <_free_r+0x84>
  402dc0:	2a14      	cmp	r2, #20
  402dc2:	d816      	bhi.n	402df2 <_free_r+0x16e>
  402dc4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402dc8:	00ff      	lsls	r7, r7, #3
  402dca:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402dce:	e7aa      	b.n	402d26 <_free_r+0xa2>
  402dd0:	10aa      	asrs	r2, r5, #2
  402dd2:	2301      	movs	r3, #1
  402dd4:	684d      	ldr	r5, [r1, #4]
  402dd6:	4093      	lsls	r3, r2
  402dd8:	432b      	orrs	r3, r5
  402dda:	604b      	str	r3, [r1, #4]
  402ddc:	4603      	mov	r3, r0
  402dde:	e7b0      	b.n	402d42 <_free_r+0xbe>
  402de0:	f043 0201 	orr.w	r2, r3, #1
  402de4:	614c      	str	r4, [r1, #20]
  402de6:	610c      	str	r4, [r1, #16]
  402de8:	60e5      	str	r5, [r4, #12]
  402dea:	60a5      	str	r5, [r4, #8]
  402dec:	6062      	str	r2, [r4, #4]
  402dee:	50e3      	str	r3, [r4, r3]
  402df0:	e78a      	b.n	402d08 <_free_r+0x84>
  402df2:	2a54      	cmp	r2, #84	; 0x54
  402df4:	d806      	bhi.n	402e04 <_free_r+0x180>
  402df6:	0b1a      	lsrs	r2, r3, #12
  402df8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402dfc:	00ff      	lsls	r7, r7, #3
  402dfe:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402e02:	e790      	b.n	402d26 <_free_r+0xa2>
  402e04:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402e08:	d806      	bhi.n	402e18 <_free_r+0x194>
  402e0a:	0bda      	lsrs	r2, r3, #15
  402e0c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402e10:	00ff      	lsls	r7, r7, #3
  402e12:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402e16:	e786      	b.n	402d26 <_free_r+0xa2>
  402e18:	f240 5054 	movw	r0, #1364	; 0x554
  402e1c:	4282      	cmp	r2, r0
  402e1e:	d806      	bhi.n	402e2e <_free_r+0x1aa>
  402e20:	0c9a      	lsrs	r2, r3, #18
  402e22:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402e26:	00ff      	lsls	r7, r7, #3
  402e28:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402e2c:	e77b      	b.n	402d26 <_free_r+0xa2>
  402e2e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402e32:	257e      	movs	r5, #126	; 0x7e
  402e34:	e777      	b.n	402d26 <_free_r+0xa2>
  402e36:	f043 0101 	orr.w	r1, r3, #1
  402e3a:	6061      	str	r1, [r4, #4]
  402e3c:	6013      	str	r3, [r2, #0]
  402e3e:	e763      	b.n	402d08 <_free_r+0x84>
  402e40:	204005ac 	.word	0x204005ac
  402e44:	204005b4 	.word	0x204005b4
  402e48:	204009b8 	.word	0x204009b8
  402e4c:	20400a88 	.word	0x20400a88

00402e50 <__sfvwrite_r>:
  402e50:	6893      	ldr	r3, [r2, #8]
  402e52:	2b00      	cmp	r3, #0
  402e54:	d073      	beq.n	402f3e <__sfvwrite_r+0xee>
  402e56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e5a:	898b      	ldrh	r3, [r1, #12]
  402e5c:	b083      	sub	sp, #12
  402e5e:	460c      	mov	r4, r1
  402e60:	0719      	lsls	r1, r3, #28
  402e62:	9000      	str	r0, [sp, #0]
  402e64:	4616      	mov	r6, r2
  402e66:	d526      	bpl.n	402eb6 <__sfvwrite_r+0x66>
  402e68:	6922      	ldr	r2, [r4, #16]
  402e6a:	b322      	cbz	r2, 402eb6 <__sfvwrite_r+0x66>
  402e6c:	f013 0002 	ands.w	r0, r3, #2
  402e70:	6835      	ldr	r5, [r6, #0]
  402e72:	d02c      	beq.n	402ece <__sfvwrite_r+0x7e>
  402e74:	f04f 0900 	mov.w	r9, #0
  402e78:	4fb0      	ldr	r7, [pc, #704]	; (40313c <__sfvwrite_r+0x2ec>)
  402e7a:	46c8      	mov	r8, r9
  402e7c:	46b2      	mov	sl, r6
  402e7e:	45b8      	cmp	r8, r7
  402e80:	4643      	mov	r3, r8
  402e82:	464a      	mov	r2, r9
  402e84:	bf28      	it	cs
  402e86:	463b      	movcs	r3, r7
  402e88:	9800      	ldr	r0, [sp, #0]
  402e8a:	f1b8 0f00 	cmp.w	r8, #0
  402e8e:	d050      	beq.n	402f32 <__sfvwrite_r+0xe2>
  402e90:	69e1      	ldr	r1, [r4, #28]
  402e92:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402e94:	47b0      	blx	r6
  402e96:	2800      	cmp	r0, #0
  402e98:	dd58      	ble.n	402f4c <__sfvwrite_r+0xfc>
  402e9a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402e9e:	1a1b      	subs	r3, r3, r0
  402ea0:	4481      	add	r9, r0
  402ea2:	eba8 0800 	sub.w	r8, r8, r0
  402ea6:	f8ca 3008 	str.w	r3, [sl, #8]
  402eaa:	2b00      	cmp	r3, #0
  402eac:	d1e7      	bne.n	402e7e <__sfvwrite_r+0x2e>
  402eae:	2000      	movs	r0, #0
  402eb0:	b003      	add	sp, #12
  402eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eb6:	4621      	mov	r1, r4
  402eb8:	9800      	ldr	r0, [sp, #0]
  402eba:	f7ff fc65 	bl	402788 <__swsetup_r>
  402ebe:	2800      	cmp	r0, #0
  402ec0:	f040 8133 	bne.w	40312a <__sfvwrite_r+0x2da>
  402ec4:	89a3      	ldrh	r3, [r4, #12]
  402ec6:	6835      	ldr	r5, [r6, #0]
  402ec8:	f013 0002 	ands.w	r0, r3, #2
  402ecc:	d1d2      	bne.n	402e74 <__sfvwrite_r+0x24>
  402ece:	f013 0901 	ands.w	r9, r3, #1
  402ed2:	d145      	bne.n	402f60 <__sfvwrite_r+0x110>
  402ed4:	464f      	mov	r7, r9
  402ed6:	9601      	str	r6, [sp, #4]
  402ed8:	b337      	cbz	r7, 402f28 <__sfvwrite_r+0xd8>
  402eda:	059a      	lsls	r2, r3, #22
  402edc:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402ee0:	f140 8083 	bpl.w	402fea <__sfvwrite_r+0x19a>
  402ee4:	4547      	cmp	r7, r8
  402ee6:	46c3      	mov	fp, r8
  402ee8:	f0c0 80ab 	bcc.w	403042 <__sfvwrite_r+0x1f2>
  402eec:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402ef0:	f040 80ac 	bne.w	40304c <__sfvwrite_r+0x1fc>
  402ef4:	6820      	ldr	r0, [r4, #0]
  402ef6:	46ba      	mov	sl, r7
  402ef8:	465a      	mov	r2, fp
  402efa:	4649      	mov	r1, r9
  402efc:	f000 fd82 	bl	403a04 <memmove>
  402f00:	68a2      	ldr	r2, [r4, #8]
  402f02:	6823      	ldr	r3, [r4, #0]
  402f04:	eba2 0208 	sub.w	r2, r2, r8
  402f08:	445b      	add	r3, fp
  402f0a:	60a2      	str	r2, [r4, #8]
  402f0c:	6023      	str	r3, [r4, #0]
  402f0e:	9a01      	ldr	r2, [sp, #4]
  402f10:	6893      	ldr	r3, [r2, #8]
  402f12:	eba3 030a 	sub.w	r3, r3, sl
  402f16:	44d1      	add	r9, sl
  402f18:	eba7 070a 	sub.w	r7, r7, sl
  402f1c:	6093      	str	r3, [r2, #8]
  402f1e:	2b00      	cmp	r3, #0
  402f20:	d0c5      	beq.n	402eae <__sfvwrite_r+0x5e>
  402f22:	89a3      	ldrh	r3, [r4, #12]
  402f24:	2f00      	cmp	r7, #0
  402f26:	d1d8      	bne.n	402eda <__sfvwrite_r+0x8a>
  402f28:	f8d5 9000 	ldr.w	r9, [r5]
  402f2c:	686f      	ldr	r7, [r5, #4]
  402f2e:	3508      	adds	r5, #8
  402f30:	e7d2      	b.n	402ed8 <__sfvwrite_r+0x88>
  402f32:	f8d5 9000 	ldr.w	r9, [r5]
  402f36:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402f3a:	3508      	adds	r5, #8
  402f3c:	e79f      	b.n	402e7e <__sfvwrite_r+0x2e>
  402f3e:	2000      	movs	r0, #0
  402f40:	4770      	bx	lr
  402f42:	4621      	mov	r1, r4
  402f44:	9800      	ldr	r0, [sp, #0]
  402f46:	f7ff fd33 	bl	4029b0 <_fflush_r>
  402f4a:	b370      	cbz	r0, 402faa <__sfvwrite_r+0x15a>
  402f4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402f54:	f04f 30ff 	mov.w	r0, #4294967295
  402f58:	81a3      	strh	r3, [r4, #12]
  402f5a:	b003      	add	sp, #12
  402f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f60:	4681      	mov	r9, r0
  402f62:	4633      	mov	r3, r6
  402f64:	464e      	mov	r6, r9
  402f66:	46a8      	mov	r8, r5
  402f68:	469a      	mov	sl, r3
  402f6a:	464d      	mov	r5, r9
  402f6c:	b34e      	cbz	r6, 402fc2 <__sfvwrite_r+0x172>
  402f6e:	b380      	cbz	r0, 402fd2 <__sfvwrite_r+0x182>
  402f70:	6820      	ldr	r0, [r4, #0]
  402f72:	6923      	ldr	r3, [r4, #16]
  402f74:	6962      	ldr	r2, [r4, #20]
  402f76:	45b1      	cmp	r9, r6
  402f78:	46cb      	mov	fp, r9
  402f7a:	bf28      	it	cs
  402f7c:	46b3      	movcs	fp, r6
  402f7e:	4298      	cmp	r0, r3
  402f80:	465f      	mov	r7, fp
  402f82:	d904      	bls.n	402f8e <__sfvwrite_r+0x13e>
  402f84:	68a3      	ldr	r3, [r4, #8]
  402f86:	4413      	add	r3, r2
  402f88:	459b      	cmp	fp, r3
  402f8a:	f300 80a6 	bgt.w	4030da <__sfvwrite_r+0x28a>
  402f8e:	4593      	cmp	fp, r2
  402f90:	db4b      	blt.n	40302a <__sfvwrite_r+0x1da>
  402f92:	4613      	mov	r3, r2
  402f94:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402f96:	69e1      	ldr	r1, [r4, #28]
  402f98:	9800      	ldr	r0, [sp, #0]
  402f9a:	462a      	mov	r2, r5
  402f9c:	47b8      	blx	r7
  402f9e:	1e07      	subs	r7, r0, #0
  402fa0:	ddd4      	ble.n	402f4c <__sfvwrite_r+0xfc>
  402fa2:	ebb9 0907 	subs.w	r9, r9, r7
  402fa6:	d0cc      	beq.n	402f42 <__sfvwrite_r+0xf2>
  402fa8:	2001      	movs	r0, #1
  402faa:	f8da 3008 	ldr.w	r3, [sl, #8]
  402fae:	1bdb      	subs	r3, r3, r7
  402fb0:	443d      	add	r5, r7
  402fb2:	1bf6      	subs	r6, r6, r7
  402fb4:	f8ca 3008 	str.w	r3, [sl, #8]
  402fb8:	2b00      	cmp	r3, #0
  402fba:	f43f af78 	beq.w	402eae <__sfvwrite_r+0x5e>
  402fbe:	2e00      	cmp	r6, #0
  402fc0:	d1d5      	bne.n	402f6e <__sfvwrite_r+0x11e>
  402fc2:	f108 0308 	add.w	r3, r8, #8
  402fc6:	e913 0060 	ldmdb	r3, {r5, r6}
  402fca:	4698      	mov	r8, r3
  402fcc:	3308      	adds	r3, #8
  402fce:	2e00      	cmp	r6, #0
  402fd0:	d0f9      	beq.n	402fc6 <__sfvwrite_r+0x176>
  402fd2:	4632      	mov	r2, r6
  402fd4:	210a      	movs	r1, #10
  402fd6:	4628      	mov	r0, r5
  402fd8:	f000 fc2a 	bl	403830 <memchr>
  402fdc:	2800      	cmp	r0, #0
  402fde:	f000 80a1 	beq.w	403124 <__sfvwrite_r+0x2d4>
  402fe2:	3001      	adds	r0, #1
  402fe4:	eba0 0905 	sub.w	r9, r0, r5
  402fe8:	e7c2      	b.n	402f70 <__sfvwrite_r+0x120>
  402fea:	6820      	ldr	r0, [r4, #0]
  402fec:	6923      	ldr	r3, [r4, #16]
  402fee:	4298      	cmp	r0, r3
  402ff0:	d802      	bhi.n	402ff8 <__sfvwrite_r+0x1a8>
  402ff2:	6963      	ldr	r3, [r4, #20]
  402ff4:	429f      	cmp	r7, r3
  402ff6:	d25d      	bcs.n	4030b4 <__sfvwrite_r+0x264>
  402ff8:	45b8      	cmp	r8, r7
  402ffa:	bf28      	it	cs
  402ffc:	46b8      	movcs	r8, r7
  402ffe:	4642      	mov	r2, r8
  403000:	4649      	mov	r1, r9
  403002:	f000 fcff 	bl	403a04 <memmove>
  403006:	68a3      	ldr	r3, [r4, #8]
  403008:	6822      	ldr	r2, [r4, #0]
  40300a:	eba3 0308 	sub.w	r3, r3, r8
  40300e:	4442      	add	r2, r8
  403010:	60a3      	str	r3, [r4, #8]
  403012:	6022      	str	r2, [r4, #0]
  403014:	b10b      	cbz	r3, 40301a <__sfvwrite_r+0x1ca>
  403016:	46c2      	mov	sl, r8
  403018:	e779      	b.n	402f0e <__sfvwrite_r+0xbe>
  40301a:	4621      	mov	r1, r4
  40301c:	9800      	ldr	r0, [sp, #0]
  40301e:	f7ff fcc7 	bl	4029b0 <_fflush_r>
  403022:	2800      	cmp	r0, #0
  403024:	d192      	bne.n	402f4c <__sfvwrite_r+0xfc>
  403026:	46c2      	mov	sl, r8
  403028:	e771      	b.n	402f0e <__sfvwrite_r+0xbe>
  40302a:	465a      	mov	r2, fp
  40302c:	4629      	mov	r1, r5
  40302e:	f000 fce9 	bl	403a04 <memmove>
  403032:	68a2      	ldr	r2, [r4, #8]
  403034:	6823      	ldr	r3, [r4, #0]
  403036:	eba2 020b 	sub.w	r2, r2, fp
  40303a:	445b      	add	r3, fp
  40303c:	60a2      	str	r2, [r4, #8]
  40303e:	6023      	str	r3, [r4, #0]
  403040:	e7af      	b.n	402fa2 <__sfvwrite_r+0x152>
  403042:	6820      	ldr	r0, [r4, #0]
  403044:	46b8      	mov	r8, r7
  403046:	46ba      	mov	sl, r7
  403048:	46bb      	mov	fp, r7
  40304a:	e755      	b.n	402ef8 <__sfvwrite_r+0xa8>
  40304c:	6962      	ldr	r2, [r4, #20]
  40304e:	6820      	ldr	r0, [r4, #0]
  403050:	6921      	ldr	r1, [r4, #16]
  403052:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403056:	eba0 0a01 	sub.w	sl, r0, r1
  40305a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40305e:	f10a 0001 	add.w	r0, sl, #1
  403062:	ea4f 0868 	mov.w	r8, r8, asr #1
  403066:	4438      	add	r0, r7
  403068:	4540      	cmp	r0, r8
  40306a:	4642      	mov	r2, r8
  40306c:	bf84      	itt	hi
  40306e:	4680      	movhi	r8, r0
  403070:	4642      	movhi	r2, r8
  403072:	055b      	lsls	r3, r3, #21
  403074:	d544      	bpl.n	403100 <__sfvwrite_r+0x2b0>
  403076:	4611      	mov	r1, r2
  403078:	9800      	ldr	r0, [sp, #0]
  40307a:	f000 f913 	bl	4032a4 <_malloc_r>
  40307e:	4683      	mov	fp, r0
  403080:	2800      	cmp	r0, #0
  403082:	d055      	beq.n	403130 <__sfvwrite_r+0x2e0>
  403084:	4652      	mov	r2, sl
  403086:	6921      	ldr	r1, [r4, #16]
  403088:	f000 fc22 	bl	4038d0 <memcpy>
  40308c:	89a3      	ldrh	r3, [r4, #12]
  40308e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403096:	81a3      	strh	r3, [r4, #12]
  403098:	eb0b 000a 	add.w	r0, fp, sl
  40309c:	eba8 030a 	sub.w	r3, r8, sl
  4030a0:	f8c4 b010 	str.w	fp, [r4, #16]
  4030a4:	f8c4 8014 	str.w	r8, [r4, #20]
  4030a8:	6020      	str	r0, [r4, #0]
  4030aa:	60a3      	str	r3, [r4, #8]
  4030ac:	46b8      	mov	r8, r7
  4030ae:	46ba      	mov	sl, r7
  4030b0:	46bb      	mov	fp, r7
  4030b2:	e721      	b.n	402ef8 <__sfvwrite_r+0xa8>
  4030b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4030b8:	42b9      	cmp	r1, r7
  4030ba:	bf28      	it	cs
  4030bc:	4639      	movcs	r1, r7
  4030be:	464a      	mov	r2, r9
  4030c0:	fb91 f1f3 	sdiv	r1, r1, r3
  4030c4:	9800      	ldr	r0, [sp, #0]
  4030c6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4030c8:	fb03 f301 	mul.w	r3, r3, r1
  4030cc:	69e1      	ldr	r1, [r4, #28]
  4030ce:	47b0      	blx	r6
  4030d0:	f1b0 0a00 	subs.w	sl, r0, #0
  4030d4:	f73f af1b 	bgt.w	402f0e <__sfvwrite_r+0xbe>
  4030d8:	e738      	b.n	402f4c <__sfvwrite_r+0xfc>
  4030da:	461a      	mov	r2, r3
  4030dc:	4629      	mov	r1, r5
  4030de:	9301      	str	r3, [sp, #4]
  4030e0:	f000 fc90 	bl	403a04 <memmove>
  4030e4:	6822      	ldr	r2, [r4, #0]
  4030e6:	9b01      	ldr	r3, [sp, #4]
  4030e8:	9800      	ldr	r0, [sp, #0]
  4030ea:	441a      	add	r2, r3
  4030ec:	6022      	str	r2, [r4, #0]
  4030ee:	4621      	mov	r1, r4
  4030f0:	f7ff fc5e 	bl	4029b0 <_fflush_r>
  4030f4:	9b01      	ldr	r3, [sp, #4]
  4030f6:	2800      	cmp	r0, #0
  4030f8:	f47f af28 	bne.w	402f4c <__sfvwrite_r+0xfc>
  4030fc:	461f      	mov	r7, r3
  4030fe:	e750      	b.n	402fa2 <__sfvwrite_r+0x152>
  403100:	9800      	ldr	r0, [sp, #0]
  403102:	f000 fce7 	bl	403ad4 <_realloc_r>
  403106:	4683      	mov	fp, r0
  403108:	2800      	cmp	r0, #0
  40310a:	d1c5      	bne.n	403098 <__sfvwrite_r+0x248>
  40310c:	9d00      	ldr	r5, [sp, #0]
  40310e:	6921      	ldr	r1, [r4, #16]
  403110:	4628      	mov	r0, r5
  403112:	f7ff fdb7 	bl	402c84 <_free_r>
  403116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40311a:	220c      	movs	r2, #12
  40311c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403120:	602a      	str	r2, [r5, #0]
  403122:	e715      	b.n	402f50 <__sfvwrite_r+0x100>
  403124:	f106 0901 	add.w	r9, r6, #1
  403128:	e722      	b.n	402f70 <__sfvwrite_r+0x120>
  40312a:	f04f 30ff 	mov.w	r0, #4294967295
  40312e:	e6bf      	b.n	402eb0 <__sfvwrite_r+0x60>
  403130:	9a00      	ldr	r2, [sp, #0]
  403132:	230c      	movs	r3, #12
  403134:	6013      	str	r3, [r2, #0]
  403136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40313a:	e709      	b.n	402f50 <__sfvwrite_r+0x100>
  40313c:	7ffffc00 	.word	0x7ffffc00

00403140 <_fwalk_reent>:
  403140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403144:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403148:	d01f      	beq.n	40318a <_fwalk_reent+0x4a>
  40314a:	4688      	mov	r8, r1
  40314c:	4606      	mov	r6, r0
  40314e:	f04f 0900 	mov.w	r9, #0
  403152:	687d      	ldr	r5, [r7, #4]
  403154:	68bc      	ldr	r4, [r7, #8]
  403156:	3d01      	subs	r5, #1
  403158:	d411      	bmi.n	40317e <_fwalk_reent+0x3e>
  40315a:	89a3      	ldrh	r3, [r4, #12]
  40315c:	2b01      	cmp	r3, #1
  40315e:	f105 35ff 	add.w	r5, r5, #4294967295
  403162:	d908      	bls.n	403176 <_fwalk_reent+0x36>
  403164:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403168:	3301      	adds	r3, #1
  40316a:	4621      	mov	r1, r4
  40316c:	4630      	mov	r0, r6
  40316e:	d002      	beq.n	403176 <_fwalk_reent+0x36>
  403170:	47c0      	blx	r8
  403172:	ea49 0900 	orr.w	r9, r9, r0
  403176:	1c6b      	adds	r3, r5, #1
  403178:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40317c:	d1ed      	bne.n	40315a <_fwalk_reent+0x1a>
  40317e:	683f      	ldr	r7, [r7, #0]
  403180:	2f00      	cmp	r7, #0
  403182:	d1e6      	bne.n	403152 <_fwalk_reent+0x12>
  403184:	4648      	mov	r0, r9
  403186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40318a:	46b9      	mov	r9, r7
  40318c:	4648      	mov	r0, r9
  40318e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403192:	bf00      	nop

00403194 <__locale_mb_cur_max>:
  403194:	4b04      	ldr	r3, [pc, #16]	; (4031a8 <__locale_mb_cur_max+0x14>)
  403196:	4a05      	ldr	r2, [pc, #20]	; (4031ac <__locale_mb_cur_max+0x18>)
  403198:	681b      	ldr	r3, [r3, #0]
  40319a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40319c:	2b00      	cmp	r3, #0
  40319e:	bf08      	it	eq
  4031a0:	4613      	moveq	r3, r2
  4031a2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4031a6:	4770      	bx	lr
  4031a8:	20400010 	.word	0x20400010
  4031ac:	20400440 	.word	0x20400440

004031b0 <__swhatbuf_r>:
  4031b0:	b570      	push	{r4, r5, r6, lr}
  4031b2:	460c      	mov	r4, r1
  4031b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4031b8:	2900      	cmp	r1, #0
  4031ba:	b090      	sub	sp, #64	; 0x40
  4031bc:	4615      	mov	r5, r2
  4031be:	461e      	mov	r6, r3
  4031c0:	db14      	blt.n	4031ec <__swhatbuf_r+0x3c>
  4031c2:	aa01      	add	r2, sp, #4
  4031c4:	f000 ffcc 	bl	404160 <_fstat_r>
  4031c8:	2800      	cmp	r0, #0
  4031ca:	db0f      	blt.n	4031ec <__swhatbuf_r+0x3c>
  4031cc:	9a02      	ldr	r2, [sp, #8]
  4031ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4031d2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4031d6:	fab2 f282 	clz	r2, r2
  4031da:	0952      	lsrs	r2, r2, #5
  4031dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4031e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4031e4:	6032      	str	r2, [r6, #0]
  4031e6:	602b      	str	r3, [r5, #0]
  4031e8:	b010      	add	sp, #64	; 0x40
  4031ea:	bd70      	pop	{r4, r5, r6, pc}
  4031ec:	89a2      	ldrh	r2, [r4, #12]
  4031ee:	2300      	movs	r3, #0
  4031f0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4031f4:	6033      	str	r3, [r6, #0]
  4031f6:	d004      	beq.n	403202 <__swhatbuf_r+0x52>
  4031f8:	2240      	movs	r2, #64	; 0x40
  4031fa:	4618      	mov	r0, r3
  4031fc:	602a      	str	r2, [r5, #0]
  4031fe:	b010      	add	sp, #64	; 0x40
  403200:	bd70      	pop	{r4, r5, r6, pc}
  403202:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403206:	602b      	str	r3, [r5, #0]
  403208:	b010      	add	sp, #64	; 0x40
  40320a:	bd70      	pop	{r4, r5, r6, pc}

0040320c <__smakebuf_r>:
  40320c:	898a      	ldrh	r2, [r1, #12]
  40320e:	0792      	lsls	r2, r2, #30
  403210:	460b      	mov	r3, r1
  403212:	d506      	bpl.n	403222 <__smakebuf_r+0x16>
  403214:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403218:	2101      	movs	r1, #1
  40321a:	601a      	str	r2, [r3, #0]
  40321c:	611a      	str	r2, [r3, #16]
  40321e:	6159      	str	r1, [r3, #20]
  403220:	4770      	bx	lr
  403222:	b5f0      	push	{r4, r5, r6, r7, lr}
  403224:	b083      	sub	sp, #12
  403226:	ab01      	add	r3, sp, #4
  403228:	466a      	mov	r2, sp
  40322a:	460c      	mov	r4, r1
  40322c:	4605      	mov	r5, r0
  40322e:	f7ff ffbf 	bl	4031b0 <__swhatbuf_r>
  403232:	9900      	ldr	r1, [sp, #0]
  403234:	4606      	mov	r6, r0
  403236:	4628      	mov	r0, r5
  403238:	f000 f834 	bl	4032a4 <_malloc_r>
  40323c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403240:	b1d0      	cbz	r0, 403278 <__smakebuf_r+0x6c>
  403242:	9a01      	ldr	r2, [sp, #4]
  403244:	4f12      	ldr	r7, [pc, #72]	; (403290 <__smakebuf_r+0x84>)
  403246:	9900      	ldr	r1, [sp, #0]
  403248:	63ef      	str	r7, [r5, #60]	; 0x3c
  40324a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40324e:	81a3      	strh	r3, [r4, #12]
  403250:	6020      	str	r0, [r4, #0]
  403252:	6120      	str	r0, [r4, #16]
  403254:	6161      	str	r1, [r4, #20]
  403256:	b91a      	cbnz	r2, 403260 <__smakebuf_r+0x54>
  403258:	4333      	orrs	r3, r6
  40325a:	81a3      	strh	r3, [r4, #12]
  40325c:	b003      	add	sp, #12
  40325e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403260:	4628      	mov	r0, r5
  403262:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403266:	f000 ff8f 	bl	404188 <_isatty_r>
  40326a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40326e:	2800      	cmp	r0, #0
  403270:	d0f2      	beq.n	403258 <__smakebuf_r+0x4c>
  403272:	f043 0301 	orr.w	r3, r3, #1
  403276:	e7ef      	b.n	403258 <__smakebuf_r+0x4c>
  403278:	059a      	lsls	r2, r3, #22
  40327a:	d4ef      	bmi.n	40325c <__smakebuf_r+0x50>
  40327c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403280:	f043 0302 	orr.w	r3, r3, #2
  403284:	2101      	movs	r1, #1
  403286:	81a3      	strh	r3, [r4, #12]
  403288:	6022      	str	r2, [r4, #0]
  40328a:	6122      	str	r2, [r4, #16]
  40328c:	6161      	str	r1, [r4, #20]
  40328e:	e7e5      	b.n	40325c <__smakebuf_r+0x50>
  403290:	004029dd 	.word	0x004029dd

00403294 <malloc>:
  403294:	4b02      	ldr	r3, [pc, #8]	; (4032a0 <malloc+0xc>)
  403296:	4601      	mov	r1, r0
  403298:	6818      	ldr	r0, [r3, #0]
  40329a:	f000 b803 	b.w	4032a4 <_malloc_r>
  40329e:	bf00      	nop
  4032a0:	20400010 	.word	0x20400010

004032a4 <_malloc_r>:
  4032a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032a8:	f101 060b 	add.w	r6, r1, #11
  4032ac:	2e16      	cmp	r6, #22
  4032ae:	b083      	sub	sp, #12
  4032b0:	4605      	mov	r5, r0
  4032b2:	f240 809e 	bls.w	4033f2 <_malloc_r+0x14e>
  4032b6:	f036 0607 	bics.w	r6, r6, #7
  4032ba:	f100 80bd 	bmi.w	403438 <_malloc_r+0x194>
  4032be:	42b1      	cmp	r1, r6
  4032c0:	f200 80ba 	bhi.w	403438 <_malloc_r+0x194>
  4032c4:	f000 fc02 	bl	403acc <__malloc_lock>
  4032c8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4032cc:	f0c0 8293 	bcc.w	4037f6 <_malloc_r+0x552>
  4032d0:	0a73      	lsrs	r3, r6, #9
  4032d2:	f000 80b8 	beq.w	403446 <_malloc_r+0x1a2>
  4032d6:	2b04      	cmp	r3, #4
  4032d8:	f200 8179 	bhi.w	4035ce <_malloc_r+0x32a>
  4032dc:	09b3      	lsrs	r3, r6, #6
  4032de:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4032e2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4032e6:	00c3      	lsls	r3, r0, #3
  4032e8:	4fbf      	ldr	r7, [pc, #764]	; (4035e8 <_malloc_r+0x344>)
  4032ea:	443b      	add	r3, r7
  4032ec:	f1a3 0108 	sub.w	r1, r3, #8
  4032f0:	685c      	ldr	r4, [r3, #4]
  4032f2:	42a1      	cmp	r1, r4
  4032f4:	d106      	bne.n	403304 <_malloc_r+0x60>
  4032f6:	e00c      	b.n	403312 <_malloc_r+0x6e>
  4032f8:	2a00      	cmp	r2, #0
  4032fa:	f280 80aa 	bge.w	403452 <_malloc_r+0x1ae>
  4032fe:	68e4      	ldr	r4, [r4, #12]
  403300:	42a1      	cmp	r1, r4
  403302:	d006      	beq.n	403312 <_malloc_r+0x6e>
  403304:	6863      	ldr	r3, [r4, #4]
  403306:	f023 0303 	bic.w	r3, r3, #3
  40330a:	1b9a      	subs	r2, r3, r6
  40330c:	2a0f      	cmp	r2, #15
  40330e:	ddf3      	ble.n	4032f8 <_malloc_r+0x54>
  403310:	4670      	mov	r0, lr
  403312:	693c      	ldr	r4, [r7, #16]
  403314:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4035fc <_malloc_r+0x358>
  403318:	4574      	cmp	r4, lr
  40331a:	f000 81ab 	beq.w	403674 <_malloc_r+0x3d0>
  40331e:	6863      	ldr	r3, [r4, #4]
  403320:	f023 0303 	bic.w	r3, r3, #3
  403324:	1b9a      	subs	r2, r3, r6
  403326:	2a0f      	cmp	r2, #15
  403328:	f300 8190 	bgt.w	40364c <_malloc_r+0x3a8>
  40332c:	2a00      	cmp	r2, #0
  40332e:	f8c7 e014 	str.w	lr, [r7, #20]
  403332:	f8c7 e010 	str.w	lr, [r7, #16]
  403336:	f280 809d 	bge.w	403474 <_malloc_r+0x1d0>
  40333a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40333e:	f080 8161 	bcs.w	403604 <_malloc_r+0x360>
  403342:	08db      	lsrs	r3, r3, #3
  403344:	f103 0c01 	add.w	ip, r3, #1
  403348:	1099      	asrs	r1, r3, #2
  40334a:	687a      	ldr	r2, [r7, #4]
  40334c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403350:	f8c4 8008 	str.w	r8, [r4, #8]
  403354:	2301      	movs	r3, #1
  403356:	408b      	lsls	r3, r1
  403358:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40335c:	4313      	orrs	r3, r2
  40335e:	3908      	subs	r1, #8
  403360:	60e1      	str	r1, [r4, #12]
  403362:	607b      	str	r3, [r7, #4]
  403364:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403368:	f8c8 400c 	str.w	r4, [r8, #12]
  40336c:	1082      	asrs	r2, r0, #2
  40336e:	2401      	movs	r4, #1
  403370:	4094      	lsls	r4, r2
  403372:	429c      	cmp	r4, r3
  403374:	f200 808b 	bhi.w	40348e <_malloc_r+0x1ea>
  403378:	421c      	tst	r4, r3
  40337a:	d106      	bne.n	40338a <_malloc_r+0xe6>
  40337c:	f020 0003 	bic.w	r0, r0, #3
  403380:	0064      	lsls	r4, r4, #1
  403382:	421c      	tst	r4, r3
  403384:	f100 0004 	add.w	r0, r0, #4
  403388:	d0fa      	beq.n	403380 <_malloc_r+0xdc>
  40338a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40338e:	46cc      	mov	ip, r9
  403390:	4680      	mov	r8, r0
  403392:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403396:	459c      	cmp	ip, r3
  403398:	d107      	bne.n	4033aa <_malloc_r+0x106>
  40339a:	e16d      	b.n	403678 <_malloc_r+0x3d4>
  40339c:	2a00      	cmp	r2, #0
  40339e:	f280 817b 	bge.w	403698 <_malloc_r+0x3f4>
  4033a2:	68db      	ldr	r3, [r3, #12]
  4033a4:	459c      	cmp	ip, r3
  4033a6:	f000 8167 	beq.w	403678 <_malloc_r+0x3d4>
  4033aa:	6859      	ldr	r1, [r3, #4]
  4033ac:	f021 0103 	bic.w	r1, r1, #3
  4033b0:	1b8a      	subs	r2, r1, r6
  4033b2:	2a0f      	cmp	r2, #15
  4033b4:	ddf2      	ble.n	40339c <_malloc_r+0xf8>
  4033b6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4033ba:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4033be:	9300      	str	r3, [sp, #0]
  4033c0:	199c      	adds	r4, r3, r6
  4033c2:	4628      	mov	r0, r5
  4033c4:	f046 0601 	orr.w	r6, r6, #1
  4033c8:	f042 0501 	orr.w	r5, r2, #1
  4033cc:	605e      	str	r6, [r3, #4]
  4033ce:	f8c8 c00c 	str.w	ip, [r8, #12]
  4033d2:	f8cc 8008 	str.w	r8, [ip, #8]
  4033d6:	617c      	str	r4, [r7, #20]
  4033d8:	613c      	str	r4, [r7, #16]
  4033da:	f8c4 e00c 	str.w	lr, [r4, #12]
  4033de:	f8c4 e008 	str.w	lr, [r4, #8]
  4033e2:	6065      	str	r5, [r4, #4]
  4033e4:	505a      	str	r2, [r3, r1]
  4033e6:	f000 fb73 	bl	403ad0 <__malloc_unlock>
  4033ea:	9b00      	ldr	r3, [sp, #0]
  4033ec:	f103 0408 	add.w	r4, r3, #8
  4033f0:	e01e      	b.n	403430 <_malloc_r+0x18c>
  4033f2:	2910      	cmp	r1, #16
  4033f4:	d820      	bhi.n	403438 <_malloc_r+0x194>
  4033f6:	f000 fb69 	bl	403acc <__malloc_lock>
  4033fa:	2610      	movs	r6, #16
  4033fc:	2318      	movs	r3, #24
  4033fe:	2002      	movs	r0, #2
  403400:	4f79      	ldr	r7, [pc, #484]	; (4035e8 <_malloc_r+0x344>)
  403402:	443b      	add	r3, r7
  403404:	f1a3 0208 	sub.w	r2, r3, #8
  403408:	685c      	ldr	r4, [r3, #4]
  40340a:	4294      	cmp	r4, r2
  40340c:	f000 813d 	beq.w	40368a <_malloc_r+0x3e6>
  403410:	6863      	ldr	r3, [r4, #4]
  403412:	68e1      	ldr	r1, [r4, #12]
  403414:	68a6      	ldr	r6, [r4, #8]
  403416:	f023 0303 	bic.w	r3, r3, #3
  40341a:	4423      	add	r3, r4
  40341c:	4628      	mov	r0, r5
  40341e:	685a      	ldr	r2, [r3, #4]
  403420:	60f1      	str	r1, [r6, #12]
  403422:	f042 0201 	orr.w	r2, r2, #1
  403426:	608e      	str	r6, [r1, #8]
  403428:	605a      	str	r2, [r3, #4]
  40342a:	f000 fb51 	bl	403ad0 <__malloc_unlock>
  40342e:	3408      	adds	r4, #8
  403430:	4620      	mov	r0, r4
  403432:	b003      	add	sp, #12
  403434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403438:	2400      	movs	r4, #0
  40343a:	230c      	movs	r3, #12
  40343c:	4620      	mov	r0, r4
  40343e:	602b      	str	r3, [r5, #0]
  403440:	b003      	add	sp, #12
  403442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403446:	2040      	movs	r0, #64	; 0x40
  403448:	f44f 7300 	mov.w	r3, #512	; 0x200
  40344c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403450:	e74a      	b.n	4032e8 <_malloc_r+0x44>
  403452:	4423      	add	r3, r4
  403454:	68e1      	ldr	r1, [r4, #12]
  403456:	685a      	ldr	r2, [r3, #4]
  403458:	68a6      	ldr	r6, [r4, #8]
  40345a:	f042 0201 	orr.w	r2, r2, #1
  40345e:	60f1      	str	r1, [r6, #12]
  403460:	4628      	mov	r0, r5
  403462:	608e      	str	r6, [r1, #8]
  403464:	605a      	str	r2, [r3, #4]
  403466:	f000 fb33 	bl	403ad0 <__malloc_unlock>
  40346a:	3408      	adds	r4, #8
  40346c:	4620      	mov	r0, r4
  40346e:	b003      	add	sp, #12
  403470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403474:	4423      	add	r3, r4
  403476:	4628      	mov	r0, r5
  403478:	685a      	ldr	r2, [r3, #4]
  40347a:	f042 0201 	orr.w	r2, r2, #1
  40347e:	605a      	str	r2, [r3, #4]
  403480:	f000 fb26 	bl	403ad0 <__malloc_unlock>
  403484:	3408      	adds	r4, #8
  403486:	4620      	mov	r0, r4
  403488:	b003      	add	sp, #12
  40348a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40348e:	68bc      	ldr	r4, [r7, #8]
  403490:	6863      	ldr	r3, [r4, #4]
  403492:	f023 0803 	bic.w	r8, r3, #3
  403496:	45b0      	cmp	r8, r6
  403498:	d304      	bcc.n	4034a4 <_malloc_r+0x200>
  40349a:	eba8 0306 	sub.w	r3, r8, r6
  40349e:	2b0f      	cmp	r3, #15
  4034a0:	f300 8085 	bgt.w	4035ae <_malloc_r+0x30a>
  4034a4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403600 <_malloc_r+0x35c>
  4034a8:	4b50      	ldr	r3, [pc, #320]	; (4035ec <_malloc_r+0x348>)
  4034aa:	f8d9 2000 	ldr.w	r2, [r9]
  4034ae:	681b      	ldr	r3, [r3, #0]
  4034b0:	3201      	adds	r2, #1
  4034b2:	4433      	add	r3, r6
  4034b4:	eb04 0a08 	add.w	sl, r4, r8
  4034b8:	f000 8155 	beq.w	403766 <_malloc_r+0x4c2>
  4034bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4034c0:	330f      	adds	r3, #15
  4034c2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4034c6:	f02b 0b0f 	bic.w	fp, fp, #15
  4034ca:	4659      	mov	r1, fp
  4034cc:	4628      	mov	r0, r5
  4034ce:	f000 fca7 	bl	403e20 <_sbrk_r>
  4034d2:	1c41      	adds	r1, r0, #1
  4034d4:	4602      	mov	r2, r0
  4034d6:	f000 80fc 	beq.w	4036d2 <_malloc_r+0x42e>
  4034da:	4582      	cmp	sl, r0
  4034dc:	f200 80f7 	bhi.w	4036ce <_malloc_r+0x42a>
  4034e0:	4b43      	ldr	r3, [pc, #268]	; (4035f0 <_malloc_r+0x34c>)
  4034e2:	6819      	ldr	r1, [r3, #0]
  4034e4:	4459      	add	r1, fp
  4034e6:	6019      	str	r1, [r3, #0]
  4034e8:	f000 814d 	beq.w	403786 <_malloc_r+0x4e2>
  4034ec:	f8d9 0000 	ldr.w	r0, [r9]
  4034f0:	3001      	adds	r0, #1
  4034f2:	bf1b      	ittet	ne
  4034f4:	eba2 0a0a 	subne.w	sl, r2, sl
  4034f8:	4451      	addne	r1, sl
  4034fa:	f8c9 2000 	streq.w	r2, [r9]
  4034fe:	6019      	strne	r1, [r3, #0]
  403500:	f012 0107 	ands.w	r1, r2, #7
  403504:	f000 8115 	beq.w	403732 <_malloc_r+0x48e>
  403508:	f1c1 0008 	rsb	r0, r1, #8
  40350c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403510:	4402      	add	r2, r0
  403512:	3108      	adds	r1, #8
  403514:	eb02 090b 	add.w	r9, r2, fp
  403518:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40351c:	eba1 0909 	sub.w	r9, r1, r9
  403520:	4649      	mov	r1, r9
  403522:	4628      	mov	r0, r5
  403524:	9301      	str	r3, [sp, #4]
  403526:	9200      	str	r2, [sp, #0]
  403528:	f000 fc7a 	bl	403e20 <_sbrk_r>
  40352c:	1c43      	adds	r3, r0, #1
  40352e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403532:	f000 8143 	beq.w	4037bc <_malloc_r+0x518>
  403536:	1a80      	subs	r0, r0, r2
  403538:	4448      	add	r0, r9
  40353a:	f040 0001 	orr.w	r0, r0, #1
  40353e:	6819      	ldr	r1, [r3, #0]
  403540:	60ba      	str	r2, [r7, #8]
  403542:	4449      	add	r1, r9
  403544:	42bc      	cmp	r4, r7
  403546:	6050      	str	r0, [r2, #4]
  403548:	6019      	str	r1, [r3, #0]
  40354a:	d017      	beq.n	40357c <_malloc_r+0x2d8>
  40354c:	f1b8 0f0f 	cmp.w	r8, #15
  403550:	f240 80fb 	bls.w	40374a <_malloc_r+0x4a6>
  403554:	6860      	ldr	r0, [r4, #4]
  403556:	f1a8 020c 	sub.w	r2, r8, #12
  40355a:	f022 0207 	bic.w	r2, r2, #7
  40355e:	eb04 0e02 	add.w	lr, r4, r2
  403562:	f000 0001 	and.w	r0, r0, #1
  403566:	f04f 0c05 	mov.w	ip, #5
  40356a:	4310      	orrs	r0, r2
  40356c:	2a0f      	cmp	r2, #15
  40356e:	6060      	str	r0, [r4, #4]
  403570:	f8ce c004 	str.w	ip, [lr, #4]
  403574:	f8ce c008 	str.w	ip, [lr, #8]
  403578:	f200 8117 	bhi.w	4037aa <_malloc_r+0x506>
  40357c:	4b1d      	ldr	r3, [pc, #116]	; (4035f4 <_malloc_r+0x350>)
  40357e:	68bc      	ldr	r4, [r7, #8]
  403580:	681a      	ldr	r2, [r3, #0]
  403582:	4291      	cmp	r1, r2
  403584:	bf88      	it	hi
  403586:	6019      	strhi	r1, [r3, #0]
  403588:	4b1b      	ldr	r3, [pc, #108]	; (4035f8 <_malloc_r+0x354>)
  40358a:	681a      	ldr	r2, [r3, #0]
  40358c:	4291      	cmp	r1, r2
  40358e:	6862      	ldr	r2, [r4, #4]
  403590:	bf88      	it	hi
  403592:	6019      	strhi	r1, [r3, #0]
  403594:	f022 0203 	bic.w	r2, r2, #3
  403598:	4296      	cmp	r6, r2
  40359a:	eba2 0306 	sub.w	r3, r2, r6
  40359e:	d801      	bhi.n	4035a4 <_malloc_r+0x300>
  4035a0:	2b0f      	cmp	r3, #15
  4035a2:	dc04      	bgt.n	4035ae <_malloc_r+0x30a>
  4035a4:	4628      	mov	r0, r5
  4035a6:	f000 fa93 	bl	403ad0 <__malloc_unlock>
  4035aa:	2400      	movs	r4, #0
  4035ac:	e740      	b.n	403430 <_malloc_r+0x18c>
  4035ae:	19a2      	adds	r2, r4, r6
  4035b0:	f043 0301 	orr.w	r3, r3, #1
  4035b4:	f046 0601 	orr.w	r6, r6, #1
  4035b8:	6066      	str	r6, [r4, #4]
  4035ba:	4628      	mov	r0, r5
  4035bc:	60ba      	str	r2, [r7, #8]
  4035be:	6053      	str	r3, [r2, #4]
  4035c0:	f000 fa86 	bl	403ad0 <__malloc_unlock>
  4035c4:	3408      	adds	r4, #8
  4035c6:	4620      	mov	r0, r4
  4035c8:	b003      	add	sp, #12
  4035ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035ce:	2b14      	cmp	r3, #20
  4035d0:	d971      	bls.n	4036b6 <_malloc_r+0x412>
  4035d2:	2b54      	cmp	r3, #84	; 0x54
  4035d4:	f200 80a3 	bhi.w	40371e <_malloc_r+0x47a>
  4035d8:	0b33      	lsrs	r3, r6, #12
  4035da:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4035de:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4035e2:	00c3      	lsls	r3, r0, #3
  4035e4:	e680      	b.n	4032e8 <_malloc_r+0x44>
  4035e6:	bf00      	nop
  4035e8:	204005ac 	.word	0x204005ac
  4035ec:	20400a88 	.word	0x20400a88
  4035f0:	20400a58 	.word	0x20400a58
  4035f4:	20400a80 	.word	0x20400a80
  4035f8:	20400a84 	.word	0x20400a84
  4035fc:	204005b4 	.word	0x204005b4
  403600:	204009b4 	.word	0x204009b4
  403604:	0a5a      	lsrs	r2, r3, #9
  403606:	2a04      	cmp	r2, #4
  403608:	d95b      	bls.n	4036c2 <_malloc_r+0x41e>
  40360a:	2a14      	cmp	r2, #20
  40360c:	f200 80ae 	bhi.w	40376c <_malloc_r+0x4c8>
  403610:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403614:	00c9      	lsls	r1, r1, #3
  403616:	325b      	adds	r2, #91	; 0x5b
  403618:	eb07 0c01 	add.w	ip, r7, r1
  40361c:	5879      	ldr	r1, [r7, r1]
  40361e:	f1ac 0c08 	sub.w	ip, ip, #8
  403622:	458c      	cmp	ip, r1
  403624:	f000 8088 	beq.w	403738 <_malloc_r+0x494>
  403628:	684a      	ldr	r2, [r1, #4]
  40362a:	f022 0203 	bic.w	r2, r2, #3
  40362e:	4293      	cmp	r3, r2
  403630:	d273      	bcs.n	40371a <_malloc_r+0x476>
  403632:	6889      	ldr	r1, [r1, #8]
  403634:	458c      	cmp	ip, r1
  403636:	d1f7      	bne.n	403628 <_malloc_r+0x384>
  403638:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40363c:	687b      	ldr	r3, [r7, #4]
  40363e:	60e2      	str	r2, [r4, #12]
  403640:	f8c4 c008 	str.w	ip, [r4, #8]
  403644:	6094      	str	r4, [r2, #8]
  403646:	f8cc 400c 	str.w	r4, [ip, #12]
  40364a:	e68f      	b.n	40336c <_malloc_r+0xc8>
  40364c:	19a1      	adds	r1, r4, r6
  40364e:	f046 0c01 	orr.w	ip, r6, #1
  403652:	f042 0601 	orr.w	r6, r2, #1
  403656:	f8c4 c004 	str.w	ip, [r4, #4]
  40365a:	4628      	mov	r0, r5
  40365c:	6179      	str	r1, [r7, #20]
  40365e:	6139      	str	r1, [r7, #16]
  403660:	f8c1 e00c 	str.w	lr, [r1, #12]
  403664:	f8c1 e008 	str.w	lr, [r1, #8]
  403668:	604e      	str	r6, [r1, #4]
  40366a:	50e2      	str	r2, [r4, r3]
  40366c:	f000 fa30 	bl	403ad0 <__malloc_unlock>
  403670:	3408      	adds	r4, #8
  403672:	e6dd      	b.n	403430 <_malloc_r+0x18c>
  403674:	687b      	ldr	r3, [r7, #4]
  403676:	e679      	b.n	40336c <_malloc_r+0xc8>
  403678:	f108 0801 	add.w	r8, r8, #1
  40367c:	f018 0f03 	tst.w	r8, #3
  403680:	f10c 0c08 	add.w	ip, ip, #8
  403684:	f47f ae85 	bne.w	403392 <_malloc_r+0xee>
  403688:	e02d      	b.n	4036e6 <_malloc_r+0x442>
  40368a:	68dc      	ldr	r4, [r3, #12]
  40368c:	42a3      	cmp	r3, r4
  40368e:	bf08      	it	eq
  403690:	3002      	addeq	r0, #2
  403692:	f43f ae3e 	beq.w	403312 <_malloc_r+0x6e>
  403696:	e6bb      	b.n	403410 <_malloc_r+0x16c>
  403698:	4419      	add	r1, r3
  40369a:	461c      	mov	r4, r3
  40369c:	684a      	ldr	r2, [r1, #4]
  40369e:	68db      	ldr	r3, [r3, #12]
  4036a0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4036a4:	f042 0201 	orr.w	r2, r2, #1
  4036a8:	604a      	str	r2, [r1, #4]
  4036aa:	4628      	mov	r0, r5
  4036ac:	60f3      	str	r3, [r6, #12]
  4036ae:	609e      	str	r6, [r3, #8]
  4036b0:	f000 fa0e 	bl	403ad0 <__malloc_unlock>
  4036b4:	e6bc      	b.n	403430 <_malloc_r+0x18c>
  4036b6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4036ba:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4036be:	00c3      	lsls	r3, r0, #3
  4036c0:	e612      	b.n	4032e8 <_malloc_r+0x44>
  4036c2:	099a      	lsrs	r2, r3, #6
  4036c4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4036c8:	00c9      	lsls	r1, r1, #3
  4036ca:	3238      	adds	r2, #56	; 0x38
  4036cc:	e7a4      	b.n	403618 <_malloc_r+0x374>
  4036ce:	42bc      	cmp	r4, r7
  4036d0:	d054      	beq.n	40377c <_malloc_r+0x4d8>
  4036d2:	68bc      	ldr	r4, [r7, #8]
  4036d4:	6862      	ldr	r2, [r4, #4]
  4036d6:	f022 0203 	bic.w	r2, r2, #3
  4036da:	e75d      	b.n	403598 <_malloc_r+0x2f4>
  4036dc:	f859 3908 	ldr.w	r3, [r9], #-8
  4036e0:	4599      	cmp	r9, r3
  4036e2:	f040 8086 	bne.w	4037f2 <_malloc_r+0x54e>
  4036e6:	f010 0f03 	tst.w	r0, #3
  4036ea:	f100 30ff 	add.w	r0, r0, #4294967295
  4036ee:	d1f5      	bne.n	4036dc <_malloc_r+0x438>
  4036f0:	687b      	ldr	r3, [r7, #4]
  4036f2:	ea23 0304 	bic.w	r3, r3, r4
  4036f6:	607b      	str	r3, [r7, #4]
  4036f8:	0064      	lsls	r4, r4, #1
  4036fa:	429c      	cmp	r4, r3
  4036fc:	f63f aec7 	bhi.w	40348e <_malloc_r+0x1ea>
  403700:	2c00      	cmp	r4, #0
  403702:	f43f aec4 	beq.w	40348e <_malloc_r+0x1ea>
  403706:	421c      	tst	r4, r3
  403708:	4640      	mov	r0, r8
  40370a:	f47f ae3e 	bne.w	40338a <_malloc_r+0xe6>
  40370e:	0064      	lsls	r4, r4, #1
  403710:	421c      	tst	r4, r3
  403712:	f100 0004 	add.w	r0, r0, #4
  403716:	d0fa      	beq.n	40370e <_malloc_r+0x46a>
  403718:	e637      	b.n	40338a <_malloc_r+0xe6>
  40371a:	468c      	mov	ip, r1
  40371c:	e78c      	b.n	403638 <_malloc_r+0x394>
  40371e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403722:	d815      	bhi.n	403750 <_malloc_r+0x4ac>
  403724:	0bf3      	lsrs	r3, r6, #15
  403726:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40372a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40372e:	00c3      	lsls	r3, r0, #3
  403730:	e5da      	b.n	4032e8 <_malloc_r+0x44>
  403732:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403736:	e6ed      	b.n	403514 <_malloc_r+0x270>
  403738:	687b      	ldr	r3, [r7, #4]
  40373a:	1092      	asrs	r2, r2, #2
  40373c:	2101      	movs	r1, #1
  40373e:	fa01 f202 	lsl.w	r2, r1, r2
  403742:	4313      	orrs	r3, r2
  403744:	607b      	str	r3, [r7, #4]
  403746:	4662      	mov	r2, ip
  403748:	e779      	b.n	40363e <_malloc_r+0x39a>
  40374a:	2301      	movs	r3, #1
  40374c:	6053      	str	r3, [r2, #4]
  40374e:	e729      	b.n	4035a4 <_malloc_r+0x300>
  403750:	f240 5254 	movw	r2, #1364	; 0x554
  403754:	4293      	cmp	r3, r2
  403756:	d822      	bhi.n	40379e <_malloc_r+0x4fa>
  403758:	0cb3      	lsrs	r3, r6, #18
  40375a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40375e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403762:	00c3      	lsls	r3, r0, #3
  403764:	e5c0      	b.n	4032e8 <_malloc_r+0x44>
  403766:	f103 0b10 	add.w	fp, r3, #16
  40376a:	e6ae      	b.n	4034ca <_malloc_r+0x226>
  40376c:	2a54      	cmp	r2, #84	; 0x54
  40376e:	d829      	bhi.n	4037c4 <_malloc_r+0x520>
  403770:	0b1a      	lsrs	r2, r3, #12
  403772:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403776:	00c9      	lsls	r1, r1, #3
  403778:	326e      	adds	r2, #110	; 0x6e
  40377a:	e74d      	b.n	403618 <_malloc_r+0x374>
  40377c:	4b20      	ldr	r3, [pc, #128]	; (403800 <_malloc_r+0x55c>)
  40377e:	6819      	ldr	r1, [r3, #0]
  403780:	4459      	add	r1, fp
  403782:	6019      	str	r1, [r3, #0]
  403784:	e6b2      	b.n	4034ec <_malloc_r+0x248>
  403786:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40378a:	2800      	cmp	r0, #0
  40378c:	f47f aeae 	bne.w	4034ec <_malloc_r+0x248>
  403790:	eb08 030b 	add.w	r3, r8, fp
  403794:	68ba      	ldr	r2, [r7, #8]
  403796:	f043 0301 	orr.w	r3, r3, #1
  40379a:	6053      	str	r3, [r2, #4]
  40379c:	e6ee      	b.n	40357c <_malloc_r+0x2d8>
  40379e:	207f      	movs	r0, #127	; 0x7f
  4037a0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4037a4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4037a8:	e59e      	b.n	4032e8 <_malloc_r+0x44>
  4037aa:	f104 0108 	add.w	r1, r4, #8
  4037ae:	4628      	mov	r0, r5
  4037b0:	9300      	str	r3, [sp, #0]
  4037b2:	f7ff fa67 	bl	402c84 <_free_r>
  4037b6:	9b00      	ldr	r3, [sp, #0]
  4037b8:	6819      	ldr	r1, [r3, #0]
  4037ba:	e6df      	b.n	40357c <_malloc_r+0x2d8>
  4037bc:	2001      	movs	r0, #1
  4037be:	f04f 0900 	mov.w	r9, #0
  4037c2:	e6bc      	b.n	40353e <_malloc_r+0x29a>
  4037c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4037c8:	d805      	bhi.n	4037d6 <_malloc_r+0x532>
  4037ca:	0bda      	lsrs	r2, r3, #15
  4037cc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4037d0:	00c9      	lsls	r1, r1, #3
  4037d2:	3277      	adds	r2, #119	; 0x77
  4037d4:	e720      	b.n	403618 <_malloc_r+0x374>
  4037d6:	f240 5154 	movw	r1, #1364	; 0x554
  4037da:	428a      	cmp	r2, r1
  4037dc:	d805      	bhi.n	4037ea <_malloc_r+0x546>
  4037de:	0c9a      	lsrs	r2, r3, #18
  4037e0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4037e4:	00c9      	lsls	r1, r1, #3
  4037e6:	327c      	adds	r2, #124	; 0x7c
  4037e8:	e716      	b.n	403618 <_malloc_r+0x374>
  4037ea:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4037ee:	227e      	movs	r2, #126	; 0x7e
  4037f0:	e712      	b.n	403618 <_malloc_r+0x374>
  4037f2:	687b      	ldr	r3, [r7, #4]
  4037f4:	e780      	b.n	4036f8 <_malloc_r+0x454>
  4037f6:	08f0      	lsrs	r0, r6, #3
  4037f8:	f106 0308 	add.w	r3, r6, #8
  4037fc:	e600      	b.n	403400 <_malloc_r+0x15c>
  4037fe:	bf00      	nop
  403800:	20400a58 	.word	0x20400a58

00403804 <__ascii_mbtowc>:
  403804:	b082      	sub	sp, #8
  403806:	b149      	cbz	r1, 40381c <__ascii_mbtowc+0x18>
  403808:	b15a      	cbz	r2, 403822 <__ascii_mbtowc+0x1e>
  40380a:	b16b      	cbz	r3, 403828 <__ascii_mbtowc+0x24>
  40380c:	7813      	ldrb	r3, [r2, #0]
  40380e:	600b      	str	r3, [r1, #0]
  403810:	7812      	ldrb	r2, [r2, #0]
  403812:	1c10      	adds	r0, r2, #0
  403814:	bf18      	it	ne
  403816:	2001      	movne	r0, #1
  403818:	b002      	add	sp, #8
  40381a:	4770      	bx	lr
  40381c:	a901      	add	r1, sp, #4
  40381e:	2a00      	cmp	r2, #0
  403820:	d1f3      	bne.n	40380a <__ascii_mbtowc+0x6>
  403822:	4610      	mov	r0, r2
  403824:	b002      	add	sp, #8
  403826:	4770      	bx	lr
  403828:	f06f 0001 	mvn.w	r0, #1
  40382c:	e7f4      	b.n	403818 <__ascii_mbtowc+0x14>
  40382e:	bf00      	nop

00403830 <memchr>:
  403830:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403834:	2a10      	cmp	r2, #16
  403836:	db2b      	blt.n	403890 <memchr+0x60>
  403838:	f010 0f07 	tst.w	r0, #7
  40383c:	d008      	beq.n	403850 <memchr+0x20>
  40383e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403842:	3a01      	subs	r2, #1
  403844:	428b      	cmp	r3, r1
  403846:	d02d      	beq.n	4038a4 <memchr+0x74>
  403848:	f010 0f07 	tst.w	r0, #7
  40384c:	b342      	cbz	r2, 4038a0 <memchr+0x70>
  40384e:	d1f6      	bne.n	40383e <memchr+0xe>
  403850:	b4f0      	push	{r4, r5, r6, r7}
  403852:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403856:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40385a:	f022 0407 	bic.w	r4, r2, #7
  40385e:	f07f 0700 	mvns.w	r7, #0
  403862:	2300      	movs	r3, #0
  403864:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403868:	3c08      	subs	r4, #8
  40386a:	ea85 0501 	eor.w	r5, r5, r1
  40386e:	ea86 0601 	eor.w	r6, r6, r1
  403872:	fa85 f547 	uadd8	r5, r5, r7
  403876:	faa3 f587 	sel	r5, r3, r7
  40387a:	fa86 f647 	uadd8	r6, r6, r7
  40387e:	faa5 f687 	sel	r6, r5, r7
  403882:	b98e      	cbnz	r6, 4038a8 <memchr+0x78>
  403884:	d1ee      	bne.n	403864 <memchr+0x34>
  403886:	bcf0      	pop	{r4, r5, r6, r7}
  403888:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40388c:	f002 0207 	and.w	r2, r2, #7
  403890:	b132      	cbz	r2, 4038a0 <memchr+0x70>
  403892:	f810 3b01 	ldrb.w	r3, [r0], #1
  403896:	3a01      	subs	r2, #1
  403898:	ea83 0301 	eor.w	r3, r3, r1
  40389c:	b113      	cbz	r3, 4038a4 <memchr+0x74>
  40389e:	d1f8      	bne.n	403892 <memchr+0x62>
  4038a0:	2000      	movs	r0, #0
  4038a2:	4770      	bx	lr
  4038a4:	3801      	subs	r0, #1
  4038a6:	4770      	bx	lr
  4038a8:	2d00      	cmp	r5, #0
  4038aa:	bf06      	itte	eq
  4038ac:	4635      	moveq	r5, r6
  4038ae:	3803      	subeq	r0, #3
  4038b0:	3807      	subne	r0, #7
  4038b2:	f015 0f01 	tst.w	r5, #1
  4038b6:	d107      	bne.n	4038c8 <memchr+0x98>
  4038b8:	3001      	adds	r0, #1
  4038ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4038be:	bf02      	ittt	eq
  4038c0:	3001      	addeq	r0, #1
  4038c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4038c6:	3001      	addeq	r0, #1
  4038c8:	bcf0      	pop	{r4, r5, r6, r7}
  4038ca:	3801      	subs	r0, #1
  4038cc:	4770      	bx	lr
  4038ce:	bf00      	nop

004038d0 <memcpy>:
  4038d0:	4684      	mov	ip, r0
  4038d2:	ea41 0300 	orr.w	r3, r1, r0
  4038d6:	f013 0303 	ands.w	r3, r3, #3
  4038da:	d16d      	bne.n	4039b8 <memcpy+0xe8>
  4038dc:	3a40      	subs	r2, #64	; 0x40
  4038de:	d341      	bcc.n	403964 <memcpy+0x94>
  4038e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038e4:	f840 3b04 	str.w	r3, [r0], #4
  4038e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038ec:	f840 3b04 	str.w	r3, [r0], #4
  4038f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038f4:	f840 3b04 	str.w	r3, [r0], #4
  4038f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038fc:	f840 3b04 	str.w	r3, [r0], #4
  403900:	f851 3b04 	ldr.w	r3, [r1], #4
  403904:	f840 3b04 	str.w	r3, [r0], #4
  403908:	f851 3b04 	ldr.w	r3, [r1], #4
  40390c:	f840 3b04 	str.w	r3, [r0], #4
  403910:	f851 3b04 	ldr.w	r3, [r1], #4
  403914:	f840 3b04 	str.w	r3, [r0], #4
  403918:	f851 3b04 	ldr.w	r3, [r1], #4
  40391c:	f840 3b04 	str.w	r3, [r0], #4
  403920:	f851 3b04 	ldr.w	r3, [r1], #4
  403924:	f840 3b04 	str.w	r3, [r0], #4
  403928:	f851 3b04 	ldr.w	r3, [r1], #4
  40392c:	f840 3b04 	str.w	r3, [r0], #4
  403930:	f851 3b04 	ldr.w	r3, [r1], #4
  403934:	f840 3b04 	str.w	r3, [r0], #4
  403938:	f851 3b04 	ldr.w	r3, [r1], #4
  40393c:	f840 3b04 	str.w	r3, [r0], #4
  403940:	f851 3b04 	ldr.w	r3, [r1], #4
  403944:	f840 3b04 	str.w	r3, [r0], #4
  403948:	f851 3b04 	ldr.w	r3, [r1], #4
  40394c:	f840 3b04 	str.w	r3, [r0], #4
  403950:	f851 3b04 	ldr.w	r3, [r1], #4
  403954:	f840 3b04 	str.w	r3, [r0], #4
  403958:	f851 3b04 	ldr.w	r3, [r1], #4
  40395c:	f840 3b04 	str.w	r3, [r0], #4
  403960:	3a40      	subs	r2, #64	; 0x40
  403962:	d2bd      	bcs.n	4038e0 <memcpy+0x10>
  403964:	3230      	adds	r2, #48	; 0x30
  403966:	d311      	bcc.n	40398c <memcpy+0xbc>
  403968:	f851 3b04 	ldr.w	r3, [r1], #4
  40396c:	f840 3b04 	str.w	r3, [r0], #4
  403970:	f851 3b04 	ldr.w	r3, [r1], #4
  403974:	f840 3b04 	str.w	r3, [r0], #4
  403978:	f851 3b04 	ldr.w	r3, [r1], #4
  40397c:	f840 3b04 	str.w	r3, [r0], #4
  403980:	f851 3b04 	ldr.w	r3, [r1], #4
  403984:	f840 3b04 	str.w	r3, [r0], #4
  403988:	3a10      	subs	r2, #16
  40398a:	d2ed      	bcs.n	403968 <memcpy+0x98>
  40398c:	320c      	adds	r2, #12
  40398e:	d305      	bcc.n	40399c <memcpy+0xcc>
  403990:	f851 3b04 	ldr.w	r3, [r1], #4
  403994:	f840 3b04 	str.w	r3, [r0], #4
  403998:	3a04      	subs	r2, #4
  40399a:	d2f9      	bcs.n	403990 <memcpy+0xc0>
  40399c:	3204      	adds	r2, #4
  40399e:	d008      	beq.n	4039b2 <memcpy+0xe2>
  4039a0:	07d2      	lsls	r2, r2, #31
  4039a2:	bf1c      	itt	ne
  4039a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4039a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4039ac:	d301      	bcc.n	4039b2 <memcpy+0xe2>
  4039ae:	880b      	ldrh	r3, [r1, #0]
  4039b0:	8003      	strh	r3, [r0, #0]
  4039b2:	4660      	mov	r0, ip
  4039b4:	4770      	bx	lr
  4039b6:	bf00      	nop
  4039b8:	2a08      	cmp	r2, #8
  4039ba:	d313      	bcc.n	4039e4 <memcpy+0x114>
  4039bc:	078b      	lsls	r3, r1, #30
  4039be:	d08d      	beq.n	4038dc <memcpy+0xc>
  4039c0:	f010 0303 	ands.w	r3, r0, #3
  4039c4:	d08a      	beq.n	4038dc <memcpy+0xc>
  4039c6:	f1c3 0304 	rsb	r3, r3, #4
  4039ca:	1ad2      	subs	r2, r2, r3
  4039cc:	07db      	lsls	r3, r3, #31
  4039ce:	bf1c      	itt	ne
  4039d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4039d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4039d8:	d380      	bcc.n	4038dc <memcpy+0xc>
  4039da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4039de:	f820 3b02 	strh.w	r3, [r0], #2
  4039e2:	e77b      	b.n	4038dc <memcpy+0xc>
  4039e4:	3a04      	subs	r2, #4
  4039e6:	d3d9      	bcc.n	40399c <memcpy+0xcc>
  4039e8:	3a01      	subs	r2, #1
  4039ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4039ee:	f800 3b01 	strb.w	r3, [r0], #1
  4039f2:	d2f9      	bcs.n	4039e8 <memcpy+0x118>
  4039f4:	780b      	ldrb	r3, [r1, #0]
  4039f6:	7003      	strb	r3, [r0, #0]
  4039f8:	784b      	ldrb	r3, [r1, #1]
  4039fa:	7043      	strb	r3, [r0, #1]
  4039fc:	788b      	ldrb	r3, [r1, #2]
  4039fe:	7083      	strb	r3, [r0, #2]
  403a00:	4660      	mov	r0, ip
  403a02:	4770      	bx	lr

00403a04 <memmove>:
  403a04:	4288      	cmp	r0, r1
  403a06:	b5f0      	push	{r4, r5, r6, r7, lr}
  403a08:	d90d      	bls.n	403a26 <memmove+0x22>
  403a0a:	188b      	adds	r3, r1, r2
  403a0c:	4298      	cmp	r0, r3
  403a0e:	d20a      	bcs.n	403a26 <memmove+0x22>
  403a10:	1884      	adds	r4, r0, r2
  403a12:	2a00      	cmp	r2, #0
  403a14:	d051      	beq.n	403aba <memmove+0xb6>
  403a16:	4622      	mov	r2, r4
  403a18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403a1c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403a20:	4299      	cmp	r1, r3
  403a22:	d1f9      	bne.n	403a18 <memmove+0x14>
  403a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a26:	2a0f      	cmp	r2, #15
  403a28:	d948      	bls.n	403abc <memmove+0xb8>
  403a2a:	ea41 0300 	orr.w	r3, r1, r0
  403a2e:	079b      	lsls	r3, r3, #30
  403a30:	d146      	bne.n	403ac0 <memmove+0xbc>
  403a32:	f100 0410 	add.w	r4, r0, #16
  403a36:	f101 0310 	add.w	r3, r1, #16
  403a3a:	4615      	mov	r5, r2
  403a3c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403a40:	f844 6c10 	str.w	r6, [r4, #-16]
  403a44:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403a48:	f844 6c0c 	str.w	r6, [r4, #-12]
  403a4c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403a50:	f844 6c08 	str.w	r6, [r4, #-8]
  403a54:	3d10      	subs	r5, #16
  403a56:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403a5a:	f844 6c04 	str.w	r6, [r4, #-4]
  403a5e:	2d0f      	cmp	r5, #15
  403a60:	f103 0310 	add.w	r3, r3, #16
  403a64:	f104 0410 	add.w	r4, r4, #16
  403a68:	d8e8      	bhi.n	403a3c <memmove+0x38>
  403a6a:	f1a2 0310 	sub.w	r3, r2, #16
  403a6e:	f023 030f 	bic.w	r3, r3, #15
  403a72:	f002 0e0f 	and.w	lr, r2, #15
  403a76:	3310      	adds	r3, #16
  403a78:	f1be 0f03 	cmp.w	lr, #3
  403a7c:	4419      	add	r1, r3
  403a7e:	4403      	add	r3, r0
  403a80:	d921      	bls.n	403ac6 <memmove+0xc2>
  403a82:	1f1e      	subs	r6, r3, #4
  403a84:	460d      	mov	r5, r1
  403a86:	4674      	mov	r4, lr
  403a88:	3c04      	subs	r4, #4
  403a8a:	f855 7b04 	ldr.w	r7, [r5], #4
  403a8e:	f846 7f04 	str.w	r7, [r6, #4]!
  403a92:	2c03      	cmp	r4, #3
  403a94:	d8f8      	bhi.n	403a88 <memmove+0x84>
  403a96:	f1ae 0404 	sub.w	r4, lr, #4
  403a9a:	f024 0403 	bic.w	r4, r4, #3
  403a9e:	3404      	adds	r4, #4
  403aa0:	4421      	add	r1, r4
  403aa2:	4423      	add	r3, r4
  403aa4:	f002 0203 	and.w	r2, r2, #3
  403aa8:	b162      	cbz	r2, 403ac4 <memmove+0xc0>
  403aaa:	3b01      	subs	r3, #1
  403aac:	440a      	add	r2, r1
  403aae:	f811 4b01 	ldrb.w	r4, [r1], #1
  403ab2:	f803 4f01 	strb.w	r4, [r3, #1]!
  403ab6:	428a      	cmp	r2, r1
  403ab8:	d1f9      	bne.n	403aae <memmove+0xaa>
  403aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403abc:	4603      	mov	r3, r0
  403abe:	e7f3      	b.n	403aa8 <memmove+0xa4>
  403ac0:	4603      	mov	r3, r0
  403ac2:	e7f2      	b.n	403aaa <memmove+0xa6>
  403ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ac6:	4672      	mov	r2, lr
  403ac8:	e7ee      	b.n	403aa8 <memmove+0xa4>
  403aca:	bf00      	nop

00403acc <__malloc_lock>:
  403acc:	4770      	bx	lr
  403ace:	bf00      	nop

00403ad0 <__malloc_unlock>:
  403ad0:	4770      	bx	lr
  403ad2:	bf00      	nop

00403ad4 <_realloc_r>:
  403ad4:	2900      	cmp	r1, #0
  403ad6:	f000 8095 	beq.w	403c04 <_realloc_r+0x130>
  403ada:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ade:	460d      	mov	r5, r1
  403ae0:	4616      	mov	r6, r2
  403ae2:	b083      	sub	sp, #12
  403ae4:	4680      	mov	r8, r0
  403ae6:	f106 070b 	add.w	r7, r6, #11
  403aea:	f7ff ffef 	bl	403acc <__malloc_lock>
  403aee:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403af2:	2f16      	cmp	r7, #22
  403af4:	f02e 0403 	bic.w	r4, lr, #3
  403af8:	f1a5 0908 	sub.w	r9, r5, #8
  403afc:	d83c      	bhi.n	403b78 <_realloc_r+0xa4>
  403afe:	2210      	movs	r2, #16
  403b00:	4617      	mov	r7, r2
  403b02:	42be      	cmp	r6, r7
  403b04:	d83d      	bhi.n	403b82 <_realloc_r+0xae>
  403b06:	4294      	cmp	r4, r2
  403b08:	da43      	bge.n	403b92 <_realloc_r+0xbe>
  403b0a:	4bc4      	ldr	r3, [pc, #784]	; (403e1c <_realloc_r+0x348>)
  403b0c:	6899      	ldr	r1, [r3, #8]
  403b0e:	eb09 0004 	add.w	r0, r9, r4
  403b12:	4288      	cmp	r0, r1
  403b14:	f000 80b4 	beq.w	403c80 <_realloc_r+0x1ac>
  403b18:	6843      	ldr	r3, [r0, #4]
  403b1a:	f023 0101 	bic.w	r1, r3, #1
  403b1e:	4401      	add	r1, r0
  403b20:	6849      	ldr	r1, [r1, #4]
  403b22:	07c9      	lsls	r1, r1, #31
  403b24:	d54c      	bpl.n	403bc0 <_realloc_r+0xec>
  403b26:	f01e 0f01 	tst.w	lr, #1
  403b2a:	f000 809b 	beq.w	403c64 <_realloc_r+0x190>
  403b2e:	4631      	mov	r1, r6
  403b30:	4640      	mov	r0, r8
  403b32:	f7ff fbb7 	bl	4032a4 <_malloc_r>
  403b36:	4606      	mov	r6, r0
  403b38:	2800      	cmp	r0, #0
  403b3a:	d03a      	beq.n	403bb2 <_realloc_r+0xde>
  403b3c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403b40:	f023 0301 	bic.w	r3, r3, #1
  403b44:	444b      	add	r3, r9
  403b46:	f1a0 0208 	sub.w	r2, r0, #8
  403b4a:	429a      	cmp	r2, r3
  403b4c:	f000 8121 	beq.w	403d92 <_realloc_r+0x2be>
  403b50:	1f22      	subs	r2, r4, #4
  403b52:	2a24      	cmp	r2, #36	; 0x24
  403b54:	f200 8107 	bhi.w	403d66 <_realloc_r+0x292>
  403b58:	2a13      	cmp	r2, #19
  403b5a:	f200 80db 	bhi.w	403d14 <_realloc_r+0x240>
  403b5e:	4603      	mov	r3, r0
  403b60:	462a      	mov	r2, r5
  403b62:	6811      	ldr	r1, [r2, #0]
  403b64:	6019      	str	r1, [r3, #0]
  403b66:	6851      	ldr	r1, [r2, #4]
  403b68:	6059      	str	r1, [r3, #4]
  403b6a:	6892      	ldr	r2, [r2, #8]
  403b6c:	609a      	str	r2, [r3, #8]
  403b6e:	4629      	mov	r1, r5
  403b70:	4640      	mov	r0, r8
  403b72:	f7ff f887 	bl	402c84 <_free_r>
  403b76:	e01c      	b.n	403bb2 <_realloc_r+0xde>
  403b78:	f027 0707 	bic.w	r7, r7, #7
  403b7c:	2f00      	cmp	r7, #0
  403b7e:	463a      	mov	r2, r7
  403b80:	dabf      	bge.n	403b02 <_realloc_r+0x2e>
  403b82:	2600      	movs	r6, #0
  403b84:	230c      	movs	r3, #12
  403b86:	4630      	mov	r0, r6
  403b88:	f8c8 3000 	str.w	r3, [r8]
  403b8c:	b003      	add	sp, #12
  403b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b92:	462e      	mov	r6, r5
  403b94:	1be3      	subs	r3, r4, r7
  403b96:	2b0f      	cmp	r3, #15
  403b98:	d81e      	bhi.n	403bd8 <_realloc_r+0x104>
  403b9a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403b9e:	f003 0301 	and.w	r3, r3, #1
  403ba2:	4323      	orrs	r3, r4
  403ba4:	444c      	add	r4, r9
  403ba6:	f8c9 3004 	str.w	r3, [r9, #4]
  403baa:	6863      	ldr	r3, [r4, #4]
  403bac:	f043 0301 	orr.w	r3, r3, #1
  403bb0:	6063      	str	r3, [r4, #4]
  403bb2:	4640      	mov	r0, r8
  403bb4:	f7ff ff8c 	bl	403ad0 <__malloc_unlock>
  403bb8:	4630      	mov	r0, r6
  403bba:	b003      	add	sp, #12
  403bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bc0:	f023 0303 	bic.w	r3, r3, #3
  403bc4:	18e1      	adds	r1, r4, r3
  403bc6:	4291      	cmp	r1, r2
  403bc8:	db1f      	blt.n	403c0a <_realloc_r+0x136>
  403bca:	68c3      	ldr	r3, [r0, #12]
  403bcc:	6882      	ldr	r2, [r0, #8]
  403bce:	462e      	mov	r6, r5
  403bd0:	60d3      	str	r3, [r2, #12]
  403bd2:	460c      	mov	r4, r1
  403bd4:	609a      	str	r2, [r3, #8]
  403bd6:	e7dd      	b.n	403b94 <_realloc_r+0xc0>
  403bd8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403bdc:	eb09 0107 	add.w	r1, r9, r7
  403be0:	f002 0201 	and.w	r2, r2, #1
  403be4:	444c      	add	r4, r9
  403be6:	f043 0301 	orr.w	r3, r3, #1
  403bea:	4317      	orrs	r7, r2
  403bec:	f8c9 7004 	str.w	r7, [r9, #4]
  403bf0:	604b      	str	r3, [r1, #4]
  403bf2:	6863      	ldr	r3, [r4, #4]
  403bf4:	f043 0301 	orr.w	r3, r3, #1
  403bf8:	3108      	adds	r1, #8
  403bfa:	6063      	str	r3, [r4, #4]
  403bfc:	4640      	mov	r0, r8
  403bfe:	f7ff f841 	bl	402c84 <_free_r>
  403c02:	e7d6      	b.n	403bb2 <_realloc_r+0xde>
  403c04:	4611      	mov	r1, r2
  403c06:	f7ff bb4d 	b.w	4032a4 <_malloc_r>
  403c0a:	f01e 0f01 	tst.w	lr, #1
  403c0e:	d18e      	bne.n	403b2e <_realloc_r+0x5a>
  403c10:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403c14:	eba9 0a01 	sub.w	sl, r9, r1
  403c18:	f8da 1004 	ldr.w	r1, [sl, #4]
  403c1c:	f021 0103 	bic.w	r1, r1, #3
  403c20:	440b      	add	r3, r1
  403c22:	4423      	add	r3, r4
  403c24:	4293      	cmp	r3, r2
  403c26:	db25      	blt.n	403c74 <_realloc_r+0x1a0>
  403c28:	68c2      	ldr	r2, [r0, #12]
  403c2a:	6881      	ldr	r1, [r0, #8]
  403c2c:	4656      	mov	r6, sl
  403c2e:	60ca      	str	r2, [r1, #12]
  403c30:	6091      	str	r1, [r2, #8]
  403c32:	f8da 100c 	ldr.w	r1, [sl, #12]
  403c36:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403c3a:	1f22      	subs	r2, r4, #4
  403c3c:	2a24      	cmp	r2, #36	; 0x24
  403c3e:	60c1      	str	r1, [r0, #12]
  403c40:	6088      	str	r0, [r1, #8]
  403c42:	f200 8094 	bhi.w	403d6e <_realloc_r+0x29a>
  403c46:	2a13      	cmp	r2, #19
  403c48:	d96f      	bls.n	403d2a <_realloc_r+0x256>
  403c4a:	6829      	ldr	r1, [r5, #0]
  403c4c:	f8ca 1008 	str.w	r1, [sl, #8]
  403c50:	6869      	ldr	r1, [r5, #4]
  403c52:	f8ca 100c 	str.w	r1, [sl, #12]
  403c56:	2a1b      	cmp	r2, #27
  403c58:	f200 80a2 	bhi.w	403da0 <_realloc_r+0x2cc>
  403c5c:	3508      	adds	r5, #8
  403c5e:	f10a 0210 	add.w	r2, sl, #16
  403c62:	e063      	b.n	403d2c <_realloc_r+0x258>
  403c64:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403c68:	eba9 0a03 	sub.w	sl, r9, r3
  403c6c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403c70:	f021 0103 	bic.w	r1, r1, #3
  403c74:	1863      	adds	r3, r4, r1
  403c76:	4293      	cmp	r3, r2
  403c78:	f6ff af59 	blt.w	403b2e <_realloc_r+0x5a>
  403c7c:	4656      	mov	r6, sl
  403c7e:	e7d8      	b.n	403c32 <_realloc_r+0x15e>
  403c80:	6841      	ldr	r1, [r0, #4]
  403c82:	f021 0b03 	bic.w	fp, r1, #3
  403c86:	44a3      	add	fp, r4
  403c88:	f107 0010 	add.w	r0, r7, #16
  403c8c:	4583      	cmp	fp, r0
  403c8e:	da56      	bge.n	403d3e <_realloc_r+0x26a>
  403c90:	f01e 0f01 	tst.w	lr, #1
  403c94:	f47f af4b 	bne.w	403b2e <_realloc_r+0x5a>
  403c98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403c9c:	eba9 0a01 	sub.w	sl, r9, r1
  403ca0:	f8da 1004 	ldr.w	r1, [sl, #4]
  403ca4:	f021 0103 	bic.w	r1, r1, #3
  403ca8:	448b      	add	fp, r1
  403caa:	4558      	cmp	r0, fp
  403cac:	dce2      	bgt.n	403c74 <_realloc_r+0x1a0>
  403cae:	4656      	mov	r6, sl
  403cb0:	f8da 100c 	ldr.w	r1, [sl, #12]
  403cb4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403cb8:	1f22      	subs	r2, r4, #4
  403cba:	2a24      	cmp	r2, #36	; 0x24
  403cbc:	60c1      	str	r1, [r0, #12]
  403cbe:	6088      	str	r0, [r1, #8]
  403cc0:	f200 808f 	bhi.w	403de2 <_realloc_r+0x30e>
  403cc4:	2a13      	cmp	r2, #19
  403cc6:	f240 808a 	bls.w	403dde <_realloc_r+0x30a>
  403cca:	6829      	ldr	r1, [r5, #0]
  403ccc:	f8ca 1008 	str.w	r1, [sl, #8]
  403cd0:	6869      	ldr	r1, [r5, #4]
  403cd2:	f8ca 100c 	str.w	r1, [sl, #12]
  403cd6:	2a1b      	cmp	r2, #27
  403cd8:	f200 808a 	bhi.w	403df0 <_realloc_r+0x31c>
  403cdc:	3508      	adds	r5, #8
  403cde:	f10a 0210 	add.w	r2, sl, #16
  403ce2:	6829      	ldr	r1, [r5, #0]
  403ce4:	6011      	str	r1, [r2, #0]
  403ce6:	6869      	ldr	r1, [r5, #4]
  403ce8:	6051      	str	r1, [r2, #4]
  403cea:	68a9      	ldr	r1, [r5, #8]
  403cec:	6091      	str	r1, [r2, #8]
  403cee:	eb0a 0107 	add.w	r1, sl, r7
  403cf2:	ebab 0207 	sub.w	r2, fp, r7
  403cf6:	f042 0201 	orr.w	r2, r2, #1
  403cfa:	6099      	str	r1, [r3, #8]
  403cfc:	604a      	str	r2, [r1, #4]
  403cfe:	f8da 3004 	ldr.w	r3, [sl, #4]
  403d02:	f003 0301 	and.w	r3, r3, #1
  403d06:	431f      	orrs	r7, r3
  403d08:	4640      	mov	r0, r8
  403d0a:	f8ca 7004 	str.w	r7, [sl, #4]
  403d0e:	f7ff fedf 	bl	403ad0 <__malloc_unlock>
  403d12:	e751      	b.n	403bb8 <_realloc_r+0xe4>
  403d14:	682b      	ldr	r3, [r5, #0]
  403d16:	6003      	str	r3, [r0, #0]
  403d18:	686b      	ldr	r3, [r5, #4]
  403d1a:	6043      	str	r3, [r0, #4]
  403d1c:	2a1b      	cmp	r2, #27
  403d1e:	d82d      	bhi.n	403d7c <_realloc_r+0x2a8>
  403d20:	f100 0308 	add.w	r3, r0, #8
  403d24:	f105 0208 	add.w	r2, r5, #8
  403d28:	e71b      	b.n	403b62 <_realloc_r+0x8e>
  403d2a:	4632      	mov	r2, r6
  403d2c:	6829      	ldr	r1, [r5, #0]
  403d2e:	6011      	str	r1, [r2, #0]
  403d30:	6869      	ldr	r1, [r5, #4]
  403d32:	6051      	str	r1, [r2, #4]
  403d34:	68a9      	ldr	r1, [r5, #8]
  403d36:	6091      	str	r1, [r2, #8]
  403d38:	461c      	mov	r4, r3
  403d3a:	46d1      	mov	r9, sl
  403d3c:	e72a      	b.n	403b94 <_realloc_r+0xc0>
  403d3e:	eb09 0107 	add.w	r1, r9, r7
  403d42:	ebab 0b07 	sub.w	fp, fp, r7
  403d46:	f04b 0201 	orr.w	r2, fp, #1
  403d4a:	6099      	str	r1, [r3, #8]
  403d4c:	604a      	str	r2, [r1, #4]
  403d4e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403d52:	f003 0301 	and.w	r3, r3, #1
  403d56:	431f      	orrs	r7, r3
  403d58:	4640      	mov	r0, r8
  403d5a:	f845 7c04 	str.w	r7, [r5, #-4]
  403d5e:	f7ff feb7 	bl	403ad0 <__malloc_unlock>
  403d62:	462e      	mov	r6, r5
  403d64:	e728      	b.n	403bb8 <_realloc_r+0xe4>
  403d66:	4629      	mov	r1, r5
  403d68:	f7ff fe4c 	bl	403a04 <memmove>
  403d6c:	e6ff      	b.n	403b6e <_realloc_r+0x9a>
  403d6e:	4629      	mov	r1, r5
  403d70:	4630      	mov	r0, r6
  403d72:	461c      	mov	r4, r3
  403d74:	46d1      	mov	r9, sl
  403d76:	f7ff fe45 	bl	403a04 <memmove>
  403d7a:	e70b      	b.n	403b94 <_realloc_r+0xc0>
  403d7c:	68ab      	ldr	r3, [r5, #8]
  403d7e:	6083      	str	r3, [r0, #8]
  403d80:	68eb      	ldr	r3, [r5, #12]
  403d82:	60c3      	str	r3, [r0, #12]
  403d84:	2a24      	cmp	r2, #36	; 0x24
  403d86:	d017      	beq.n	403db8 <_realloc_r+0x2e4>
  403d88:	f100 0310 	add.w	r3, r0, #16
  403d8c:	f105 0210 	add.w	r2, r5, #16
  403d90:	e6e7      	b.n	403b62 <_realloc_r+0x8e>
  403d92:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403d96:	f023 0303 	bic.w	r3, r3, #3
  403d9a:	441c      	add	r4, r3
  403d9c:	462e      	mov	r6, r5
  403d9e:	e6f9      	b.n	403b94 <_realloc_r+0xc0>
  403da0:	68a9      	ldr	r1, [r5, #8]
  403da2:	f8ca 1010 	str.w	r1, [sl, #16]
  403da6:	68e9      	ldr	r1, [r5, #12]
  403da8:	f8ca 1014 	str.w	r1, [sl, #20]
  403dac:	2a24      	cmp	r2, #36	; 0x24
  403dae:	d00c      	beq.n	403dca <_realloc_r+0x2f6>
  403db0:	3510      	adds	r5, #16
  403db2:	f10a 0218 	add.w	r2, sl, #24
  403db6:	e7b9      	b.n	403d2c <_realloc_r+0x258>
  403db8:	692b      	ldr	r3, [r5, #16]
  403dba:	6103      	str	r3, [r0, #16]
  403dbc:	696b      	ldr	r3, [r5, #20]
  403dbe:	6143      	str	r3, [r0, #20]
  403dc0:	f105 0218 	add.w	r2, r5, #24
  403dc4:	f100 0318 	add.w	r3, r0, #24
  403dc8:	e6cb      	b.n	403b62 <_realloc_r+0x8e>
  403dca:	692a      	ldr	r2, [r5, #16]
  403dcc:	f8ca 2018 	str.w	r2, [sl, #24]
  403dd0:	696a      	ldr	r2, [r5, #20]
  403dd2:	f8ca 201c 	str.w	r2, [sl, #28]
  403dd6:	3518      	adds	r5, #24
  403dd8:	f10a 0220 	add.w	r2, sl, #32
  403ddc:	e7a6      	b.n	403d2c <_realloc_r+0x258>
  403dde:	4632      	mov	r2, r6
  403de0:	e77f      	b.n	403ce2 <_realloc_r+0x20e>
  403de2:	4629      	mov	r1, r5
  403de4:	4630      	mov	r0, r6
  403de6:	9301      	str	r3, [sp, #4]
  403de8:	f7ff fe0c 	bl	403a04 <memmove>
  403dec:	9b01      	ldr	r3, [sp, #4]
  403dee:	e77e      	b.n	403cee <_realloc_r+0x21a>
  403df0:	68a9      	ldr	r1, [r5, #8]
  403df2:	f8ca 1010 	str.w	r1, [sl, #16]
  403df6:	68e9      	ldr	r1, [r5, #12]
  403df8:	f8ca 1014 	str.w	r1, [sl, #20]
  403dfc:	2a24      	cmp	r2, #36	; 0x24
  403dfe:	d003      	beq.n	403e08 <_realloc_r+0x334>
  403e00:	3510      	adds	r5, #16
  403e02:	f10a 0218 	add.w	r2, sl, #24
  403e06:	e76c      	b.n	403ce2 <_realloc_r+0x20e>
  403e08:	692a      	ldr	r2, [r5, #16]
  403e0a:	f8ca 2018 	str.w	r2, [sl, #24]
  403e0e:	696a      	ldr	r2, [r5, #20]
  403e10:	f8ca 201c 	str.w	r2, [sl, #28]
  403e14:	3518      	adds	r5, #24
  403e16:	f10a 0220 	add.w	r2, sl, #32
  403e1a:	e762      	b.n	403ce2 <_realloc_r+0x20e>
  403e1c:	204005ac 	.word	0x204005ac

00403e20 <_sbrk_r>:
  403e20:	b538      	push	{r3, r4, r5, lr}
  403e22:	4c07      	ldr	r4, [pc, #28]	; (403e40 <_sbrk_r+0x20>)
  403e24:	2300      	movs	r3, #0
  403e26:	4605      	mov	r5, r0
  403e28:	4608      	mov	r0, r1
  403e2a:	6023      	str	r3, [r4, #0]
  403e2c:	f7fd fc20 	bl	401670 <_sbrk>
  403e30:	1c43      	adds	r3, r0, #1
  403e32:	d000      	beq.n	403e36 <_sbrk_r+0x16>
  403e34:	bd38      	pop	{r3, r4, r5, pc}
  403e36:	6823      	ldr	r3, [r4, #0]
  403e38:	2b00      	cmp	r3, #0
  403e3a:	d0fb      	beq.n	403e34 <_sbrk_r+0x14>
  403e3c:	602b      	str	r3, [r5, #0]
  403e3e:	bd38      	pop	{r3, r4, r5, pc}
  403e40:	20400b3c 	.word	0x20400b3c

00403e44 <__sread>:
  403e44:	b510      	push	{r4, lr}
  403e46:	460c      	mov	r4, r1
  403e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403e4c:	f000 f9c4 	bl	4041d8 <_read_r>
  403e50:	2800      	cmp	r0, #0
  403e52:	db03      	blt.n	403e5c <__sread+0x18>
  403e54:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403e56:	4403      	add	r3, r0
  403e58:	6523      	str	r3, [r4, #80]	; 0x50
  403e5a:	bd10      	pop	{r4, pc}
  403e5c:	89a3      	ldrh	r3, [r4, #12]
  403e5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403e62:	81a3      	strh	r3, [r4, #12]
  403e64:	bd10      	pop	{r4, pc}
  403e66:	bf00      	nop

00403e68 <__swrite>:
  403e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403e6c:	4616      	mov	r6, r2
  403e6e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403e72:	461f      	mov	r7, r3
  403e74:	05d3      	lsls	r3, r2, #23
  403e76:	460c      	mov	r4, r1
  403e78:	4605      	mov	r5, r0
  403e7a:	d507      	bpl.n	403e8c <__swrite+0x24>
  403e7c:	2200      	movs	r2, #0
  403e7e:	2302      	movs	r3, #2
  403e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403e84:	f000 f992 	bl	4041ac <_lseek_r>
  403e88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403e8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403e90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403e94:	81a2      	strh	r2, [r4, #12]
  403e96:	463b      	mov	r3, r7
  403e98:	4632      	mov	r2, r6
  403e9a:	4628      	mov	r0, r5
  403e9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ea0:	f000 b8a4 	b.w	403fec <_write_r>

00403ea4 <__sseek>:
  403ea4:	b510      	push	{r4, lr}
  403ea6:	460c      	mov	r4, r1
  403ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403eac:	f000 f97e 	bl	4041ac <_lseek_r>
  403eb0:	89a3      	ldrh	r3, [r4, #12]
  403eb2:	1c42      	adds	r2, r0, #1
  403eb4:	bf0e      	itee	eq
  403eb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403eba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403ebe:	6520      	strne	r0, [r4, #80]	; 0x50
  403ec0:	81a3      	strh	r3, [r4, #12]
  403ec2:	bd10      	pop	{r4, pc}

00403ec4 <__sclose>:
  403ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ec8:	f000 b8f8 	b.w	4040bc <_close_r>

00403ecc <__swbuf_r>:
  403ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403ece:	460d      	mov	r5, r1
  403ed0:	4614      	mov	r4, r2
  403ed2:	4606      	mov	r6, r0
  403ed4:	b110      	cbz	r0, 403edc <__swbuf_r+0x10>
  403ed6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ed8:	2b00      	cmp	r3, #0
  403eda:	d04b      	beq.n	403f74 <__swbuf_r+0xa8>
  403edc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ee0:	69a3      	ldr	r3, [r4, #24]
  403ee2:	60a3      	str	r3, [r4, #8]
  403ee4:	b291      	uxth	r1, r2
  403ee6:	0708      	lsls	r0, r1, #28
  403ee8:	d539      	bpl.n	403f5e <__swbuf_r+0x92>
  403eea:	6923      	ldr	r3, [r4, #16]
  403eec:	2b00      	cmp	r3, #0
  403eee:	d036      	beq.n	403f5e <__swbuf_r+0x92>
  403ef0:	b2ed      	uxtb	r5, r5
  403ef2:	0489      	lsls	r1, r1, #18
  403ef4:	462f      	mov	r7, r5
  403ef6:	d515      	bpl.n	403f24 <__swbuf_r+0x58>
  403ef8:	6822      	ldr	r2, [r4, #0]
  403efa:	6961      	ldr	r1, [r4, #20]
  403efc:	1ad3      	subs	r3, r2, r3
  403efe:	428b      	cmp	r3, r1
  403f00:	da1c      	bge.n	403f3c <__swbuf_r+0x70>
  403f02:	3301      	adds	r3, #1
  403f04:	68a1      	ldr	r1, [r4, #8]
  403f06:	1c50      	adds	r0, r2, #1
  403f08:	3901      	subs	r1, #1
  403f0a:	60a1      	str	r1, [r4, #8]
  403f0c:	6020      	str	r0, [r4, #0]
  403f0e:	7015      	strb	r5, [r2, #0]
  403f10:	6962      	ldr	r2, [r4, #20]
  403f12:	429a      	cmp	r2, r3
  403f14:	d01a      	beq.n	403f4c <__swbuf_r+0x80>
  403f16:	89a3      	ldrh	r3, [r4, #12]
  403f18:	07db      	lsls	r3, r3, #31
  403f1a:	d501      	bpl.n	403f20 <__swbuf_r+0x54>
  403f1c:	2d0a      	cmp	r5, #10
  403f1e:	d015      	beq.n	403f4c <__swbuf_r+0x80>
  403f20:	4638      	mov	r0, r7
  403f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f24:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403f26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403f2a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403f2e:	81a2      	strh	r2, [r4, #12]
  403f30:	6822      	ldr	r2, [r4, #0]
  403f32:	6661      	str	r1, [r4, #100]	; 0x64
  403f34:	6961      	ldr	r1, [r4, #20]
  403f36:	1ad3      	subs	r3, r2, r3
  403f38:	428b      	cmp	r3, r1
  403f3a:	dbe2      	blt.n	403f02 <__swbuf_r+0x36>
  403f3c:	4621      	mov	r1, r4
  403f3e:	4630      	mov	r0, r6
  403f40:	f7fe fd36 	bl	4029b0 <_fflush_r>
  403f44:	b940      	cbnz	r0, 403f58 <__swbuf_r+0x8c>
  403f46:	6822      	ldr	r2, [r4, #0]
  403f48:	2301      	movs	r3, #1
  403f4a:	e7db      	b.n	403f04 <__swbuf_r+0x38>
  403f4c:	4621      	mov	r1, r4
  403f4e:	4630      	mov	r0, r6
  403f50:	f7fe fd2e 	bl	4029b0 <_fflush_r>
  403f54:	2800      	cmp	r0, #0
  403f56:	d0e3      	beq.n	403f20 <__swbuf_r+0x54>
  403f58:	f04f 37ff 	mov.w	r7, #4294967295
  403f5c:	e7e0      	b.n	403f20 <__swbuf_r+0x54>
  403f5e:	4621      	mov	r1, r4
  403f60:	4630      	mov	r0, r6
  403f62:	f7fe fc11 	bl	402788 <__swsetup_r>
  403f66:	2800      	cmp	r0, #0
  403f68:	d1f6      	bne.n	403f58 <__swbuf_r+0x8c>
  403f6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f6e:	6923      	ldr	r3, [r4, #16]
  403f70:	b291      	uxth	r1, r2
  403f72:	e7bd      	b.n	403ef0 <__swbuf_r+0x24>
  403f74:	f7fe fdb0 	bl	402ad8 <__sinit>
  403f78:	e7b0      	b.n	403edc <__swbuf_r+0x10>
  403f7a:	bf00      	nop

00403f7c <_wcrtomb_r>:
  403f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403f7e:	4606      	mov	r6, r0
  403f80:	b085      	sub	sp, #20
  403f82:	461f      	mov	r7, r3
  403f84:	b189      	cbz	r1, 403faa <_wcrtomb_r+0x2e>
  403f86:	4c10      	ldr	r4, [pc, #64]	; (403fc8 <_wcrtomb_r+0x4c>)
  403f88:	4d10      	ldr	r5, [pc, #64]	; (403fcc <_wcrtomb_r+0x50>)
  403f8a:	6824      	ldr	r4, [r4, #0]
  403f8c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403f8e:	2c00      	cmp	r4, #0
  403f90:	bf08      	it	eq
  403f92:	462c      	moveq	r4, r5
  403f94:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403f98:	47a0      	blx	r4
  403f9a:	1c43      	adds	r3, r0, #1
  403f9c:	d103      	bne.n	403fa6 <_wcrtomb_r+0x2a>
  403f9e:	2200      	movs	r2, #0
  403fa0:	238a      	movs	r3, #138	; 0x8a
  403fa2:	603a      	str	r2, [r7, #0]
  403fa4:	6033      	str	r3, [r6, #0]
  403fa6:	b005      	add	sp, #20
  403fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403faa:	460c      	mov	r4, r1
  403fac:	4906      	ldr	r1, [pc, #24]	; (403fc8 <_wcrtomb_r+0x4c>)
  403fae:	4a07      	ldr	r2, [pc, #28]	; (403fcc <_wcrtomb_r+0x50>)
  403fb0:	6809      	ldr	r1, [r1, #0]
  403fb2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403fb4:	2900      	cmp	r1, #0
  403fb6:	bf08      	it	eq
  403fb8:	4611      	moveq	r1, r2
  403fba:	4622      	mov	r2, r4
  403fbc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403fc0:	a901      	add	r1, sp, #4
  403fc2:	47a0      	blx	r4
  403fc4:	e7e9      	b.n	403f9a <_wcrtomb_r+0x1e>
  403fc6:	bf00      	nop
  403fc8:	20400010 	.word	0x20400010
  403fcc:	20400440 	.word	0x20400440

00403fd0 <__ascii_wctomb>:
  403fd0:	b121      	cbz	r1, 403fdc <__ascii_wctomb+0xc>
  403fd2:	2aff      	cmp	r2, #255	; 0xff
  403fd4:	d804      	bhi.n	403fe0 <__ascii_wctomb+0x10>
  403fd6:	700a      	strb	r2, [r1, #0]
  403fd8:	2001      	movs	r0, #1
  403fda:	4770      	bx	lr
  403fdc:	4608      	mov	r0, r1
  403fde:	4770      	bx	lr
  403fe0:	238a      	movs	r3, #138	; 0x8a
  403fe2:	6003      	str	r3, [r0, #0]
  403fe4:	f04f 30ff 	mov.w	r0, #4294967295
  403fe8:	4770      	bx	lr
  403fea:	bf00      	nop

00403fec <_write_r>:
  403fec:	b570      	push	{r4, r5, r6, lr}
  403fee:	460d      	mov	r5, r1
  403ff0:	4c08      	ldr	r4, [pc, #32]	; (404014 <_write_r+0x28>)
  403ff2:	4611      	mov	r1, r2
  403ff4:	4606      	mov	r6, r0
  403ff6:	461a      	mov	r2, r3
  403ff8:	4628      	mov	r0, r5
  403ffa:	2300      	movs	r3, #0
  403ffc:	6023      	str	r3, [r4, #0]
  403ffe:	f7fc fddf 	bl	400bc0 <_write>
  404002:	1c43      	adds	r3, r0, #1
  404004:	d000      	beq.n	404008 <_write_r+0x1c>
  404006:	bd70      	pop	{r4, r5, r6, pc}
  404008:	6823      	ldr	r3, [r4, #0]
  40400a:	2b00      	cmp	r3, #0
  40400c:	d0fb      	beq.n	404006 <_write_r+0x1a>
  40400e:	6033      	str	r3, [r6, #0]
  404010:	bd70      	pop	{r4, r5, r6, pc}
  404012:	bf00      	nop
  404014:	20400b3c 	.word	0x20400b3c

00404018 <__register_exitproc>:
  404018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40401c:	4c25      	ldr	r4, [pc, #148]	; (4040b4 <__register_exitproc+0x9c>)
  40401e:	6825      	ldr	r5, [r4, #0]
  404020:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404024:	4606      	mov	r6, r0
  404026:	4688      	mov	r8, r1
  404028:	4692      	mov	sl, r2
  40402a:	4699      	mov	r9, r3
  40402c:	b3c4      	cbz	r4, 4040a0 <__register_exitproc+0x88>
  40402e:	6860      	ldr	r0, [r4, #4]
  404030:	281f      	cmp	r0, #31
  404032:	dc17      	bgt.n	404064 <__register_exitproc+0x4c>
  404034:	1c43      	adds	r3, r0, #1
  404036:	b176      	cbz	r6, 404056 <__register_exitproc+0x3e>
  404038:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40403c:	2201      	movs	r2, #1
  40403e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404042:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404046:	4082      	lsls	r2, r0
  404048:	4311      	orrs	r1, r2
  40404a:	2e02      	cmp	r6, #2
  40404c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404050:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404054:	d01e      	beq.n	404094 <__register_exitproc+0x7c>
  404056:	3002      	adds	r0, #2
  404058:	6063      	str	r3, [r4, #4]
  40405a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40405e:	2000      	movs	r0, #0
  404060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404064:	4b14      	ldr	r3, [pc, #80]	; (4040b8 <__register_exitproc+0xa0>)
  404066:	b303      	cbz	r3, 4040aa <__register_exitproc+0x92>
  404068:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40406c:	f7ff f912 	bl	403294 <malloc>
  404070:	4604      	mov	r4, r0
  404072:	b1d0      	cbz	r0, 4040aa <__register_exitproc+0x92>
  404074:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404078:	2700      	movs	r7, #0
  40407a:	e880 0088 	stmia.w	r0, {r3, r7}
  40407e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404082:	4638      	mov	r0, r7
  404084:	2301      	movs	r3, #1
  404086:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40408a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40408e:	2e00      	cmp	r6, #0
  404090:	d0e1      	beq.n	404056 <__register_exitproc+0x3e>
  404092:	e7d1      	b.n	404038 <__register_exitproc+0x20>
  404094:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404098:	430a      	orrs	r2, r1
  40409a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40409e:	e7da      	b.n	404056 <__register_exitproc+0x3e>
  4040a0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4040a4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4040a8:	e7c1      	b.n	40402e <__register_exitproc+0x16>
  4040aa:	f04f 30ff 	mov.w	r0, #4294967295
  4040ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040b2:	bf00      	nop
  4040b4:	004045ac 	.word	0x004045ac
  4040b8:	00403295 	.word	0x00403295

004040bc <_close_r>:
  4040bc:	b538      	push	{r3, r4, r5, lr}
  4040be:	4c07      	ldr	r4, [pc, #28]	; (4040dc <_close_r+0x20>)
  4040c0:	2300      	movs	r3, #0
  4040c2:	4605      	mov	r5, r0
  4040c4:	4608      	mov	r0, r1
  4040c6:	6023      	str	r3, [r4, #0]
  4040c8:	f7fd faee 	bl	4016a8 <_close>
  4040cc:	1c43      	adds	r3, r0, #1
  4040ce:	d000      	beq.n	4040d2 <_close_r+0x16>
  4040d0:	bd38      	pop	{r3, r4, r5, pc}
  4040d2:	6823      	ldr	r3, [r4, #0]
  4040d4:	2b00      	cmp	r3, #0
  4040d6:	d0fb      	beq.n	4040d0 <_close_r+0x14>
  4040d8:	602b      	str	r3, [r5, #0]
  4040da:	bd38      	pop	{r3, r4, r5, pc}
  4040dc:	20400b3c 	.word	0x20400b3c

004040e0 <_fclose_r>:
  4040e0:	b570      	push	{r4, r5, r6, lr}
  4040e2:	b139      	cbz	r1, 4040f4 <_fclose_r+0x14>
  4040e4:	4605      	mov	r5, r0
  4040e6:	460c      	mov	r4, r1
  4040e8:	b108      	cbz	r0, 4040ee <_fclose_r+0xe>
  4040ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4040ec:	b383      	cbz	r3, 404150 <_fclose_r+0x70>
  4040ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040f2:	b913      	cbnz	r3, 4040fa <_fclose_r+0x1a>
  4040f4:	2600      	movs	r6, #0
  4040f6:	4630      	mov	r0, r6
  4040f8:	bd70      	pop	{r4, r5, r6, pc}
  4040fa:	4621      	mov	r1, r4
  4040fc:	4628      	mov	r0, r5
  4040fe:	f7fe fbb7 	bl	402870 <__sflush_r>
  404102:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404104:	4606      	mov	r6, r0
  404106:	b133      	cbz	r3, 404116 <_fclose_r+0x36>
  404108:	69e1      	ldr	r1, [r4, #28]
  40410a:	4628      	mov	r0, r5
  40410c:	4798      	blx	r3
  40410e:	2800      	cmp	r0, #0
  404110:	bfb8      	it	lt
  404112:	f04f 36ff 	movlt.w	r6, #4294967295
  404116:	89a3      	ldrh	r3, [r4, #12]
  404118:	061b      	lsls	r3, r3, #24
  40411a:	d41c      	bmi.n	404156 <_fclose_r+0x76>
  40411c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40411e:	b141      	cbz	r1, 404132 <_fclose_r+0x52>
  404120:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404124:	4299      	cmp	r1, r3
  404126:	d002      	beq.n	40412e <_fclose_r+0x4e>
  404128:	4628      	mov	r0, r5
  40412a:	f7fe fdab 	bl	402c84 <_free_r>
  40412e:	2300      	movs	r3, #0
  404130:	6323      	str	r3, [r4, #48]	; 0x30
  404132:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404134:	b121      	cbz	r1, 404140 <_fclose_r+0x60>
  404136:	4628      	mov	r0, r5
  404138:	f7fe fda4 	bl	402c84 <_free_r>
  40413c:	2300      	movs	r3, #0
  40413e:	6463      	str	r3, [r4, #68]	; 0x44
  404140:	f7fe fcd0 	bl	402ae4 <__sfp_lock_acquire>
  404144:	2300      	movs	r3, #0
  404146:	81a3      	strh	r3, [r4, #12]
  404148:	f7fe fcce 	bl	402ae8 <__sfp_lock_release>
  40414c:	4630      	mov	r0, r6
  40414e:	bd70      	pop	{r4, r5, r6, pc}
  404150:	f7fe fcc2 	bl	402ad8 <__sinit>
  404154:	e7cb      	b.n	4040ee <_fclose_r+0xe>
  404156:	6921      	ldr	r1, [r4, #16]
  404158:	4628      	mov	r0, r5
  40415a:	f7fe fd93 	bl	402c84 <_free_r>
  40415e:	e7dd      	b.n	40411c <_fclose_r+0x3c>

00404160 <_fstat_r>:
  404160:	b538      	push	{r3, r4, r5, lr}
  404162:	460b      	mov	r3, r1
  404164:	4c07      	ldr	r4, [pc, #28]	; (404184 <_fstat_r+0x24>)
  404166:	4605      	mov	r5, r0
  404168:	4611      	mov	r1, r2
  40416a:	4618      	mov	r0, r3
  40416c:	2300      	movs	r3, #0
  40416e:	6023      	str	r3, [r4, #0]
  404170:	f7fd fa9d 	bl	4016ae <_fstat>
  404174:	1c43      	adds	r3, r0, #1
  404176:	d000      	beq.n	40417a <_fstat_r+0x1a>
  404178:	bd38      	pop	{r3, r4, r5, pc}
  40417a:	6823      	ldr	r3, [r4, #0]
  40417c:	2b00      	cmp	r3, #0
  40417e:	d0fb      	beq.n	404178 <_fstat_r+0x18>
  404180:	602b      	str	r3, [r5, #0]
  404182:	bd38      	pop	{r3, r4, r5, pc}
  404184:	20400b3c 	.word	0x20400b3c

00404188 <_isatty_r>:
  404188:	b538      	push	{r3, r4, r5, lr}
  40418a:	4c07      	ldr	r4, [pc, #28]	; (4041a8 <_isatty_r+0x20>)
  40418c:	2300      	movs	r3, #0
  40418e:	4605      	mov	r5, r0
  404190:	4608      	mov	r0, r1
  404192:	6023      	str	r3, [r4, #0]
  404194:	f7fd fa90 	bl	4016b8 <_isatty>
  404198:	1c43      	adds	r3, r0, #1
  40419a:	d000      	beq.n	40419e <_isatty_r+0x16>
  40419c:	bd38      	pop	{r3, r4, r5, pc}
  40419e:	6823      	ldr	r3, [r4, #0]
  4041a0:	2b00      	cmp	r3, #0
  4041a2:	d0fb      	beq.n	40419c <_isatty_r+0x14>
  4041a4:	602b      	str	r3, [r5, #0]
  4041a6:	bd38      	pop	{r3, r4, r5, pc}
  4041a8:	20400b3c 	.word	0x20400b3c

004041ac <_lseek_r>:
  4041ac:	b570      	push	{r4, r5, r6, lr}
  4041ae:	460d      	mov	r5, r1
  4041b0:	4c08      	ldr	r4, [pc, #32]	; (4041d4 <_lseek_r+0x28>)
  4041b2:	4611      	mov	r1, r2
  4041b4:	4606      	mov	r6, r0
  4041b6:	461a      	mov	r2, r3
  4041b8:	4628      	mov	r0, r5
  4041ba:	2300      	movs	r3, #0
  4041bc:	6023      	str	r3, [r4, #0]
  4041be:	f7fd fa7d 	bl	4016bc <_lseek>
  4041c2:	1c43      	adds	r3, r0, #1
  4041c4:	d000      	beq.n	4041c8 <_lseek_r+0x1c>
  4041c6:	bd70      	pop	{r4, r5, r6, pc}
  4041c8:	6823      	ldr	r3, [r4, #0]
  4041ca:	2b00      	cmp	r3, #0
  4041cc:	d0fb      	beq.n	4041c6 <_lseek_r+0x1a>
  4041ce:	6033      	str	r3, [r6, #0]
  4041d0:	bd70      	pop	{r4, r5, r6, pc}
  4041d2:	bf00      	nop
  4041d4:	20400b3c 	.word	0x20400b3c

004041d8 <_read_r>:
  4041d8:	b570      	push	{r4, r5, r6, lr}
  4041da:	460d      	mov	r5, r1
  4041dc:	4c08      	ldr	r4, [pc, #32]	; (404200 <_read_r+0x28>)
  4041de:	4611      	mov	r1, r2
  4041e0:	4606      	mov	r6, r0
  4041e2:	461a      	mov	r2, r3
  4041e4:	4628      	mov	r0, r5
  4041e6:	2300      	movs	r3, #0
  4041e8:	6023      	str	r3, [r4, #0]
  4041ea:	f7fc fccb 	bl	400b84 <_read>
  4041ee:	1c43      	adds	r3, r0, #1
  4041f0:	d000      	beq.n	4041f4 <_read_r+0x1c>
  4041f2:	bd70      	pop	{r4, r5, r6, pc}
  4041f4:	6823      	ldr	r3, [r4, #0]
  4041f6:	2b00      	cmp	r3, #0
  4041f8:	d0fb      	beq.n	4041f2 <_read_r+0x1a>
  4041fa:	6033      	str	r3, [r6, #0]
  4041fc:	bd70      	pop	{r4, r5, r6, pc}
  4041fe:	bf00      	nop
  404200:	20400b3c 	.word	0x20400b3c

00404204 <__aeabi_uldivmod>:
  404204:	b953      	cbnz	r3, 40421c <__aeabi_uldivmod+0x18>
  404206:	b94a      	cbnz	r2, 40421c <__aeabi_uldivmod+0x18>
  404208:	2900      	cmp	r1, #0
  40420a:	bf08      	it	eq
  40420c:	2800      	cmpeq	r0, #0
  40420e:	bf1c      	itt	ne
  404210:	f04f 31ff 	movne.w	r1, #4294967295
  404214:	f04f 30ff 	movne.w	r0, #4294967295
  404218:	f000 b97a 	b.w	404510 <__aeabi_idiv0>
  40421c:	f1ad 0c08 	sub.w	ip, sp, #8
  404220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404224:	f000 f806 	bl	404234 <__udivmoddi4>
  404228:	f8dd e004 	ldr.w	lr, [sp, #4]
  40422c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404230:	b004      	add	sp, #16
  404232:	4770      	bx	lr

00404234 <__udivmoddi4>:
  404234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404238:	468c      	mov	ip, r1
  40423a:	460d      	mov	r5, r1
  40423c:	4604      	mov	r4, r0
  40423e:	9e08      	ldr	r6, [sp, #32]
  404240:	2b00      	cmp	r3, #0
  404242:	d151      	bne.n	4042e8 <__udivmoddi4+0xb4>
  404244:	428a      	cmp	r2, r1
  404246:	4617      	mov	r7, r2
  404248:	d96d      	bls.n	404326 <__udivmoddi4+0xf2>
  40424a:	fab2 fe82 	clz	lr, r2
  40424e:	f1be 0f00 	cmp.w	lr, #0
  404252:	d00b      	beq.n	40426c <__udivmoddi4+0x38>
  404254:	f1ce 0c20 	rsb	ip, lr, #32
  404258:	fa01 f50e 	lsl.w	r5, r1, lr
  40425c:	fa20 fc0c 	lsr.w	ip, r0, ip
  404260:	fa02 f70e 	lsl.w	r7, r2, lr
  404264:	ea4c 0c05 	orr.w	ip, ip, r5
  404268:	fa00 f40e 	lsl.w	r4, r0, lr
  40426c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404270:	0c25      	lsrs	r5, r4, #16
  404272:	fbbc f8fa 	udiv	r8, ip, sl
  404276:	fa1f f987 	uxth.w	r9, r7
  40427a:	fb0a cc18 	mls	ip, sl, r8, ip
  40427e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404282:	fb08 f309 	mul.w	r3, r8, r9
  404286:	42ab      	cmp	r3, r5
  404288:	d90a      	bls.n	4042a0 <__udivmoddi4+0x6c>
  40428a:	19ed      	adds	r5, r5, r7
  40428c:	f108 32ff 	add.w	r2, r8, #4294967295
  404290:	f080 8123 	bcs.w	4044da <__udivmoddi4+0x2a6>
  404294:	42ab      	cmp	r3, r5
  404296:	f240 8120 	bls.w	4044da <__udivmoddi4+0x2a6>
  40429a:	f1a8 0802 	sub.w	r8, r8, #2
  40429e:	443d      	add	r5, r7
  4042a0:	1aed      	subs	r5, r5, r3
  4042a2:	b2a4      	uxth	r4, r4
  4042a4:	fbb5 f0fa 	udiv	r0, r5, sl
  4042a8:	fb0a 5510 	mls	r5, sl, r0, r5
  4042ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4042b0:	fb00 f909 	mul.w	r9, r0, r9
  4042b4:	45a1      	cmp	r9, r4
  4042b6:	d909      	bls.n	4042cc <__udivmoddi4+0x98>
  4042b8:	19e4      	adds	r4, r4, r7
  4042ba:	f100 33ff 	add.w	r3, r0, #4294967295
  4042be:	f080 810a 	bcs.w	4044d6 <__udivmoddi4+0x2a2>
  4042c2:	45a1      	cmp	r9, r4
  4042c4:	f240 8107 	bls.w	4044d6 <__udivmoddi4+0x2a2>
  4042c8:	3802      	subs	r0, #2
  4042ca:	443c      	add	r4, r7
  4042cc:	eba4 0409 	sub.w	r4, r4, r9
  4042d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4042d4:	2100      	movs	r1, #0
  4042d6:	2e00      	cmp	r6, #0
  4042d8:	d061      	beq.n	40439e <__udivmoddi4+0x16a>
  4042da:	fa24 f40e 	lsr.w	r4, r4, lr
  4042de:	2300      	movs	r3, #0
  4042e0:	6034      	str	r4, [r6, #0]
  4042e2:	6073      	str	r3, [r6, #4]
  4042e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042e8:	428b      	cmp	r3, r1
  4042ea:	d907      	bls.n	4042fc <__udivmoddi4+0xc8>
  4042ec:	2e00      	cmp	r6, #0
  4042ee:	d054      	beq.n	40439a <__udivmoddi4+0x166>
  4042f0:	2100      	movs	r1, #0
  4042f2:	e886 0021 	stmia.w	r6, {r0, r5}
  4042f6:	4608      	mov	r0, r1
  4042f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042fc:	fab3 f183 	clz	r1, r3
  404300:	2900      	cmp	r1, #0
  404302:	f040 808e 	bne.w	404422 <__udivmoddi4+0x1ee>
  404306:	42ab      	cmp	r3, r5
  404308:	d302      	bcc.n	404310 <__udivmoddi4+0xdc>
  40430a:	4282      	cmp	r2, r0
  40430c:	f200 80fa 	bhi.w	404504 <__udivmoddi4+0x2d0>
  404310:	1a84      	subs	r4, r0, r2
  404312:	eb65 0503 	sbc.w	r5, r5, r3
  404316:	2001      	movs	r0, #1
  404318:	46ac      	mov	ip, r5
  40431a:	2e00      	cmp	r6, #0
  40431c:	d03f      	beq.n	40439e <__udivmoddi4+0x16a>
  40431e:	e886 1010 	stmia.w	r6, {r4, ip}
  404322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404326:	b912      	cbnz	r2, 40432e <__udivmoddi4+0xfa>
  404328:	2701      	movs	r7, #1
  40432a:	fbb7 f7f2 	udiv	r7, r7, r2
  40432e:	fab7 fe87 	clz	lr, r7
  404332:	f1be 0f00 	cmp.w	lr, #0
  404336:	d134      	bne.n	4043a2 <__udivmoddi4+0x16e>
  404338:	1beb      	subs	r3, r5, r7
  40433a:	0c3a      	lsrs	r2, r7, #16
  40433c:	fa1f fc87 	uxth.w	ip, r7
  404340:	2101      	movs	r1, #1
  404342:	fbb3 f8f2 	udiv	r8, r3, r2
  404346:	0c25      	lsrs	r5, r4, #16
  404348:	fb02 3318 	mls	r3, r2, r8, r3
  40434c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404350:	fb0c f308 	mul.w	r3, ip, r8
  404354:	42ab      	cmp	r3, r5
  404356:	d907      	bls.n	404368 <__udivmoddi4+0x134>
  404358:	19ed      	adds	r5, r5, r7
  40435a:	f108 30ff 	add.w	r0, r8, #4294967295
  40435e:	d202      	bcs.n	404366 <__udivmoddi4+0x132>
  404360:	42ab      	cmp	r3, r5
  404362:	f200 80d1 	bhi.w	404508 <__udivmoddi4+0x2d4>
  404366:	4680      	mov	r8, r0
  404368:	1aed      	subs	r5, r5, r3
  40436a:	b2a3      	uxth	r3, r4
  40436c:	fbb5 f0f2 	udiv	r0, r5, r2
  404370:	fb02 5510 	mls	r5, r2, r0, r5
  404374:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404378:	fb0c fc00 	mul.w	ip, ip, r0
  40437c:	45a4      	cmp	ip, r4
  40437e:	d907      	bls.n	404390 <__udivmoddi4+0x15c>
  404380:	19e4      	adds	r4, r4, r7
  404382:	f100 33ff 	add.w	r3, r0, #4294967295
  404386:	d202      	bcs.n	40438e <__udivmoddi4+0x15a>
  404388:	45a4      	cmp	ip, r4
  40438a:	f200 80b8 	bhi.w	4044fe <__udivmoddi4+0x2ca>
  40438e:	4618      	mov	r0, r3
  404390:	eba4 040c 	sub.w	r4, r4, ip
  404394:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404398:	e79d      	b.n	4042d6 <__udivmoddi4+0xa2>
  40439a:	4631      	mov	r1, r6
  40439c:	4630      	mov	r0, r6
  40439e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043a2:	f1ce 0420 	rsb	r4, lr, #32
  4043a6:	fa05 f30e 	lsl.w	r3, r5, lr
  4043aa:	fa07 f70e 	lsl.w	r7, r7, lr
  4043ae:	fa20 f804 	lsr.w	r8, r0, r4
  4043b2:	0c3a      	lsrs	r2, r7, #16
  4043b4:	fa25 f404 	lsr.w	r4, r5, r4
  4043b8:	ea48 0803 	orr.w	r8, r8, r3
  4043bc:	fbb4 f1f2 	udiv	r1, r4, r2
  4043c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4043c4:	fb02 4411 	mls	r4, r2, r1, r4
  4043c8:	fa1f fc87 	uxth.w	ip, r7
  4043cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4043d0:	fb01 f30c 	mul.w	r3, r1, ip
  4043d4:	42ab      	cmp	r3, r5
  4043d6:	fa00 f40e 	lsl.w	r4, r0, lr
  4043da:	d909      	bls.n	4043f0 <__udivmoddi4+0x1bc>
  4043dc:	19ed      	adds	r5, r5, r7
  4043de:	f101 30ff 	add.w	r0, r1, #4294967295
  4043e2:	f080 808a 	bcs.w	4044fa <__udivmoddi4+0x2c6>
  4043e6:	42ab      	cmp	r3, r5
  4043e8:	f240 8087 	bls.w	4044fa <__udivmoddi4+0x2c6>
  4043ec:	3902      	subs	r1, #2
  4043ee:	443d      	add	r5, r7
  4043f0:	1aeb      	subs	r3, r5, r3
  4043f2:	fa1f f588 	uxth.w	r5, r8
  4043f6:	fbb3 f0f2 	udiv	r0, r3, r2
  4043fa:	fb02 3310 	mls	r3, r2, r0, r3
  4043fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404402:	fb00 f30c 	mul.w	r3, r0, ip
  404406:	42ab      	cmp	r3, r5
  404408:	d907      	bls.n	40441a <__udivmoddi4+0x1e6>
  40440a:	19ed      	adds	r5, r5, r7
  40440c:	f100 38ff 	add.w	r8, r0, #4294967295
  404410:	d26f      	bcs.n	4044f2 <__udivmoddi4+0x2be>
  404412:	42ab      	cmp	r3, r5
  404414:	d96d      	bls.n	4044f2 <__udivmoddi4+0x2be>
  404416:	3802      	subs	r0, #2
  404418:	443d      	add	r5, r7
  40441a:	1aeb      	subs	r3, r5, r3
  40441c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404420:	e78f      	b.n	404342 <__udivmoddi4+0x10e>
  404422:	f1c1 0720 	rsb	r7, r1, #32
  404426:	fa22 f807 	lsr.w	r8, r2, r7
  40442a:	408b      	lsls	r3, r1
  40442c:	fa05 f401 	lsl.w	r4, r5, r1
  404430:	ea48 0303 	orr.w	r3, r8, r3
  404434:	fa20 fe07 	lsr.w	lr, r0, r7
  404438:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40443c:	40fd      	lsrs	r5, r7
  40443e:	ea4e 0e04 	orr.w	lr, lr, r4
  404442:	fbb5 f9fc 	udiv	r9, r5, ip
  404446:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40444a:	fb0c 5519 	mls	r5, ip, r9, r5
  40444e:	fa1f f883 	uxth.w	r8, r3
  404452:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404456:	fb09 f408 	mul.w	r4, r9, r8
  40445a:	42ac      	cmp	r4, r5
  40445c:	fa02 f201 	lsl.w	r2, r2, r1
  404460:	fa00 fa01 	lsl.w	sl, r0, r1
  404464:	d908      	bls.n	404478 <__udivmoddi4+0x244>
  404466:	18ed      	adds	r5, r5, r3
  404468:	f109 30ff 	add.w	r0, r9, #4294967295
  40446c:	d243      	bcs.n	4044f6 <__udivmoddi4+0x2c2>
  40446e:	42ac      	cmp	r4, r5
  404470:	d941      	bls.n	4044f6 <__udivmoddi4+0x2c2>
  404472:	f1a9 0902 	sub.w	r9, r9, #2
  404476:	441d      	add	r5, r3
  404478:	1b2d      	subs	r5, r5, r4
  40447a:	fa1f fe8e 	uxth.w	lr, lr
  40447e:	fbb5 f0fc 	udiv	r0, r5, ip
  404482:	fb0c 5510 	mls	r5, ip, r0, r5
  404486:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40448a:	fb00 f808 	mul.w	r8, r0, r8
  40448e:	45a0      	cmp	r8, r4
  404490:	d907      	bls.n	4044a2 <__udivmoddi4+0x26e>
  404492:	18e4      	adds	r4, r4, r3
  404494:	f100 35ff 	add.w	r5, r0, #4294967295
  404498:	d229      	bcs.n	4044ee <__udivmoddi4+0x2ba>
  40449a:	45a0      	cmp	r8, r4
  40449c:	d927      	bls.n	4044ee <__udivmoddi4+0x2ba>
  40449e:	3802      	subs	r0, #2
  4044a0:	441c      	add	r4, r3
  4044a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4044a6:	eba4 0408 	sub.w	r4, r4, r8
  4044aa:	fba0 8902 	umull	r8, r9, r0, r2
  4044ae:	454c      	cmp	r4, r9
  4044b0:	46c6      	mov	lr, r8
  4044b2:	464d      	mov	r5, r9
  4044b4:	d315      	bcc.n	4044e2 <__udivmoddi4+0x2ae>
  4044b6:	d012      	beq.n	4044de <__udivmoddi4+0x2aa>
  4044b8:	b156      	cbz	r6, 4044d0 <__udivmoddi4+0x29c>
  4044ba:	ebba 030e 	subs.w	r3, sl, lr
  4044be:	eb64 0405 	sbc.w	r4, r4, r5
  4044c2:	fa04 f707 	lsl.w	r7, r4, r7
  4044c6:	40cb      	lsrs	r3, r1
  4044c8:	431f      	orrs	r7, r3
  4044ca:	40cc      	lsrs	r4, r1
  4044cc:	6037      	str	r7, [r6, #0]
  4044ce:	6074      	str	r4, [r6, #4]
  4044d0:	2100      	movs	r1, #0
  4044d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4044d6:	4618      	mov	r0, r3
  4044d8:	e6f8      	b.n	4042cc <__udivmoddi4+0x98>
  4044da:	4690      	mov	r8, r2
  4044dc:	e6e0      	b.n	4042a0 <__udivmoddi4+0x6c>
  4044de:	45c2      	cmp	sl, r8
  4044e0:	d2ea      	bcs.n	4044b8 <__udivmoddi4+0x284>
  4044e2:	ebb8 0e02 	subs.w	lr, r8, r2
  4044e6:	eb69 0503 	sbc.w	r5, r9, r3
  4044ea:	3801      	subs	r0, #1
  4044ec:	e7e4      	b.n	4044b8 <__udivmoddi4+0x284>
  4044ee:	4628      	mov	r0, r5
  4044f0:	e7d7      	b.n	4044a2 <__udivmoddi4+0x26e>
  4044f2:	4640      	mov	r0, r8
  4044f4:	e791      	b.n	40441a <__udivmoddi4+0x1e6>
  4044f6:	4681      	mov	r9, r0
  4044f8:	e7be      	b.n	404478 <__udivmoddi4+0x244>
  4044fa:	4601      	mov	r1, r0
  4044fc:	e778      	b.n	4043f0 <__udivmoddi4+0x1bc>
  4044fe:	3802      	subs	r0, #2
  404500:	443c      	add	r4, r7
  404502:	e745      	b.n	404390 <__udivmoddi4+0x15c>
  404504:	4608      	mov	r0, r1
  404506:	e708      	b.n	40431a <__udivmoddi4+0xe6>
  404508:	f1a8 0802 	sub.w	r8, r8, #2
  40450c:	443d      	add	r5, r7
  40450e:	e72b      	b.n	404368 <__udivmoddi4+0x134>

00404510 <__aeabi_idiv0>:
  404510:	4770      	bx	lr
  404512:	bf00      	nop
  404514:	64323025 	.word	0x64323025
  404518:	3230252f 	.word	0x3230252f
  40451c:	30252f64 	.word	0x30252f64
  404520:	2d206434 	.word	0x2d206434
  404524:	32302520 	.word	0x32302520
  404528:	30253a64 	.word	0x30253a64
  40452c:	253a6432 	.word	0x253a6432
  404530:	0d643230 	.word	0x0d643230
  404534:	0000000a 	.word	0x0000000a
  404538:	41202d2d 	.word	0x41202d2d
  40453c:	20434546 	.word	0x20434546
  404540:	706d6554 	.word	0x706d6554
  404544:	74617265 	.word	0x74617265
  404548:	20657275 	.word	0x20657275
  40454c:	736e6553 	.word	0x736e6553
  404550:	4520726f 	.word	0x4520726f
  404554:	706d6178 	.word	0x706d6178
  404558:	2d20656c 	.word	0x2d20656c
  40455c:	2d0a0d2d 	.word	0x2d0a0d2d
  404560:	4153202d 	.word	0x4153202d
  404564:	3037454d 	.word	0x3037454d
  404568:	4c50582d 	.word	0x4c50582d
  40456c:	2d2d2044 	.word	0x2d2d2044
  404570:	2d2d0a0d 	.word	0x2d2d0a0d
  404574:	6d6f4320 	.word	0x6d6f4320
  404578:	656c6970 	.word	0x656c6970
  40457c:	41203a64 	.word	0x41203a64
  404580:	32207270 	.word	0x32207270
  404584:	30322034 	.word	0x30322034
  404588:	32203731 	.word	0x32203731
  40458c:	38313a31 	.word	0x38313a31
  404590:	2034323a 	.word	0x2034323a
  404594:	000d2d2d 	.word	0x000d2d2d
  404598:	64323025 	.word	0x64323025
  40459c:	3230253a 	.word	0x3230253a
  4045a0:	30253a64 	.word	0x30253a64
  4045a4:	0a0d6432 	.word	0x0a0d6432
  4045a8:	00000000 	.word	0x00000000

004045ac <_global_impure_ptr>:
  4045ac:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  4045bc:	46454443 00000000 33323130 37363534     CDEF....01234567
  4045cc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4045dc:	0000296c                                l)..

004045e0 <blanks.7202>:
  4045e0:	20202020 20202020 20202020 20202020                     

004045f0 <zeroes.7203>:
  4045f0:	30303030 30303030 30303030 30303030     0000000000000000
  404600:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404610 <_ctype_>:
  404610:	20202000 20202020 28282020 20282828     .         ((((( 
  404620:	20202020 20202020 20202020 20202020                     
  404630:	10108820 10101010 10101010 10101010      ...............
  404640:	04040410 04040404 10040404 10101010     ................
  404650:	41411010 41414141 01010101 01010101     ..AAAAAA........
  404660:	01010101 01010101 01010101 10101010     ................
  404670:	42421010 42424242 02020202 02020202     ..BBBBBB........
  404680:	02020202 02020202 02020202 10101010     ................
  404690:	00000020 00000000 00000000 00000000      ...............
	...

00404714 <_init>:
  404714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404716:	bf00      	nop
  404718:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40471a:	bc08      	pop	{r3}
  40471c:	469e      	mov	lr, r3
  40471e:	4770      	bx	lr

00404720 <__init_array_start>:
  404720:	00402851 	.word	0x00402851

00404724 <__frame_dummy_init_array_entry>:
  404724:	00400165                                e.@.

00404728 <_fini>:
  404728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40472a:	bf00      	nop
  40472c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40472e:	bc08      	pop	{r3}
  404730:	469e      	mov	lr, r3
  404732:	4770      	bx	lr

00404734 <__fini_array_start>:
  404734:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__global_locale>:
20400440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400520:	3fd1 0040 3805 0040 0000 0000 4610 0040     .?@..8@......F@.
20400530:	460c 0040 45a8 0040 45a8 0040 45a8 0040     .F@..E@..E@..E@.
20400540:	45a8 0040 45a8 0040 45a8 0040 45a8 0040     .E@..E@..E@..E@.
20400550:	45a8 0040 45a8 0040 ffff ffff ffff ffff     .E@..E@.........
20400560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005ac <__malloc_av_>:
	...
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 
20400884:	087c 2040 087c 2040 0884 2040 0884 2040     |.@ |.@ ..@ ..@ 
20400894:	088c 2040 088c 2040 0894 2040 0894 2040     ..@ ..@ ..@ ..@ 
204008a4:	089c 2040 089c 2040 08a4 2040 08a4 2040     ..@ ..@ ..@ ..@ 
204008b4:	08ac 2040 08ac 2040 08b4 2040 08b4 2040     ..@ ..@ ..@ ..@ 
204008c4:	08bc 2040 08bc 2040 08c4 2040 08c4 2040     ..@ ..@ ..@ ..@ 
204008d4:	08cc 2040 08cc 2040 08d4 2040 08d4 2040     ..@ ..@ ..@ ..@ 
204008e4:	08dc 2040 08dc 2040 08e4 2040 08e4 2040     ..@ ..@ ..@ ..@ 
204008f4:	08ec 2040 08ec 2040 08f4 2040 08f4 2040     ..@ ..@ ..@ ..@ 
20400904:	08fc 2040 08fc 2040 0904 2040 0904 2040     ..@ ..@ ..@ ..@ 
20400914:	090c 2040 090c 2040 0914 2040 0914 2040     ..@ ..@ ..@ ..@ 
20400924:	091c 2040 091c 2040 0924 2040 0924 2040     ..@ ..@ $.@ $.@ 
20400934:	092c 2040 092c 2040 0934 2040 0934 2040     ,.@ ,.@ 4.@ 4.@ 
20400944:	093c 2040 093c 2040 0944 2040 0944 2040     <.@ <.@ D.@ D.@ 
20400954:	094c 2040 094c 2040 0954 2040 0954 2040     L.@ L.@ T.@ T.@ 
20400964:	095c 2040 095c 2040 0964 2040 0964 2040     \.@ \.@ d.@ d.@ 
20400974:	096c 2040 096c 2040 0974 2040 0974 2040     l.@ l.@ t.@ t.@ 
20400984:	097c 2040 097c 2040 0984 2040 0984 2040     |.@ |.@ ..@ ..@ 
20400994:	098c 2040 098c 2040 0994 2040 0994 2040     ..@ ..@ ..@ ..@ 
204009a4:	099c 2040 099c 2040 09a4 2040 09a4 2040     ..@ ..@ ..@ ..@ 

204009b4 <__malloc_sbrk_base>:
204009b4:	ffff ffff                                   ....

204009b8 <__malloc_trim_threshold>:
204009b8:	0000 0002                                   ....
