{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668503912594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668503912594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 17:18:32 2022 " "Processing started: Tue Nov 15 17:18:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668503912594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503912594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa " "Command: quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503912594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668503913324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668503913324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aaa.v(8) " "Verilog HDL information at aaa.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668503924493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaa.v 1 1 " "Found 1 design units, including 1 entities, in source file aaa.v" { { "Info" "ISGN_ENTITY_NAME" "1 aaa " "Found entity 1: aaa" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668503924496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aaa " "Elaborating entity \"aaa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668503924549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 aaa.v(25) " "Verilog HDL assignment warning at aaa.v(25): truncated value with size 32 to match size of target (16)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668503924550 "|aaa"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_count aaa.v(38) " "Verilog HDL Always Construct warning at aaa.v(38): variable \"row_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1668503924551 "|aaa"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_count aaa.v(39) " "Verilog HDL Always Construct warning at aaa.v(39): variable \"row_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1668503924551 "|aaa"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "aaa.v(39) " "Verilog HDL Case Statement warning at aaa.v(39): can't check case statement for completeness because the case expression has too many possible states" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 39 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1668503924552 "|aaa"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aaa.v(39) " "Verilog HDL Case Statement warning at aaa.v(39): incomplete case statement has no default case item" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668503924552 "|aaa"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_count aaa.v(49) " "Verilog HDL Always Construct warning at aaa.v(49): variable \"row_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1668503924552 "|aaa"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "aaa.v(49) " "Verilog HDL Case Statement warning at aaa.v(49): can't check case statement for completeness because the case expression has too many possible states" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 49 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1668503924553 "|aaa"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aaa.v(49) " "Verilog HDL Case Statement warning at aaa.v(49): incomplete case statement has no default case item" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668503924553 "|aaa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot_row aaa.v(34) " "Verilog HDL Always Construct warning at aaa.v(34): inferring latch(es) for variable \"dot_row\", which holds its previous value in one or more paths through the always construct" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668503924553 "|aaa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot_col aaa.v(34) " "Verilog HDL Always Construct warning at aaa.v(34): inferring latch(es) for variable \"dot_col\", which holds its previous value in one or more paths through the always construct" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668503924554 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[0\] aaa.v(34) " "Inferred latch for \"dot_col\[0\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924555 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[1\] aaa.v(34) " "Inferred latch for \"dot_col\[1\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924555 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[2\] aaa.v(34) " "Inferred latch for \"dot_col\[2\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924555 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[3\] aaa.v(34) " "Inferred latch for \"dot_col\[3\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[4\] aaa.v(34) " "Inferred latch for \"dot_col\[4\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[5\] aaa.v(34) " "Inferred latch for \"dot_col\[5\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[6\] aaa.v(34) " "Inferred latch for \"dot_col\[6\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col\[7\] aaa.v(34) " "Inferred latch for \"dot_col\[7\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[0\] aaa.v(34) " "Inferred latch for \"dot_row\[0\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[1\] aaa.v(34) " "Inferred latch for \"dot_row\[1\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[2\] aaa.v(34) " "Inferred latch for \"dot_row\[2\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924556 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[3\] aaa.v(34) " "Inferred latch for \"dot_row\[3\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924557 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[4\] aaa.v(34) " "Inferred latch for \"dot_row\[4\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924557 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[5\] aaa.v(34) " "Inferred latch for \"dot_row\[5\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924557 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[6\] aaa.v(34) " "Inferred latch for \"dot_row\[6\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924557 "|aaa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_row\[7\] aaa.v(34) " "Inferred latch for \"dot_row\[7\]\" at aaa.v(34)" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503924557 "|aaa"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_col\[7\]\$latch dot_col\[0\]\$latch " "Duplicate LATCH primitive \"dot_col\[7\]\$latch\" merged with LATCH primitive \"dot_col\[0\]\$latch\"" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668503925276 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_col\[6\]\$latch dot_col\[1\]\$latch " "Duplicate LATCH primitive \"dot_col\[6\]\$latch\" merged with LATCH primitive \"dot_col\[1\]\$latch\"" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668503925276 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_col\[5\]\$latch dot_col\[2\]\$latch " "Duplicate LATCH primitive \"dot_col\[5\]\$latch\" merged with LATCH primitive \"dot_col\[2\]\$latch\"" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668503925276 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dot_col\[4\]\$latch dot_col\[3\]\$latch " "Duplicate LATCH primitive \"dot_col\[4\]\$latch\" merged with LATCH primitive \"dot_col\[3\]\$latch\"" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1668503925276 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1668503925276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[0\]\$latch " "Latch dot_row\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925279 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[1\]\$latch " "Latch dot_row\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925279 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[2\]\$latch " "Latch dot_row\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925279 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[3\]\$latch " "Latch dot_row\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925279 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[4\]\$latch " "Latch dot_row\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925279 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[5\]\$latch " "Latch dot_row\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925279 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[6\]\$latch " "Latch dot_row\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925280 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_row\[7\]\$latch " "Latch dot_row\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925280 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_col\[0\]\$latch " "Latch dot_col\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925280 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_col\[1\]\$latch " "Latch dot_col\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925280 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_col\[2\]\$latch " "Latch dot_col\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925280 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dot_col\[3\]\$latch " "Latch dot_col\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add0~0 " "Ports D and ENA on the latch are fed by the same signal Add0~0" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668503925280 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 34 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668503925280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668503925452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/system/output_files/aaa.map.smsg " "Generated suppressed messages file C:/system/output_files/aaa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503925819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668503926001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668503926001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "aaa.v" "" { Text "C:/system/aaa.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503926048 "|aaa|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668503926048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668503926049 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668503926049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668503926049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668503926049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668503926076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 17:18:46 2022 " "Processing ended: Tue Nov 15 17:18:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668503926076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668503926076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668503926076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668503926076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668503927698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668503927698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 17:18:47 2022 " "Processing started: Tue Nov 15 17:18:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668503927698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668503927698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aaa -c aaa " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668503927699 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668503927818 ""}
{ "Info" "0" "" "Project  = aaa" {  } {  } 0 0 "Project  = aaa" 0 0 "Fitter" 0 0 1668503927819 ""}
{ "Info" "0" "" "Revision = aaa" {  } {  } 0 0 "Revision = aaa" 0 0 "Fitter" 0 0 1668503927819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668503928023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668503928024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aaa 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"aaa\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668503928044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668503928131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668503928131 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668503928478 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668503928508 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668503928660 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1668503933836 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668503933857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668503933859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668503933859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668503933859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668503933859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668503933860 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668503933860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668503933860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668503933860 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668503933860 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668503933878 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1668503936716 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aaa.sdc " "Synopsys Design Constraints File file not found: 'aaa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668503936717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668503936717 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~10\|datad " "Node \"Add0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|sumout " "Node \"Add0~10\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""} { "Warning" "WSTA_SCC_NODE" "row_count\[31\]~32\|datab " "Node \"row_count\[31\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""} { "Warning" "WSTA_SCC_NODE" "row_count\[31\]~32\|combout " "Node \"row_count\[31\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } } { "aaa.v" "" { Text "C:/system/aaa.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936718 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~26\|datad " "Node \"Add0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|sumout " "Node \"Add0~26\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936718 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~22\|datad " "Node \"Add0~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|sumout " "Node \"Add0~22\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936718 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~18\|datad " "Node \"Add0~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|sumout " "Node \"Add0~18\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936718 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~14\|datad " "Node \"Add0~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|sumout " "Node \"Add0~14\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936718 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936718 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~58\|datad " "Node \"Add0~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~58\|sumout " "Node \"Add0~58\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~54\|datad " "Node \"Add0~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~54\|sumout " "Node \"Add0~54\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~50\|datad " "Node \"Add0~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~50\|sumout " "Node \"Add0~50\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~46\|datad " "Node \"Add0~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~46\|sumout " "Node \"Add0~46\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~42\|datad " "Node \"Add0~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|sumout " "Node \"Add0~42\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~38\|datad " "Node \"Add0~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|sumout " "Node \"Add0~38\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~82\|datad " "Node \"Add0~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~82\|sumout " "Node \"Add0~82\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~78\|datad " "Node \"Add0~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~78\|sumout " "Node \"Add0~78\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~74\|datad " "Node \"Add0~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~74\|sumout " "Node \"Add0~74\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~70\|datad " "Node \"Add0~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~70\|sumout " "Node \"Add0~70\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~66\|datad " "Node \"Add0~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~66\|sumout " "Node \"Add0~66\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~62\|datad " "Node \"Add0~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~62\|sumout " "Node \"Add0~62\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~34\|datad " "Node \"Add0~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|sumout " "Node \"Add0~34\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936719 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936719 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~122\|datad " "Node \"Add0~122\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~122\|sumout " "Node \"Add0~122\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~118\|datad " "Node \"Add0~118\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~118\|sumout " "Node \"Add0~118\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~114\|datad " "Node \"Add0~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~114\|sumout " "Node \"Add0~114\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~110\|datad " "Node \"Add0~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~110\|sumout " "Node \"Add0~110\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~106\|datad " "Node \"Add0~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~106\|sumout " "Node \"Add0~106\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~30\|datad " "Node \"Add0~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|sumout " "Node \"Add0~30\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~102\|datad " "Node \"Add0~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~102\|sumout " "Node \"Add0~102\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~98\|datad " "Node \"Add0~98\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~98\|sumout " "Node \"Add0~98\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~94\|datad " "Node \"Add0~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~94\|sumout " "Node \"Add0~94\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~90\|datad " "Node \"Add0~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~90\|sumout " "Node \"Add0~90\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~86\|datad " "Node \"Add0~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~86\|sumout " "Node \"Add0~86\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~2\|datad " "Node \"Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|sumout " "Node \"Add0~2\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936720 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936720 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataf " "Node \"Add0~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936721 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|sumout " "Node \"Add0~6\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936721 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936721 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "row_count\[0\]~31\|combout " "Node \"row_count\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936721 ""} { "Warning" "WSTA_SCC_NODE" "row_count\[0\]~31\|dataa " "Node \"row_count\[0\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668503936721 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668503936721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|cin  to: Add0~102\|datad " "From: Add0~102\|cin  to: Add0~102\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|dataa  to: Add0~102\|datad " "From: Add0~102\|dataa  to: Add0~102\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|cin  to: Add0~106\|datad " "From: Add0~106\|cin  to: Add0~106\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|dataa  to: Add0~106\|datad " "From: Add0~106\|dataa  to: Add0~106\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: sumout " "Cell: Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|cin  to: Add0~110\|datad " "From: Add0~110\|cin  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|dataa  to: Add0~110\|datad " "From: Add0~110\|dataa  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|cin  to: Add0~114\|datad " "From: Add0~114\|cin  to: Add0~114\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|dataa  to: Add0~114\|datad " "From: Add0~114\|dataa  to: Add0~114\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|cin  to: Add0~118\|datad " "From: Add0~118\|cin  to: Add0~118\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|dataa  to: Add0~118\|datad " "From: Add0~118\|dataa  to: Add0~118\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|cin  to: Add0~122\|datad " "From: Add0~122\|cin  to: Add0~122\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|dataa  to: Add0~122\|datad " "From: Add0~122\|dataa  to: Add0~122\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|cin  to: Add0~14\|datad " "From: Add0~14\|cin  to: Add0~14\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|dataa  to: Add0~14\|datad " "From: Add0~14\|dataa  to: Add0~14\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|cin  to: Add0~18\|datad " "From: Add0~18\|cin  to: Add0~18\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|dataa  to: Add0~18\|datad " "From: Add0~18\|dataa  to: Add0~18\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|cin  to: Add0~22\|datad " "From: Add0~22\|cin  to: Add0~22\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|dataa  to: Add0~22\|datad " "From: Add0~22\|dataa  to: Add0~22\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|cin  to: Add0~26\|datad " "From: Add0~26\|cin  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|dataa  to: Add0~26\|datad " "From: Add0~26\|dataa  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|cin  to: Add0~2\|datad " "From: Add0~2\|cin  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataa  to: Add0~2\|datad " "From: Add0~2\|dataa  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|cin  to: Add0~30\|datad " "From: Add0~30\|cin  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|dataa  to: Add0~30\|datad " "From: Add0~30\|dataa  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|cin  to: Add0~34\|datad " "From: Add0~34\|cin  to: Add0~34\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|dataa  to: Add0~34\|datad " "From: Add0~34\|dataa  to: Add0~34\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|cin  to: Add0~38\|datad " "From: Add0~38\|cin  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|dataa  to: Add0~38\|datad " "From: Add0~38\|dataa  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|cin  to: Add0~42\|datad " "From: Add0~42\|cin  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|dataa  to: Add0~42\|datad " "From: Add0~42\|dataa  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|cin  to: Add0~46\|datad " "From: Add0~46\|cin  to: Add0~46\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|dataa  to: Add0~46\|datad " "From: Add0~46\|dataa  to: Add0~46\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|cin  to: Add0~50\|datad " "From: Add0~50\|cin  to: Add0~50\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|dataa  to: Add0~50\|datad " "From: Add0~50\|dataa  to: Add0~50\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|cin  to: Add0~54\|datad " "From: Add0~54\|cin  to: Add0~54\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|dataa  to: Add0~54\|datad " "From: Add0~54\|dataa  to: Add0~54\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|cin  to: Add0~58\|datad " "From: Add0~58\|cin  to: Add0~58\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|dataa  to: Add0~58\|datad " "From: Add0~58\|dataa  to: Add0~58\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|cin  to: Add0~62\|datad " "From: Add0~62\|cin  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|dataa  to: Add0~62\|datad " "From: Add0~62\|dataa  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|cin  to: Add0~66\|datad " "From: Add0~66\|cin  to: Add0~66\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|dataa  to: Add0~66\|datad " "From: Add0~66\|dataa  to: Add0~66\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~6\|datad  to: Add0~6\|dataf " "From: Add0~6\|datad  to: Add0~6\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|cin  to: Add0~70\|datad " "From: Add0~70\|cin  to: Add0~70\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|dataa  to: Add0~70\|datad " "From: Add0~70\|dataa  to: Add0~70\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|cin  to: Add0~74\|datad " "From: Add0~74\|cin  to: Add0~74\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|dataa  to: Add0~74\|datad " "From: Add0~74\|dataa  to: Add0~74\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|cin  to: Add0~78\|datad " "From: Add0~78\|cin  to: Add0~78\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|dataa  to: Add0~78\|datad " "From: Add0~78\|dataa  to: Add0~78\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|cin  to: Add0~82\|datad " "From: Add0~82\|cin  to: Add0~82\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|dataa  to: Add0~82\|datad " "From: Add0~82\|dataa  to: Add0~82\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|cin  to: Add0~86\|datad " "From: Add0~86\|cin  to: Add0~86\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|dataa  to: Add0~86\|datad " "From: Add0~86\|dataa  to: Add0~86\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|cin  to: Add0~90\|datad " "From: Add0~90\|cin  to: Add0~90\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|dataa  to: Add0~90\|datad " "From: Add0~90\|dataa  to: Add0~90\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|cin  to: Add0~94\|datad " "From: Add0~94\|cin  to: Add0~94\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|dataa  to: Add0~94\|datad " "From: Add0~94\|dataa  to: Add0~94\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|cin  to: Add0~98\|datad " "From: Add0~98\|cin  to: Add0~98\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|dataa  to: Add0~98\|datad " "From: Add0~98\|dataa  to: Add0~98\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: row_count\[31\]~32\|dataa  to: Add0~10\|sumout " "From: row_count\[31\]~32\|dataa  to: Add0~10\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668503936723 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668503936723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668503936724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668503936725 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668503936725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668503936729 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1668503936894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668503942785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668503955723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668503957604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668503957604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668503958640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.6% " "2e+03 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1668503961429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/system/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668503965811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668503965811 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1668503998275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668504000191 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668504000191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668504000197 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.55 " "Total time spent on timing analysis during the Fitter is 1.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668504001512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668504001527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668504001897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668504001897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668504002868 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668504007336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/system/output_files/aaa.fit.smsg " "Generated suppressed messages file C:/system/output_files/aaa.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668504007602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 103 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6580 " "Peak virtual memory: 6580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668504008544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 17:20:08 2022 " "Processing ended: Tue Nov 15 17:20:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668504008544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668504008544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:43 " "Total CPU time (on all processors): 00:02:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668504008544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668504008544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668504009864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668504009864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 17:20:09 2022 " "Processing started: Tue Nov 15 17:20:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668504009864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668504009864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aaa -c aaa " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668504009864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668504010753 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668504013724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668504014039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 17:20:14 2022 " "Processing ended: Tue Nov 15 17:20:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668504014039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668504014039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668504014039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668504014039 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668504014852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668504015528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668504015529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 17:20:15 2022 " "Processing started: Tue Nov 15 17:20:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668504015529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668504015529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aaa -c aaa " "Command: quartus_sta aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668504015529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668504015654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668504016477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668504016477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504016534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504016534 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668504016886 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aaa.sdc " "Synopsys Design Constraints File file not found: 'aaa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668504016919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504016920 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668504016921 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668504016921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~10\|datab " "Node \"Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016922 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|sumout " "Node \"Add0~10\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016922 ""} { "Warning" "WSTA_SCC_NODE" "row_count\[31\]~32\|dataf " "Node \"row_count\[31\]~32\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016922 ""} { "Warning" "WSTA_SCC_NODE" "row_count\[31\]~32\|combout " "Node \"row_count\[31\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016922 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } } { "aaa.v" "" { Text "C:/system/aaa.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~26\|datad " "Node \"Add0~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016922 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|sumout " "Node \"Add0~26\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016922 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~22\|datac " "Node \"Add0~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|sumout " "Node \"Add0~22\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~18\|datac " "Node \"Add0~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|sumout " "Node \"Add0~18\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~14\|datac " "Node \"Add0~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|sumout " "Node \"Add0~14\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~58\|datac " "Node \"Add0~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""} { "Warning" "WSTA_SCC_NODE" "Add0~58\|sumout " "Node \"Add0~58\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~54\|datab " "Node \"Add0~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""} { "Warning" "WSTA_SCC_NODE" "Add0~54\|sumout " "Node \"Add0~54\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~50\|datac " "Node \"Add0~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""} { "Warning" "WSTA_SCC_NODE" "Add0~50\|sumout " "Node \"Add0~50\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016923 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~46\|datab " "Node \"Add0~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""} { "Warning" "WSTA_SCC_NODE" "Add0~46\|sumout " "Node \"Add0~46\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~42\|datad " "Node \"Add0~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|sumout " "Node \"Add0~42\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~38\|datad " "Node \"Add0~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|sumout " "Node \"Add0~38\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~82\|datac " "Node \"Add0~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""} { "Warning" "WSTA_SCC_NODE" "Add0~82\|sumout " "Node \"Add0~82\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~78\|datac " "Node \"Add0~78\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""} { "Warning" "WSTA_SCC_NODE" "Add0~78\|sumout " "Node \"Add0~78\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~74\|datac " "Node \"Add0~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""} { "Warning" "WSTA_SCC_NODE" "Add0~74\|sumout " "Node \"Add0~74\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~70\|datac " "Node \"Add0~70\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""} { "Warning" "WSTA_SCC_NODE" "Add0~70\|sumout " "Node \"Add0~70\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016924 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~66\|datac " "Node \"Add0~66\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""} { "Warning" "WSTA_SCC_NODE" "Add0~66\|sumout " "Node \"Add0~66\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~62\|datad " "Node \"Add0~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""} { "Warning" "WSTA_SCC_NODE" "Add0~62\|sumout " "Node \"Add0~62\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~34\|datac " "Node \"Add0~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|sumout " "Node \"Add0~34\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~122\|datac " "Node \"Add0~122\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""} { "Warning" "WSTA_SCC_NODE" "Add0~122\|sumout " "Node \"Add0~122\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~118\|dataf " "Node \"Add0~118\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""} { "Warning" "WSTA_SCC_NODE" "Add0~118\|sumout " "Node \"Add0~118\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~114\|datab " "Node \"Add0~114\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""} { "Warning" "WSTA_SCC_NODE" "Add0~114\|sumout " "Node \"Add0~114\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~110\|datad " "Node \"Add0~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""} { "Warning" "WSTA_SCC_NODE" "Add0~110\|sumout " "Node \"Add0~110\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016925 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~106\|datac " "Node \"Add0~106\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""} { "Warning" "WSTA_SCC_NODE" "Add0~106\|sumout " "Node \"Add0~106\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~30\|datad " "Node \"Add0~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|sumout " "Node \"Add0~30\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~102\|datac " "Node \"Add0~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""} { "Warning" "WSTA_SCC_NODE" "Add0~102\|sumout " "Node \"Add0~102\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~98\|datac " "Node \"Add0~98\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""} { "Warning" "WSTA_SCC_NODE" "Add0~98\|sumout " "Node \"Add0~98\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~94\|datab " "Node \"Add0~94\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""} { "Warning" "WSTA_SCC_NODE" "Add0~94\|sumout " "Node \"Add0~94\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~90\|datac " "Node \"Add0~90\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""} { "Warning" "WSTA_SCC_NODE" "Add0~90\|sumout " "Node \"Add0~90\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~86\|datac " "Node \"Add0~86\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""} { "Warning" "WSTA_SCC_NODE" "Add0~86\|sumout " "Node \"Add0~86\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016926 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~2\|datad " "Node \"Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016927 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|sumout " "Node \"Add0~2\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016927 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~6\|datac " "Node \"Add0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016927 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|sumout " "Node \"Add0~6\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016927 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "row_count\[0\]~31\|combout " "Node \"row_count\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016927 ""} { "Warning" "WSTA_SCC_NODE" "row_count\[0\]~31\|datac " "Node \"row_count\[0\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668504016927 ""}  } { { "aaa.v" "" { Text "C:/system/aaa.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1668504016927 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|cin  to: Add0~102\|datac " "From: Add0~102\|cin  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|dataa  to: Add0~102\|datac " "From: Add0~102\|dataa  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|cin  to: Add0~106\|datac " "From: Add0~106\|cin  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|dataa  to: Add0~106\|datac " "From: Add0~106\|dataa  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: sumout " "Cell: Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|cin  to: Add0~110\|datad " "From: Add0~110\|cin  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|dataa  to: Add0~110\|datad " "From: Add0~110\|dataa  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|cin  to: Add0~114\|datab " "From: Add0~114\|cin  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|dataa  to: Add0~114\|datab " "From: Add0~114\|dataa  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|cin  to: Add0~118\|dataf " "From: Add0~118\|cin  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|dataa  to: Add0~118\|dataf " "From: Add0~118\|dataa  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|cin  to: Add0~122\|datac " "From: Add0~122\|cin  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|dataa  to: Add0~122\|datac " "From: Add0~122\|dataa  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|cin  to: Add0~14\|datac " "From: Add0~14\|cin  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|dataa  to: Add0~14\|datac " "From: Add0~14\|dataa  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|cin  to: Add0~18\|datac " "From: Add0~18\|cin  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|dataa  to: Add0~18\|datac " "From: Add0~18\|dataa  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|cin  to: Add0~22\|datac " "From: Add0~22\|cin  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|dataa  to: Add0~22\|datac " "From: Add0~22\|dataa  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|cin  to: Add0~26\|datad " "From: Add0~26\|cin  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|dataa  to: Add0~26\|datad " "From: Add0~26\|dataa  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|cin  to: Add0~2\|datad " "From: Add0~2\|cin  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataa  to: Add0~2\|datad " "From: Add0~2\|dataa  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|cin  to: Add0~30\|datad " "From: Add0~30\|cin  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|dataa  to: Add0~30\|datad " "From: Add0~30\|dataa  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|cin  to: Add0~34\|datac " "From: Add0~34\|cin  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|dataa  to: Add0~34\|datac " "From: Add0~34\|dataa  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|cin  to: Add0~38\|datad " "From: Add0~38\|cin  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|datac  to: Add0~38\|datad " "From: Add0~38\|datac  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|cin  to: Add0~42\|datad " "From: Add0~42\|cin  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|dataa  to: Add0~42\|datad " "From: Add0~42\|dataa  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|cin  to: Add0~46\|datab " "From: Add0~46\|cin  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|datac  to: Add0~46\|datab " "From: Add0~46\|datac  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|cin  to: Add0~50\|datac " "From: Add0~50\|cin  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|dataa  to: Add0~50\|datac " "From: Add0~50\|dataa  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|cin  to: Add0~54\|datab " "From: Add0~54\|cin  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|datac  to: Add0~54\|datab " "From: Add0~54\|datac  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|cin  to: Add0~58\|datac " "From: Add0~58\|cin  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|dataa  to: Add0~58\|datac " "From: Add0~58\|dataa  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|cin  to: Add0~62\|datad " "From: Add0~62\|cin  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|dataa  to: Add0~62\|datad " "From: Add0~62\|dataa  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|cin  to: Add0~66\|datac " "From: Add0~66\|cin  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|dataa  to: Add0~66\|datac " "From: Add0~66\|dataa  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~6\|datad  to: Add0~6\|datac " "From: Add0~6\|datad  to: Add0~6\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|cin  to: Add0~70\|datac " "From: Add0~70\|cin  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|dataa  to: Add0~70\|datac " "From: Add0~70\|dataa  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|cin  to: Add0~74\|datac " "From: Add0~74\|cin  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|dataa  to: Add0~74\|datac " "From: Add0~74\|dataa  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|cin  to: Add0~78\|datac " "From: Add0~78\|cin  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|dataa  to: Add0~78\|datac " "From: Add0~78\|dataa  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|cin  to: Add0~82\|datac " "From: Add0~82\|cin  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|dataa  to: Add0~82\|datac " "From: Add0~82\|dataa  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|cin  to: Add0~86\|datac " "From: Add0~86\|cin  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|dataa  to: Add0~86\|datac " "From: Add0~86\|dataa  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|cin  to: Add0~90\|datac " "From: Add0~90\|cin  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|dataa  to: Add0~90\|datac " "From: Add0~90\|dataa  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|cin  to: Add0~94\|datab " "From: Add0~94\|cin  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|dataa  to: Add0~94\|datab " "From: Add0~94\|dataa  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|cin  to: Add0~98\|datac " "From: Add0~98\|cin  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|dataa  to: Add0~98\|datac " "From: Add0~98\|dataa  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout " "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504016931 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668504016931 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668504016934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668504016935 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668504016937 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668504016956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668504017066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668504017066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.177 " "Worst-case setup slack is -44.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.177            -524.714 rst  " "  -44.177            -524.714 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504017072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -43.913 " "Worst-case hold slack is -43.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.913            -523.963 rst  " "  -43.913            -523.963 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504017082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.008 " "Worst-case recovery slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 rst  " "    0.008               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504017091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -44.971 " "Worst-case removal slack is -44.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.971            -538.466 rst  " "  -44.971            -538.466 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504017101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -42.158 " "Worst-case minimum pulse width slack is -42.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.158          -17353.579 rst  " "  -42.158          -17353.579 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504017106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504017106 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668504017116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668504017198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668504018343 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|cin  to: Add0~102\|datac " "From: Add0~102\|cin  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|dataa  to: Add0~102\|datac " "From: Add0~102\|dataa  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|cin  to: Add0~106\|datac " "From: Add0~106\|cin  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|dataa  to: Add0~106\|datac " "From: Add0~106\|dataa  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: sumout " "Cell: Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|cin  to: Add0~110\|datad " "From: Add0~110\|cin  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|dataa  to: Add0~110\|datad " "From: Add0~110\|dataa  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|cin  to: Add0~114\|datab " "From: Add0~114\|cin  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|dataa  to: Add0~114\|datab " "From: Add0~114\|dataa  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|cin  to: Add0~118\|dataf " "From: Add0~118\|cin  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|dataa  to: Add0~118\|dataf " "From: Add0~118\|dataa  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|cin  to: Add0~122\|datac " "From: Add0~122\|cin  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|dataa  to: Add0~122\|datac " "From: Add0~122\|dataa  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|cin  to: Add0~14\|datac " "From: Add0~14\|cin  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|dataa  to: Add0~14\|datac " "From: Add0~14\|dataa  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|cin  to: Add0~18\|datac " "From: Add0~18\|cin  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|dataa  to: Add0~18\|datac " "From: Add0~18\|dataa  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|cin  to: Add0~22\|datac " "From: Add0~22\|cin  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|dataa  to: Add0~22\|datac " "From: Add0~22\|dataa  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|cin  to: Add0~26\|datad " "From: Add0~26\|cin  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|dataa  to: Add0~26\|datad " "From: Add0~26\|dataa  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|cin  to: Add0~2\|datad " "From: Add0~2\|cin  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataa  to: Add0~2\|datad " "From: Add0~2\|dataa  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|cin  to: Add0~30\|datad " "From: Add0~30\|cin  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|dataa  to: Add0~30\|datad " "From: Add0~30\|dataa  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|cin  to: Add0~34\|datac " "From: Add0~34\|cin  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|dataa  to: Add0~34\|datac " "From: Add0~34\|dataa  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|cin  to: Add0~38\|datad " "From: Add0~38\|cin  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|datac  to: Add0~38\|datad " "From: Add0~38\|datac  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|cin  to: Add0~42\|datad " "From: Add0~42\|cin  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|dataa  to: Add0~42\|datad " "From: Add0~42\|dataa  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|cin  to: Add0~46\|datab " "From: Add0~46\|cin  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|datac  to: Add0~46\|datab " "From: Add0~46\|datac  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|cin  to: Add0~50\|datac " "From: Add0~50\|cin  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|dataa  to: Add0~50\|datac " "From: Add0~50\|dataa  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|cin  to: Add0~54\|datab " "From: Add0~54\|cin  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|datac  to: Add0~54\|datab " "From: Add0~54\|datac  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|cin  to: Add0~58\|datac " "From: Add0~58\|cin  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|dataa  to: Add0~58\|datac " "From: Add0~58\|dataa  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|cin  to: Add0~62\|datad " "From: Add0~62\|cin  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|dataa  to: Add0~62\|datad " "From: Add0~62\|dataa  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|cin  to: Add0~66\|datac " "From: Add0~66\|cin  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|dataa  to: Add0~66\|datac " "From: Add0~66\|dataa  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~6\|datad  to: Add0~6\|datac " "From: Add0~6\|datad  to: Add0~6\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|cin  to: Add0~70\|datac " "From: Add0~70\|cin  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|dataa  to: Add0~70\|datac " "From: Add0~70\|dataa  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|cin  to: Add0~74\|datac " "From: Add0~74\|cin  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|dataa  to: Add0~74\|datac " "From: Add0~74\|dataa  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|cin  to: Add0~78\|datac " "From: Add0~78\|cin  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|dataa  to: Add0~78\|datac " "From: Add0~78\|dataa  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|cin  to: Add0~82\|datac " "From: Add0~82\|cin  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|dataa  to: Add0~82\|datac " "From: Add0~82\|dataa  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|cin  to: Add0~86\|datac " "From: Add0~86\|cin  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|dataa  to: Add0~86\|datac " "From: Add0~86\|dataa  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|cin  to: Add0~90\|datac " "From: Add0~90\|cin  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|dataa  to: Add0~90\|datac " "From: Add0~90\|dataa  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|cin  to: Add0~94\|datab " "From: Add0~94\|cin  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|dataa  to: Add0~94\|datab " "From: Add0~94\|dataa  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|cin  to: Add0~98\|datac " "From: Add0~98\|cin  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|dataa  to: Add0~98\|datac " "From: Add0~98\|dataa  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout " "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504018490 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668504018490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668504018492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668504018498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668504018498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.401 " "Worst-case setup slack is -47.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.401            -562.515 rst  " "  -47.401            -562.515 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504018500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -47.044 " "Worst-case hold slack is -47.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.044            -561.521 rst  " "  -47.044            -561.521 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504018504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.003 " "Worst-case recovery slack is 0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 rst  " "    0.003               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504018507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -48.113 " "Worst-case removal slack is -48.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.113            -575.530 rst  " "  -48.113            -575.530 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504018510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -45.391 " "Worst-case minimum pulse width slack is -45.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.391          -18589.339 rst  " "  -45.391          -18589.339 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504018512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504018512 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668504018516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668504018919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668504019659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|cin  to: Add0~102\|datac " "From: Add0~102\|cin  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|dataa  to: Add0~102\|datac " "From: Add0~102\|dataa  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|cin  to: Add0~106\|datac " "From: Add0~106\|cin  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|dataa  to: Add0~106\|datac " "From: Add0~106\|dataa  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: sumout " "Cell: Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|cin  to: Add0~110\|datad " "From: Add0~110\|cin  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|dataa  to: Add0~110\|datad " "From: Add0~110\|dataa  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|cin  to: Add0~114\|datab " "From: Add0~114\|cin  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|dataa  to: Add0~114\|datab " "From: Add0~114\|dataa  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|cin  to: Add0~118\|dataf " "From: Add0~118\|cin  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|dataa  to: Add0~118\|dataf " "From: Add0~118\|dataa  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|cin  to: Add0~122\|datac " "From: Add0~122\|cin  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|dataa  to: Add0~122\|datac " "From: Add0~122\|dataa  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|cin  to: Add0~14\|datac " "From: Add0~14\|cin  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|dataa  to: Add0~14\|datac " "From: Add0~14\|dataa  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|cin  to: Add0~18\|datac " "From: Add0~18\|cin  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|dataa  to: Add0~18\|datac " "From: Add0~18\|dataa  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|cin  to: Add0~22\|datac " "From: Add0~22\|cin  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|dataa  to: Add0~22\|datac " "From: Add0~22\|dataa  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|cin  to: Add0~26\|datad " "From: Add0~26\|cin  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|dataa  to: Add0~26\|datad " "From: Add0~26\|dataa  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|cin  to: Add0~2\|datad " "From: Add0~2\|cin  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataa  to: Add0~2\|datad " "From: Add0~2\|dataa  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|cin  to: Add0~30\|datad " "From: Add0~30\|cin  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|dataa  to: Add0~30\|datad " "From: Add0~30\|dataa  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|cin  to: Add0~34\|datac " "From: Add0~34\|cin  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|dataa  to: Add0~34\|datac " "From: Add0~34\|dataa  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|cin  to: Add0~38\|datad " "From: Add0~38\|cin  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|datac  to: Add0~38\|datad " "From: Add0~38\|datac  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|cin  to: Add0~42\|datad " "From: Add0~42\|cin  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|dataa  to: Add0~42\|datad " "From: Add0~42\|dataa  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|cin  to: Add0~46\|datab " "From: Add0~46\|cin  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|datac  to: Add0~46\|datab " "From: Add0~46\|datac  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|cin  to: Add0~50\|datac " "From: Add0~50\|cin  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|dataa  to: Add0~50\|datac " "From: Add0~50\|dataa  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|cin  to: Add0~54\|datab " "From: Add0~54\|cin  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|datac  to: Add0~54\|datab " "From: Add0~54\|datac  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|cin  to: Add0~58\|datac " "From: Add0~58\|cin  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|dataa  to: Add0~58\|datac " "From: Add0~58\|dataa  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|cin  to: Add0~62\|datad " "From: Add0~62\|cin  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|dataa  to: Add0~62\|datad " "From: Add0~62\|dataa  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|cin  to: Add0~66\|datac " "From: Add0~66\|cin  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|dataa  to: Add0~66\|datac " "From: Add0~66\|dataa  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~6\|datad  to: Add0~6\|datac " "From: Add0~6\|datad  to: Add0~6\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|cin  to: Add0~70\|datac " "From: Add0~70\|cin  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|dataa  to: Add0~70\|datac " "From: Add0~70\|dataa  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|cin  to: Add0~74\|datac " "From: Add0~74\|cin  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|dataa  to: Add0~74\|datac " "From: Add0~74\|dataa  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|cin  to: Add0~78\|datac " "From: Add0~78\|cin  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|dataa  to: Add0~78\|datac " "From: Add0~78\|dataa  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|cin  to: Add0~82\|datac " "From: Add0~82\|cin  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|dataa  to: Add0~82\|datac " "From: Add0~82\|dataa  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|cin  to: Add0~86\|datac " "From: Add0~86\|cin  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|dataa  to: Add0~86\|datac " "From: Add0~86\|dataa  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|cin  to: Add0~90\|datac " "From: Add0~90\|cin  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|dataa  to: Add0~90\|datac " "From: Add0~90\|dataa  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|cin  to: Add0~94\|datab " "From: Add0~94\|cin  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|dataa  to: Add0~94\|datab " "From: Add0~94\|dataa  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|cin  to: Add0~98\|datac " "From: Add0~98\|cin  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|dataa  to: Add0~98\|datac " "From: Add0~98\|dataa  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout " "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504019751 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668504019751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668504019753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668504019756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668504019756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.908 " "Worst-case setup slack is -24.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.908            -259.803 rst  " "  -24.908            -259.803 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504019759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -18.578 " "Worst-case hold slack is -18.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.578            -221.778 rst  " "  -18.578            -221.778 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504019765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.102 " "Worst-case recovery slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 rst  " "   -0.102              -0.102 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504019771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -19.113 " "Worst-case removal slack is -19.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.113            -228.480 rst  " "  -19.113            -228.480 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504019780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -17.449 " "Worst-case minimum pulse width slack is -17.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.449           -7150.866 rst  " "  -17.449           -7150.866 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504019783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504019783 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668504019789 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|cin  to: Add0~102\|datac " "From: Add0~102\|cin  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~102\|dataa  to: Add0~102\|datac " "From: Add0~102\|dataa  to: Add0~102\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|cin  to: Add0~106\|datac " "From: Add0~106\|cin  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~106\|dataa  to: Add0~106\|datac " "From: Add0~106\|dataa  to: Add0~106\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: sumout " "Cell: Add0~10  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|cin  to: Add0~110\|datad " "From: Add0~110\|cin  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~110\|dataa  to: Add0~110\|datad " "From: Add0~110\|dataa  to: Add0~110\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|cin  to: Add0~114\|datab " "From: Add0~114\|cin  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~114\|dataa  to: Add0~114\|datab " "From: Add0~114\|dataa  to: Add0~114\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|cin  to: Add0~118\|dataf " "From: Add0~118\|cin  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~118\|dataa  to: Add0~118\|dataf " "From: Add0~118\|dataa  to: Add0~118\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|cin  to: Add0~122\|datac " "From: Add0~122\|cin  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~122\|dataa  to: Add0~122\|datac " "From: Add0~122\|dataa  to: Add0~122\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|cin  to: Add0~14\|datac " "From: Add0~14\|cin  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~14\|dataa  to: Add0~14\|datac " "From: Add0~14\|dataa  to: Add0~14\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|cin  to: Add0~18\|datac " "From: Add0~18\|cin  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~18\|dataa  to: Add0~18\|datac " "From: Add0~18\|dataa  to: Add0~18\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|cin  to: Add0~22\|datac " "From: Add0~22\|cin  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~22\|dataa  to: Add0~22\|datac " "From: Add0~22\|dataa  to: Add0~22\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|cin  to: Add0~26\|datad " "From: Add0~26\|cin  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~26\|dataa  to: Add0~26\|datad " "From: Add0~26\|dataa  to: Add0~26\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|cin  to: Add0~2\|datad " "From: Add0~2\|cin  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~2\|dataa  to: Add0~2\|datad " "From: Add0~2\|dataa  to: Add0~2\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|cin  to: Add0~30\|datad " "From: Add0~30\|cin  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~30\|dataa  to: Add0~30\|datad " "From: Add0~30\|dataa  to: Add0~30\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|cin  to: Add0~34\|datac " "From: Add0~34\|cin  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~34\|dataa  to: Add0~34\|datac " "From: Add0~34\|dataa  to: Add0~34\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|cin  to: Add0~38\|datad " "From: Add0~38\|cin  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~38\|datac  to: Add0~38\|datad " "From: Add0~38\|datac  to: Add0~38\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|cin  to: Add0~42\|datad " "From: Add0~42\|cin  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~42\|dataa  to: Add0~42\|datad " "From: Add0~42\|dataa  to: Add0~42\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|cin  to: Add0~46\|datab " "From: Add0~46\|cin  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~46\|datac  to: Add0~46\|datab " "From: Add0~46\|datac  to: Add0~46\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|cin  to: Add0~50\|datac " "From: Add0~50\|cin  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~50\|dataa  to: Add0~50\|datac " "From: Add0~50\|dataa  to: Add0~50\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|cin  to: Add0~54\|datab " "From: Add0~54\|cin  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~54\|datac  to: Add0~54\|datab " "From: Add0~54\|datac  to: Add0~54\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|cin  to: Add0~58\|datac " "From: Add0~58\|cin  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~58\|dataa  to: Add0~58\|datac " "From: Add0~58\|dataa  to: Add0~58\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|cin  to: Add0~62\|datad " "From: Add0~62\|cin  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~62\|dataa  to: Add0~62\|datad " "From: Add0~62\|dataa  to: Add0~62\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|cin  to: Add0~66\|datac " "From: Add0~66\|cin  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~66\|dataa  to: Add0~66\|datac " "From: Add0~66\|dataa  to: Add0~66\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~6\|datad  to: Add0~6\|datac " "From: Add0~6\|datad  to: Add0~6\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|cin  to: Add0~70\|datac " "From: Add0~70\|cin  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~70\|dataa  to: Add0~70\|datac " "From: Add0~70\|dataa  to: Add0~70\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|cin  to: Add0~74\|datac " "From: Add0~74\|cin  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~74\|dataa  to: Add0~74\|datac " "From: Add0~74\|dataa  to: Add0~74\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|cin  to: Add0~78\|datac " "From: Add0~78\|cin  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~78\|dataa  to: Add0~78\|datac " "From: Add0~78\|dataa  to: Add0~78\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|cin  to: Add0~82\|datac " "From: Add0~82\|cin  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~82\|dataa  to: Add0~82\|datac " "From: Add0~82\|dataa  to: Add0~82\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|cin  to: Add0~86\|datac " "From: Add0~86\|cin  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~86\|dataa  to: Add0~86\|datac " "From: Add0~86\|dataa  to: Add0~86\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|cin  to: Add0~90\|datac " "From: Add0~90\|cin  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~90\|dataa  to: Add0~90\|datac " "From: Add0~90\|dataa  to: Add0~90\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|cin  to: Add0~94\|datab " "From: Add0~94\|cin  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~94\|dataa  to: Add0~94\|datab " "From: Add0~94\|dataa  to: Add0~94\|datab" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|cin  to: Add0~98\|datac " "From: Add0~98\|cin  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~98\|dataa  to: Add0~98\|datac " "From: Add0~98\|dataa  to: Add0~98\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout " "From: row_count\[31\]~32\|datad  to: Add0~10\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668504020018 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668504020018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668504020020 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668504020021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668504020021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.778 " "Worst-case setup slack is -21.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.778            -238.033 rst  " "  -21.778            -238.033 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504020026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -18.059 " "Worst-case hold slack is -18.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.059            -215.573 rst  " "  -18.059            -215.573 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504020029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.115 " "Worst-case recovery slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.136 rst  " "   -0.115              -0.136 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504020034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -18.529 " "Worst-case removal slack is -18.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.529            -221.650 rst  " "  -18.529            -221.650 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504020037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -16.990 " "Worst-case minimum pulse width slack is -16.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.990           -6890.894 rst  " "  -16.990           -6890.894 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668504020041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668504020041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668504021797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668504021797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 105 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668504021910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 17:20:21 2022 " "Processing ended: Tue Nov 15 17:20:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668504021910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668504021910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668504021910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668504021910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1668504023257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668504023258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 17:20:23 2022 " "Processing started: Tue Nov 15 17:20:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668504023258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668504023258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off aaa -c aaa " "Command: quartus_eda --read_settings_files=off --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668504023258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668504024454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aaa.vo C:/system/simulation/modelsim/ simulation " "Generated file aaa.vo in folder \"C:/system/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668504024540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668504024585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 17:20:24 2022 " "Processing ended: Tue Nov 15 17:20:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668504024585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668504024585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668504024585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668504024585 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 247 s " "Quartus Prime Full Compilation was successful. 0 errors, 247 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668504025384 ""}
