INFO:encore:314 - Created non-GUI application for batch mode execution.
WARNING:coreutil:590 - Edif Implementation Files option is not available
   anymore, and has been set to Ngc implementation files.
INFO:sim:172 - Generating IP...
Resolving generics for 'fifo_generator_artix7_8_4_7e759ea27ee414be'...
Applying external generics to 'fifo_generator_artix7_8_4_7e759ea27ee414be'...
Delivering associated files for 'fifo_generator_artix7_8_4_7e759ea27ee414be'...
WARNING:sim - Can't find 'VHDL_and_Verilog' synthesis view; using general
   synthesis view
Delivering EJava files for 'fifo_generator_artix7_8_4_7e759ea27ee414be'...
Generating implementation netlist for
'fifo_generator_artix7_8_4_7e759ea27ee414be'...
INFO:sim - Pre-processing HDL files for
   'fifo_generator_artix7_8_4_7e759ea27ee414be'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_generator_artix7_8_4_7e759ea27ee414be'
Running ngcbuild...
Writing VHO instantiation template for
'fifo_generator_artix7_8_4_7e759ea27ee414be'...
Writing VEO instantiation template for
'fifo_generator_artix7_8_4_7e759ea27ee414be'...
Writing VHDL behavioral simulation model for
'fifo_generator_artix7_8_4_7e759ea27ee414be'...
Writing Verilog behavioral simulation model for
'fifo_generator_artix7_8_4_7e759ea27ee414be'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
