synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec  2 15:28:06 2023


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f Test_Proj_impl_1_lattice.synproj -gui -msgset Z:/ES4-Final/Test_Proj/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = master.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = Test_Proj_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/ES4-Final/Test_Proj (searchpath added)
-path Z:/ES4-Final/Test_Proj/impl_1 (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/clock.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/master.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/nes_controller.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/piece.vhd
VHDL library = work
VHDL design file = Z:/ES4-Final/Test_Proj/source/impl_1/vga.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/clock.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/clock.vhd

INFO <35921012> - synthesis: z:/es4-final/test_proj/source/impl_1/clock.vhd(5): analyzing entity clock. VHDL-1012
INFO <35921010> - synthesis: z:/es4-final/test_proj/source/impl_1/clock.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/master.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/master.vhd

INFO <35921012> - synthesis: z:/es4-final/test_proj/source/impl_1/master.vhd(5): analyzing entity master. VHDL-1012
INFO <35921010> - synthesis: z:/es4-final/test_proj/source/impl_1/master.vhd(20): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/nes_controller.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/nes_controller.vhd

INFO <35921012> - synthesis: z:/es4-final/test_proj/source/impl_1/nes_controller.vhd(5): analyzing entity nes_controller. VHDL-1012
INFO <35921010> - synthesis: z:/es4-final/test_proj/source/impl_1/nes_controller.vhd(25): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd

INFO <35921012> - synthesis: z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - synthesis: z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/piece.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/piece.vhd

INFO <35921012> - synthesis: z:/es4-final/test_proj/source/impl_1/piece.vhd(5): analyzing entity piece. VHDL-1012
INFO <35921010> - synthesis: z:/es4-final/test_proj/source/impl_1/piece.vhd(15): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4-final/test_proj/source/impl_1/vga.vhd

INFO <35921012> - synthesis: z:/es4-final/test_proj/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - synthesis: z:/es4-final/test_proj/source/impl_1/vga.vhd(16): analyzing architecture synth. VHDL-1010
INFO <35921504> - synthesis: The default VHDL library search path is now "Z:/ES4-Final/Test_Proj/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): master
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - synthesis: Initial value found on net next_col[9] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[8] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_col[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[9] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[8] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net next_row[0] will be ignored due to unrecognized driver type
CRITICAL <35001747> - synthesis: Bit 15 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 14 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 13 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 12 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 11 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 10 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 9 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 8 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register board[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register board[1] is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 0 of Register board[1] is stuck at One
WARNING <35931002> - synthesis: z:/es4-final/test_proj/source/impl_1/pattern_gen.vhd(31): net board[9][0] does not have a driver. VDB-1002
WARNING <35931002> - synthesis: z:/es4-final/test_proj/source/impl_1/nes_controller.vhd(27): net shift_reg[7] does not have a driver. VDB-1002
CRITICAL <35002028> - synthesis: I/O Port test_input 's net has no driver and is unused.
CRITICAL <35002028> - synthesis: I/O Port test_output 's net has no driver and is unused.
######## Missing driver on net \my_pattern_gen/board[9][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[8][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[7][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[6][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[5][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[4][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[3][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[2][0]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][15]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][14]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][13]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][12]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][11]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][10]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][9]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][8]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][7]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][6]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][5]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][4]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][3]. Patching with GND.
######## Missing driver on net \my_pattern_gen/board[0][2]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[7]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[6]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[5]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[4]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[3]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[2]. Patching with GND.
######## Missing driver on net \my_nes_controller/shift_reg[1]. Patching with GND.



Removed duplicate sequential element \my_pattern_gen/board[7][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[6][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[5][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[4][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[3][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[2][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

Removed duplicate sequential element \my_pattern_gen/board[9][15:1](15 bit), because it is equivalent to \my_pattern_gen/board[8][15:1]

CRITICAL <35001747> - synthesis: Bit 15 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 14 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 13 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 12 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 11 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 10 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 9 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 8 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register \my_pattern_gen/board[8][15:1] is stuck at Zero
CRITICAL <35001748> - synthesis: Bit 1 of Register \my_pattern_gen/board[0][1:0] is stuck at One
CRITICAL <35001748> - synthesis: Bit 0 of Register \my_pattern_gen/board[0][1:0] is stuck at One
CRITICAL <35002028> - synthesis: I/O Port test_input 's net has no driver and is unused.
CRITICAL <35002028> - synthesis: I/O Port test_output 's net has no driver and is unused.
CRITICAL <35002028> - synthesis: I/O Port ctrlr_data 's net has no driver and is unused.

################### Begin Area Report (master)######################
Number of register bits => 53 of 5280 (1 % )
CCU2 => 25
FD1P3XZ => 53
IB => 2
LUT4 => 64
OB => 12
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 2

################### Begin BlackBox Report ######################
pll_component => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clock_device/game_clock, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : outglobal_o, loads : 49
  Net : my_vga/col_0__N_50, loads : 21
  Net : my_vga/row[4], loads : 10
  Net : my_vga/row_0__N_30, loads : 10
  Net : my_vga/col[6], loads : 9
  Net : my_vga/col[7], loads : 8
  Net : my_pattern_gen/top_left_row[0], loads : 8
  Net : my_vga/col[8], loads : 7
  Net : my_vga/col[5], loads : 7
  Net : my_pattern_gen/top_left_row[1], loads : 7
################### End Clock Report ##################

Peak Memory Usage: 131 MB

--------------------------------------------------------------
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
--------------------------------------------------------------
