#ifndef __MACH_MOTHERBOARD_H
#define __MACH_MOTHERBOARD_H

/*
 * NVT DTV SOC CORE JUMP DDRESS ; base on 0xFD020000
 */
#define NVTCORE0_JUMP_OFFSET     (0x0124)
#define NVTCORE1_JUMP_OFFSET     (0x0128)
#define NVTCORE2_JUMP_OFFSET     (0x012C)
#define NVTCORE3_JUMP_OFFSET     (0x0130)

/*
 * for suspend/resume
 */
#define NT72XXX_IMVQ_REMAP_BASE		0xfd0d0c04
#define NT72XXX_IMVQ_REMAP_BASE_LOW	(NT72XXX_IMVQ_REMAP_BASE & 0x0000ffff)
#define NT72XXX_IMVQ_REMAP_BASE_HIGH	\
	((NT72XXX_IMVQ_REMAP_BASE & 0xffff0000)>>16)
#if defined(CONFIG_ARCH_NVT72172) || defined(CONFIG_ARCH_NVT72673)
#define NT72XXX_IMVQ_SRAM_BASE		0xfc310000
#else
#define NT72XXX_IMVQ_SRAM_BASE		0xfc130000
#endif
#define NT72XXX_IMVQ_SRAM_BASE_LOW	\
	(NT72XXX_IMVQ_SRAM_BASE & 0x0000ffff)
#define NT72XXX_IMVQ_SRAM_BASE_HIGH	\
	((NT72XXX_IMVQ_SRAM_BASE & 0xffff0000)>>16)

/*
 * STBC registers
 */
#define NT72XXX_STBC_BASE			(0xfc040000)
#define NT72XXX_STBC_CMD			(0x0000)
#define NT72XXX_STBC_ACK			(0x0004)
#define NT72XXX_STBC_IRQ			(0x0008)
#define NT72XXX_STBC_KEY			(0x0204)
#define NT72XXX_STBC_KEY_CHECK		(0x0208)
#define NT72XXX_STBC_BANK			(0x0210)
#define S_NT72XXX_STBC_BANK_BYTE4	(24)
#define M_NT72XXX_STBC_BANK_BYTE4	(0xff << S_NT72XXX_STBC_BANK_BYTE4)

/*
 * STBC commands
 */
#define NT72XXX_IPC_KEY_PASS_0		0x72682
#define NT72XXX_IPC_KEY_PASS_1		0x28627
#define NT72XXX_IPC_KEY_PASS_2		0x1
#define NT72XXX_AUTO_POWERON_SECONDS	10
#define NT72XXX_IPC_AUTO_POWERON_REQ	\
	(0xc6010000 + (NT72XXX_AUTO_POWERON_SECONDS & 0x0000ffff))
#define NT72XXX_IPC_AUTO_POWERON_RES	0xf1c60000
#define NT72XXX_IPC_SLEEP_REQ		0x25000000

#define MICOM_REQ_SLEEP			0x25

#define NT72XXX_UARTx_RBR		0x00
#define NT72XXX_UARTx_DLAB0		0x00
#define NT72XXX_UARTx_DLAB1		0x04
#define NT72XXX_UARTx_FCR		0x08
#define NT72XXX_UARTx_LCR		0x0C
#define NT72XXX_UARTx_LSR		0x14
#define NT72XXX_UART_LSR_TXEMPTY	0x40
#define NT72XXX_UART_LSR_THREMPTY	0x20
#define NT72XXX_UART_LSR_DATAREADY	0x01
#define NT72XXX_STBCUART_BASE		0xfd092000
#define NT72XXX_STBCUART_BASE_LOW	(NT72XXX_STBCUART_BASE & 0x0000ffff)
#define NT72XXX_STBCUART_BASE_HIGH	\
	((NT72XXX_STBCUART_BASE & 0xffff0000)>>16)
#define NT72XXX_UART1_BASE		0xfd091000
#define NT72XXX_UART1_BASE_LOW	(NT72XXX_UART1_BASE & 0x0000ffff)
#define NT72XXX_UART1_BASE_HIGH	((NT72XXX_UART1_BASE & 0xffff0000)>>16)

#define NT72XXX_MAU0_STATUS		0xfd010040
#define NT72XXX_MAU0_STATUS_LOW	(NT72XXX_MAU0_STATUS & 0x0000ffff)
#define NT72XXX_MAU0_STATUS_HIGH	((NT72XXX_MAU0_STATUS & 0xffff0000)>>16)
#define NT72XXX_MAU1_STATUS		0xfd0e0040
#define NT72XXX_MAU1_STATUS_LOW	(NT72XXX_MAU1_STATUS & 0x0000ffff)
#define NT72XXX_MAU1_STATUS_HIGH	((NT72XXX_MAU1_STATUS & 0xffff0000)>>16)

#endif
