{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669695913388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669695913395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 01:25:13 2022 " "Processing started: Tue Nov 29 01:25:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669695913395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695913395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fuzzy_1 -c Fuzzy_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695913395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669695913913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669695913913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_estados " "Found entity 1: maquina_estados" {  } { { "maquina_estados.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/maquina_estados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzy_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzy_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_1_tb " "Found entity 1: Fuzzy_1_tb" {  } { { "Fuzzy_1_tb.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_fuzzificador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bloco_fuzzificador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_fuzzificador_TB " "Found entity 1: bloco_fuzzificador_TB" {  } { { "bloco_fuzzificador_TB.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_fuzzificador.v 1 1 " "Found 1 design units, including 1 entities, in source file bloco_fuzzificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_fuzzificador " "Found entity 1: bloco_fuzzificador" {  } { { "bloco_fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzy_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzy_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_1 " "Found entity 1: Fuzzy_1" {  } { { "Fuzzy_1.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffds.v 1 1 " "Found 1 design units, including 1 entities, in source file ffds.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffds " "Found entity 1: ffds" {  } { { "ffds.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_controle_regras " "Found entity 1: Unidade_controle_regras" {  } { { "Unidade_controle_regras.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_controle_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_x_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_x_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_X_pos " "Found entity 1: soma_X_pos" {  } { { "soma_X_pos.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/soma_X_pos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_total.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_total.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_total " "Found entity 1: soma_total" {  } { { "soma_total.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/soma_total.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.v 1 1 " "Found 1 design units, including 1 entities, in source file soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4canais_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4canais_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4CANAIS_4b " "Found entity 1: mux_4CANAIS_4b" {  } { { "mux_4CANAIS_4b.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/mux_4CANAIS_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4b_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4b_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4b_U_reg " "Found entity 1: mux4b_U_reg" {  } { { "mux4b_U_reg.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/mux4b_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_defuzzy.v 1 1 " "Found 1 design units, including 1 entities, in source file tr_defuzzy.v" { { "Info" "ISGN_ENTITY_NAME" "1 TR_defuzzy " "Found entity 1: TR_defuzzy" {  } { { "TR_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_saida " "Found entity 1: Registrador_saida" {  } { { "Registrador_saida.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_regras.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_regras.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_regras " "Found entity 1: Unidade_regras" {  } { { "Unidade_regras.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923381 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux8b_U_reg.v " "Can't analyze file -- file mux8b_U_reg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669695923386 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_8CANAIS_8b.v " "Can't analyze file -- file mux_8CANAIS_8b.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669695923391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 inferencia " "Found entity 1: inferencia" {  } { { "inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuzzificador.v 1 1 " "Found 1 design units, including 1 entities, in source file fuzzificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 fuzzificador " "Found entity 1: fuzzificador" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_u_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_u_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_U_reg " "Found entity 1: compara_U_reg" {  } { { "compara_U_reg.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/compara_U_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_maximo.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_maximo.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_Maximo " "Found entity 1: compara_Maximo" {  } { { "compara_Maximo.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/compara_Maximo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador_inferencia.v(20) " "Verilog HDL warning at codificador_inferencia.v(20): extended using \"x\" or \"z\"" {  } { { "codificador_inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador_inferencia.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669695923417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador_inferencia.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador_inferencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador_inferencia " "Found entity 1: codificador_inferencia" {  } { { "codificador_inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador_inferencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923419 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "codificador.v(17) " "Verilog HDL warning at codificador.v(17): extended using \"x\" or \"z\"" {  } { { "codificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669695923422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador.v 1 1 " "Found 1 design units, including 1 entities, in source file codificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_defuzzy.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd_defuzzy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_defuzzy " "Found entity 1: ffd_defuzzy" {  } { { "ffd_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffd_defuzzy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695923431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695923431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fuzzy_1 " "Elaborating entity \"Fuzzy_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669695923700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_fuzzificador bloco_fuzzificador:U1 " "Elaborating entity \"bloco_fuzzificador\" for hierarchy \"bloco_fuzzificador:U1\"" {  } { { "Fuzzy_1.v" "U1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffds bloco_fuzzificador:U1\|ffds:ENTRADA01 " "Elaborating entity \"ffds\" for hierarchy \"bloco_fuzzificador:U1\|ffds:ENTRADA01\"" {  } { { "bloco_fuzzificador.v" "ENTRADA01" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador bloco_fuzzificador:U1\|fuzzificador:in1 " "Elaborating entity \"fuzzificador\" for hierarchy \"bloco_fuzzificador:U1\|fuzzificador:in1\"" {  } { { "bloco_fuzzificador.v" "in1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(23) " "Verilog HDL assignment warning at fuzzificador.v(23): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(27) " "Verilog HDL assignment warning at fuzzificador.v(27): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(34) " "Verilog HDL assignment warning at fuzzificador.v(34): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(38) " "Verilog HDL assignment warning at fuzzificador.v(38): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(45) " "Verilog HDL assignment warning at fuzzificador.v(45): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(49) " "Verilog HDL assignment warning at fuzzificador.v(49): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(56) " "Verilog HDL assignment warning at fuzzificador.v(56): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(60) " "Verilog HDL assignment warning at fuzzificador.v(60): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923712 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(67) " "Verilog HDL assignment warning at fuzzificador.v(67): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923713 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(71) " "Verilog HDL assignment warning at fuzzificador.v(71): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923713 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(79) " "Verilog HDL assignment warning at fuzzificador.v(79): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923713 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(83) " "Verilog HDL assignment warning at fuzzificador.v(83): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923713 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzzificador bloco_fuzzificador:U1\|fuzzificador:in2 " "Elaborating entity \"fuzzificador\" for hierarchy \"bloco_fuzzificador:U1\|fuzzificador:in2\"" {  } { { "bloco_fuzzificador.v" "in2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/bloco_fuzzificador.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(23) " "Verilog HDL assignment warning at fuzzificador.v(23): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(27) " "Verilog HDL assignment warning at fuzzificador.v(27): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(34) " "Verilog HDL assignment warning at fuzzificador.v(34): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(38) " "Verilog HDL assignment warning at fuzzificador.v(38): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(45) " "Verilog HDL assignment warning at fuzzificador.v(45): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(49) " "Verilog HDL assignment warning at fuzzificador.v(49): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(56) " "Verilog HDL assignment warning at fuzzificador.v(56): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(60) " "Verilog HDL assignment warning at fuzzificador.v(60): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(67) " "Verilog HDL assignment warning at fuzzificador.v(67): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(71) " "Verilog HDL assignment warning at fuzzificador.v(71): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(79) " "Verilog HDL assignment warning at fuzzificador.v(79): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fuzzificador.v(83) " "Verilog HDL assignment warning at fuzzificador.v(83): truncated value with size 32 to match size of target (8)" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669695923718 "|Fuzzy_1|bloco_fuzzificador:U1|fuzzificador:in2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle_regras Unidade_controle_regras:U2 " "Elaborating entity \"Unidade_controle_regras\" for hierarchy \"Unidade_controle_regras:U2\"" {  } { { "Fuzzy_1.v" "U2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_estados Unidade_controle_regras:U2\|maquina_estados:I1 " "Elaborating entity \"maquina_estados\" for hierarchy \"Unidade_controle_regras:U2\|maquina_estados:I1\"" {  } { { "Unidade_controle_regras.v" "I1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_controle_regras.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inferencia inferencia:U3 " "Elaborating entity \"inferencia\" for hierarchy \"inferencia:U3\"" {  } { { "Fuzzy_1.v" "U3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_regras inferencia:U3\|Unidade_regras:UP " "Elaborating entity \"Unidade_regras\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\"" {  } { { "inferencia.v" "UP" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4b_U_reg inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A " "Elaborating entity \"mux4b_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux4b_U_reg:A\"" {  } { { "Unidade_regras.v" "A" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923730 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux4b_U_reg.v(9) " "Verilog HDL Case Statement information at mux4b_U_reg.v(9): all case item expressions in this case statement are onehot" {  } { { "mux4b_U_reg.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/mux4b_U_reg.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669695923731 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|mux4b_U_reg:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_U_reg inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo " "Elaborating entity \"compara_U_reg\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_U_reg:minimo\"" {  } { { "Unidade_regras.v" "minimo" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_Maximo inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2 " "Elaborating entity \"compara_Maximo\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|compara_Maximo:U2\"" {  } { { "Unidade_regras.v" "U2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_saida inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3 " "Elaborating entity \"Registrador_saida\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\"" {  } { { "Unidade_regras.v" "U3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero " "Elaborating entity \"ffd\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|ffd:zero\"" {  } { { "Registrador_saida.v" "zero" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador_inferencia inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod " "Elaborating entity \"codificador_inferencia\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|Registrador_saida:U3\|codificador_inferencia:cod\"" {  } { { "Registrador_saida.v" "cod" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923747 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst codificador_inferencia.v(8) " "Verilog HDL Always Construct warning at codificador_inferencia.v(8): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "codificador_inferencia.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/codificador_inferencia.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669695923748 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4CANAIS_4b inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4 " "Elaborating entity \"mux_4CANAIS_4b\" for hierarchy \"inferencia:U3\|Unidade_regras:UP\|mux_4CANAIS_4b:U4\"" {  } { { "Unidade_regras.v" "U4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Unidade_regras.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador inferencia:U3\|codificador:Cod " "Elaborating entity \"codificador\" for hierarchy \"inferencia:U3\|codificador:Cod\"" {  } { { "inferencia.v" "Cod" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TR_defuzzy TR_defuzzy:U4 " "Elaborating entity \"TR_defuzzy\" for hierarchy \"TR_defuzzy:U4\"" {  } { { "Fuzzy_1.v" "U4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Fuzzy_1.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma TR_defuzzy:U4\|soma:s1 " "Elaborating entity \"soma\" for hierarchy \"TR_defuzzy:U4\|soma:s1\"" {  } { { "TR_defuzzy.v" "s1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_X_pos TR_defuzzy:U4\|soma_X_pos:x1 " "Elaborating entity \"soma_X_pos\" for hierarchy \"TR_defuzzy:U4\|soma_X_pos:x1\"" {  } { { "TR_defuzzy.v" "x1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_total TR_defuzzy:U4\|soma_total:x2 " "Elaborating entity \"soma_total\" for hierarchy \"TR_defuzzy:U4\|soma_total:x2\"" {  } { { "TR_defuzzy.v" "x2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_defuzzy TR_defuzzy:U4\|ffd_defuzzy:ff1 " "Elaborating entity \"ffd_defuzzy\" for hierarchy \"TR_defuzzy:U4\|ffd_defuzzy:ff1\"" {  } { { "TR_defuzzy.v" "ff1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695923781 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 cod 7 3 " "Port \"ordered port 0\" on the entity instantiation of \"cod\" is connected to a signal of width 7. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "Registrador_saida.v" "cod" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/Registrador_saida.v" 17 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1669695923814 "|Fuzzy_1|inferencia:U3|Unidade_regras:UP|Registrador_saida:U3|codificador_inferencia:cod"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inferencia:U3\|codigo_pos_mem\[2\] " "Net \"inferencia:U3\|codigo_pos_mem\[2\]\" is missing source, defaulting to GND" {  } { { "inferencia.v" "codigo_pos_mem\[2\]" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/inferencia.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1669695923817 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1669695923817 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div6\"" {  } { { "fuzzificador.v" "Div6" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div2\"" {  } { { "fuzzificador.v" "Div2" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div3\"" {  } { { "fuzzificador.v" "Div3" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div0\"" {  } { { "fuzzificador.v" "Div0" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TR_defuzzy:U4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TR_defuzzy:U4\|Div0\"" {  } { { "TR_defuzzy.v" "Div0" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in2\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in2\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div1\"" {  } { { "fuzzificador.v" "Div1" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div4\"" {  } { { "fuzzificador.v" "Div4" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div5\"" {  } { { "fuzzificador.v" "Div5" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bloco_fuzzificador:U1\|fuzzificador:in1\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bloco_fuzzificador:U1\|fuzzificador:in1\|Div7\"" {  } { { "fuzzificador.v" "Div7" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695936824 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669695936824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695936886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695936886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695936886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695936886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695936886 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695936886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695936921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695936921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695936940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695936940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695936976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695936976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937077 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937155 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937296 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937323 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937350 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TR_defuzzy:U4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TR_defuzzy:U4\|lpm_divide:Div0\"" {  } { { "TR_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TR_defuzzy:U4\|lpm_divide:Div0 " "Instantiated megafunction \"TR_defuzzy:U4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937382 ""}  } { { "TR_defuzzy.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/TR_defuzzy.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669695937470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695937470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937496 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in2\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937583 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937641 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7\"" {  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695937704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7 " "Instantiated megafunction \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669695937704 ""}  } { { "fuzzificador.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/fuzzificador.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669695937704 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669695938473 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ffds.v" "" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/ffds.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669695938515 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669695938516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669695941652 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_8~4 " "Logic cell \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div6\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_8~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695942940 ""} { "Info" "ISCL_SCL_CELL_NAME" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12 " "Logic cell \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[2\]~12\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[2\]~12" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695942940 ""} { "Info" "ISCL_SCL_CELL_NAME" "bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14 " "Logic cell \"bloco_fuzzificador:U1\|fuzzificador:in1\|lpm_divide:Div2\|lpm_divide_3jm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\|add_sub_18_result_int\[1\]~14\"" {  } { { "db/alt_u_div_a7f.tdf" "add_sub_18_result_int\[1\]~14" { Text "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/db/alt_u_div_a7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669695942940 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669695942940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg " "Generated suppressed messages file C:/Users/lyson/OneDrive/Documentos/GitHub/Fuzzy_Logic_2_Controller/sistema_fuzzy_2_trap/antes_dos_Filipes_Flopes/_Proc_fuzzy/output_files/Fuzzy_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695943012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669695943382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669695943382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6377 " "Implemented 6377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669695943632 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669695943632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6338 " "Implemented 6338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669695943632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669695943632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669695943654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 01:25:43 2022 " "Processing ended: Tue Nov 29 01:25:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669695943654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669695943654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669695943654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669695943654 ""}
