// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception3564[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception3604[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception13616[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<306>;
	.reg .b16 	%rs<281>;
	.reg .b32 	%r<3081>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<364>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r300, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd45, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r309, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r309, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd46, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r301, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r2, %r1, 192;
	mov.u32 	%r310, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r311, %r2, %r310;
	add.s32 	%r312, %r311, %r5;
	mul.wide.u32 	%rd53, %r312, 4;
	add.s64 	%rd6, %rd46, %rd53;
	mov.u32 	%r313, 1;
	st.global.u32 	[%rd6], %r313;
	setp.gt.u32 	%p5, %r301, 8191;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r302, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r302, %r301;
	setp.gt.s32 	%p7, %r302, 16383;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r303, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r314, %r302, %r301;
	mul.hi.s32 	%r316, %r314, 715827883;
	shr.u32 	%r317, %r316, 31;
	shr.s32 	%r318, %r316, 3;
	add.s32 	%r6, %r318, %r317;
	mul.lo.s32 	%r319, %r6, -48;
	neg.s32 	%r320, %r314;
	setp.ne.s32 	%p9, %r319, %r320;
	setp.gt.u32 	%p10, %r303, 1023;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r304, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r304, %r303;
	setp.lt.s32 	%p13, %r304, 2048;
	and.pred  	%p14, %p12, %p13;
	sub.s32 	%r321, %r304, %r303;
	setp.eq.s32 	%p15, %r321, %r6;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %L258
	ld.param.u32 	%r305, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p17, %r305, 0;
	@%p17 bra 	$L__BB0_12;
// %bb.8:                               // %L260
	ld.param.u32 	%r306, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p18, %r306, %r305;
	setp.gt.s32 	%p19, %r306, 512;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_12;
// %bb.9:                               // %L270
	ld.param.u32 	%r307, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r306, %r305;
	and.b32  	%r322, %r7, 3;
	setp.ne.s32 	%p21, %r322, 0;
	setp.lt.s32 	%p22, %r307, 0;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_12;
// %bb.10:                              // %L276
	ld.param.u32 	%r308, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p24, %r308, %r307;
	setp.gt.s32 	%p25, %r308, 4096;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_12;
// %bb.11:                              // %L286
	sub.s32 	%r323, %r308, %r307;
	and.b32  	%r324, %r323, 3;
	setp.eq.s32 	%p27, %r324, 0;
	setp.eq.s32 	%p28, %r323, %r7;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_12;
$L__BB0_171:                            // %pass162
	and.b32  	%r164, %r310, 3;
	shr.u32 	%r165, %r310, 2;
	mul.lo.s32 	%r325, %r164, %r165;
	and.b32  	%r326, %r325, 7;
	cvt.rn.f32.s32 	%f205, %r326;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p30, %f788, 0f40000000;
	setp.gtu.f32 	%p305, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p30 bra 	$L__BB0_183;
// %bb.172:
	@%p305 bra 	$L__BB0_179;
	bra.uni 	$L__BB0_173;
$L__BB0_179:
	mov.b32 	%r167, %f788;
	and.b32  	%r327, %r167, 8388607;
	or.b32  	%r3076, %r327, 1065353216;
	mov.b32 	%f783, %r3076;
	add.s32 	%r328, %r167, -1073741824;
	and.b32  	%r3077, %r328, -8388608;
	setp.eq.s32 	%p37, %r3077, 0;
	@%p37 bra 	$L__BB0_182;
// %bb.180:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_181:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r329, %r3077, 192937984;
	add.s32 	%r330, %r3076, %r329;
	mov.b32 	%f217, %r330;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3077, %r3077, %r329;
	mov.b32 	%r3076, %f783;
	setp.ne.s32 	%p38, %r3077, 0;
	setp.ne.s32 	%p39, %r3076, 0;
	and.pred  	%p40, %p38, %p39;
	@%p40 bra 	$L__BB0_181;
$L__BB0_182:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p41, %r167, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p41;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_183;
$L__BB0_173:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r166, %f172;
	setp.lt.u32 	%p32, %r166, 1073741824;
	@%p32 bra 	$L__BB0_178;
// %bb.174:
	setp.lt.u32 	%p33, %r166, -2147483647;
	@%p33 bra 	$L__BB0_176;
// %bb.175:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p36, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p36;
	bra.uni 	$L__BB0_178;
$L__BB0_176:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p34, %f172, 0f40800000;
	@%p34 bra 	$L__BB0_178;
// %bb.177:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p35, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p35;
$L__BB0_178:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_183:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p42, %f226, 0f7F800000;
	mov.b32 	%r331, %f169;
	and.b32  	%r174, %r331, -2147483648;
	@%p42 bra 	$L__BB0_185;
// %bb.184:
	mov.b32 	%r332, %f784;
	or.b32  	%r333, %r174, %r332;
	mov.b32 	%f784, %r333;
$L__BB0_185:                            // %__nv_fmodf.exit
	shl.b32 	%r177, %r310, 1;
	and.b32  	%r178, %r177, 2;
	mul.lo.s32 	%r348, %r178, %r165;
	cvt.rn.f32.s32 	%f259, %r348;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p50, %f734, 0f40000000;
	@%p50 bra 	$L__BB0_24;
// %bb.13:
	setp.gtu.f32 	%p51, %f734, 0f4B800000;
	@%p51 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_14;
$L__BB0_20:
	mov.b32 	%r9, %f734;
	and.b32  	%r349, %r9, 8388607;
	or.b32  	%r3026, %r349, 1065353216;
	mov.b32 	%f733, %r3026;
	add.s32 	%r350, %r9, -1073741824;
	and.b32  	%r3027, %r350, -8388608;
	setp.eq.s32 	%p57, %r3027, 0;
	@%p57 bra 	$L__BB0_23;
// %bb.21:                              // %__nv_fmaf_rn.exit4.i.i.i2022.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_22:                             // %__nv_fmaf_rn.exit4.i.i.i2022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r351, %r3027, 192937984;
	add.s32 	%r352, %r3026, %r351;
	mov.b32 	%f271, %r352;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3027, %r3027, %r351;
	mov.b32 	%r3026, %f733;
	setp.ne.s32 	%p58, %r3027, 0;
	setp.ne.s32 	%p59, %r3026, 0;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB0_22;
$L__BB0_23:                             // %__internal_fmodf_slowpath_mod.exit.i.i2024
	setp.gt.u32 	%p61, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p61;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_24;
$L__BB0_14:                             // %__nv_fast_fdividef.exit.i.i.i2001
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p52, %r8, 1073741824;
	@%p52 bra 	$L__BB0_19;
// %bb.15:
	setp.lt.u32 	%p53, %r8, -2147483647;
	@%p53 bra 	$L__BB0_17;
// %bb.16:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p56, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p56;
	bra.uni 	$L__BB0_19;
$L__BB0_17:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p54, %f2, 0f40800000;
	@%p54 bra 	$L__BB0_19;
// %bb.18:                              // %__nv_fmaf_rn.exit.i.i.i2005
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p55, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p55;
$L__BB0_19:                             // %__internal_fmodf_fastpath_quot.exit.i.i2008
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_24:                             // %__internal_fmodf_kernel.exit.i2027
	or.b32  	%r179, %r178, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p62, %f280, 0f7F800000;
	@%p62 bra 	$L__BB0_26;
// %bb.25:
	mov.b32 	%r353, %f186;
	and.b32  	%r354, %r353, -2147483648;
	mov.b32 	%r355, %f734;
	or.b32  	%r356, %r354, %r355;
	mov.b32 	%f734, %r356;
$L__BB0_26:                             // %__nv_fmodf.exit2028
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p70, %r179, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p70 bra 	$L__BB0_42;
// %bb.27:                              // %L525
	mul.lo.s32 	%r365, %r179, %r165;
	mul.hi.u32 	%r366, %r365, -1431655765;
	shr.u32 	%r367, %r366, 4;
	mul.lo.s32 	%r368, %r367, 24;
	sub.s32 	%r369, %r365, %r368;
	cvt.rn.f32.s32 	%f311, %r369;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p71, %f738, 0f40000000;
	@%p71 bra 	$L__BB0_39;
// %bb.28:
	setp.gtu.f32 	%p72, %f738, 0f4B800000;
	@%p72 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r17, %f738;
	and.b32  	%r370, %r17, 8388607;
	or.b32  	%r3028, %r370, 1065353216;
	mov.b32 	%f737, %r3028;
	add.s32 	%r371, %r17, -1073741824;
	and.b32  	%r3029, %r371, -8388608;
	setp.eq.s32 	%p78, %r3029, 0;
	@%p78 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2053.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r372, %r3029, 192937984;
	add.s32 	%r373, %r3028, %r372;
	mov.b32 	%f323, %r373;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3029, %r3029, %r372;
	mov.b32 	%r3028, %f737;
	setp.ne.s32 	%p79, %r3029, 0;
	setp.ne.s32 	%p80, %r3028, 0;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2055
	setp.gt.u32 	%p82, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p82;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2032
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f21;
	setp.lt.u32 	%p73, %r16, 1073741824;
	@%p73 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p74, %r16, -2147483647;
	@%p74 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p77, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p77;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p75, %f21, 0f40800000;
	@%p75 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2036
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p76, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p76;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2039
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2058
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p83, %f332, 0f7F800000;
	@%p83 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r374, %f18;
	and.b32  	%r375, %r374, -2147483648;
	mov.b32 	%r376, %f738;
	or.b32  	%r377, %r375, %r376;
	mov.b32 	%f738, %r377;
$L__BB0_41:                             // %__nv_fmodf.exit2059
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r378, %f333;
	and.b32  	%r379, %r378, -2147483648;
	or.b32  	%r380, %r379, 1056964608;
	mov.b32 	%f334, %r380;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p84, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p84;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p85, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p85;
	cvt.rzi.s32.f32 	%r381, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r382, %r381, 1;
	setp.eq.b32 	%p86, %r382, 1;
	selp.f32 	%f352, %f350, %f351, %p86;
	selp.f32 	%f353, %f351, %f350, %p86;
	and.b32  	%r383, %r381, 2;
	setp.eq.s32 	%p87, %r383, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p87;
	add.s32 	%r384, %r381, 1;
	and.b32  	%r385, %r384, 2;
	setp.eq.s32 	%p88, %r385, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p88;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p89, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p89;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p90, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p90;
$L__BB0_42:                             // %L559
	and.b32  	%r26, %r165, 3;
	setp.eq.s32 	%p91, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p91 bra 	$L__BB0_58;
// %bb.43:                              // %L597
	mul.lo.s32 	%r392, %r178, %r26;
	cvt.u16.u32 	%rs11, %r392;
	mul.lo.s16 	%rs12, %rs11, 171;
	shr.u16 	%rs13, %rs12, 9;
	mul.lo.s16 	%rs14, %rs13, 3;
	sub.s16 	%rs15, %rs11, %rs14;
	and.b16  	%rs16, %rs15, 255;
	cvt.rn.f32.u16 	%f364, %rs16;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p92, %f744, 0f40000000;
	@%p92 bra 	$L__BB0_55;
// %bb.44:
	setp.gtu.f32 	%p93, %f744, 0f4B800000;
	@%p93 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_45;
$L__BB0_51:
	mov.b32 	%r28, %f744;
	and.b32  	%r393, %r28, 8388607;
	or.b32  	%r3030, %r393, 1065353216;
	mov.b32 	%f743, %r3030;
	add.s32 	%r394, %r28, -1073741824;
	and.b32  	%r3031, %r394, -8388608;
	setp.eq.s32 	%p99, %r3031, 0;
	@%p99 bra 	$L__BB0_54;
// %bb.52:                              // %__nv_fmaf_rn.exit4.i.i.i2084.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_53:                             // %__nv_fmaf_rn.exit4.i.i.i2084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r395, %r3031, 192937984;
	add.s32 	%r396, %r3030, %r395;
	mov.b32 	%f376, %r396;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3031, %r3031, %r395;
	mov.b32 	%r3030, %f743;
	setp.ne.s32 	%p100, %r3031, 0;
	setp.ne.s32 	%p101, %r3030, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_53;
$L__BB0_54:                             // %__internal_fmodf_slowpath_mod.exit.i.i2086
	setp.gt.u32 	%p103, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_55;
$L__BB0_45:                             // %__nv_fast_fdividef.exit.i.i.i2063
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f42;
	setp.lt.u32 	%p94, %r27, 1073741824;
	@%p94 bra 	$L__BB0_50;
// %bb.46:
	setp.lt.u32 	%p95, %r27, -2147483647;
	@%p95 bra 	$L__BB0_48;
// %bb.47:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p98, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p98;
	bra.uni 	$L__BB0_50;
$L__BB0_48:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p96, %f42, 0f40800000;
	@%p96 bra 	$L__BB0_50;
// %bb.49:                              // %__nv_fmaf_rn.exit.i.i.i2067
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p97, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p97;
$L__BB0_50:                             // %__internal_fmodf_fastpath_quot.exit.i.i2070
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_55:                             // %__internal_fmodf_kernel.exit.i2089
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p104, %f385, 0f7F800000;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	mov.b32 	%r397, %f39;
	and.b32  	%r398, %r397, -2147483648;
	mov.b32 	%r399, %f744;
	or.b32  	%r400, %r398, %r399;
	mov.b32 	%f744, %r400;
$L__BB0_57:                             // %__nv_fmodf.exit2090
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r401, %f386;
	and.b32  	%r402, %r401, -2147483648;
	or.b32  	%r403, %r402, 1056964608;
	mov.b32 	%f387, %r403;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p105, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p105;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p106, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p106;
	cvt.rzi.s32.f32 	%r404, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r405, %r404, 1;
	setp.eq.b32 	%p107, %r405, 1;
	selp.f32 	%f405, %f403, %f404, %p107;
	selp.f32 	%f406, %f404, %f403, %p107;
	and.b32  	%r406, %r404, 2;
	setp.eq.s32 	%p108, %r406, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p108;
	add.s32 	%r407, %r404, 1;
	and.b32  	%r408, %r407, 2;
	setp.eq.s32 	%p109, %r408, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p109;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p110, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p110;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p111, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p111;
$L__BB0_58:                             // %L631
	or.pred  	%p114, %p70, %p91;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p114 bra 	$L__BB0_74;
// %bb.59:                              // %L639
	mul.lo.s32 	%r409, %r179, %r26;
	mul.hi.u32 	%r410, %r409, -1431655765;
	shr.u32 	%r411, %r410, 1;
	mul.lo.s32 	%r412, %r411, 3;
	sub.s32 	%r413, %r409, %r412;
	cvt.rn.f32.s32 	%f417, %r413;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p115, %f750, 0f40000000;
	@%p115 bra 	$L__BB0_71;
// %bb.60:
	setp.gtu.f32 	%p116, %f750, 0f4B800000;
	@%p116 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_61;
$L__BB0_67:
	mov.b32 	%r36, %f750;
	and.b32  	%r414, %r36, 8388607;
	or.b32  	%r3032, %r414, 1065353216;
	mov.b32 	%f749, %r3032;
	add.s32 	%r415, %r36, -1073741824;
	and.b32  	%r3033, %r415, -8388608;
	setp.eq.s32 	%p122, %r3033, 0;
	@%p122 bra 	$L__BB0_70;
// %bb.68:                              // %__nv_fmaf_rn.exit4.i.i.i2115.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_69:                             // %__nv_fmaf_rn.exit4.i.i.i2115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r416, %r3033, 192937984;
	add.s32 	%r417, %r3032, %r416;
	mov.b32 	%f429, %r417;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3033, %r3033, %r416;
	mov.b32 	%r3032, %f749;
	setp.ne.s32 	%p123, %r3033, 0;
	setp.ne.s32 	%p124, %r3032, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_69;
$L__BB0_70:                             // %__internal_fmodf_slowpath_mod.exit.i.i2117
	setp.gt.u32 	%p126, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_71;
$L__BB0_61:                             // %__nv_fast_fdividef.exit.i.i.i2094
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f63;
	setp.lt.u32 	%p117, %r35, 1073741824;
	@%p117 bra 	$L__BB0_66;
// %bb.62:
	setp.lt.u32 	%p118, %r35, -2147483647;
	@%p118 bra 	$L__BB0_64;
// %bb.63:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p121, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p121;
	bra.uni 	$L__BB0_66;
$L__BB0_64:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p119, %f63, 0f40800000;
	@%p119 bra 	$L__BB0_66;
// %bb.65:                              // %__nv_fmaf_rn.exit.i.i.i2098
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p120, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p120;
$L__BB0_66:                             // %__internal_fmodf_fastpath_quot.exit.i.i2101
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_71:                             // %__internal_fmodf_kernel.exit.i2120
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p127, %f438, 0f7F800000;
	@%p127 bra 	$L__BB0_73;
// %bb.72:
	mov.b32 	%r418, %f60;
	and.b32  	%r419, %r418, -2147483648;
	mov.b32 	%r420, %f750;
	or.b32  	%r421, %r419, %r420;
	mov.b32 	%f750, %r421;
$L__BB0_73:                             // %__nv_fmodf.exit2121
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r422, %f439;
	and.b32  	%r423, %r422, -2147483648;
	or.b32  	%r424, %r423, 1056964608;
	mov.b32 	%f440, %r424;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p128, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p128;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p129, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p129;
	cvt.rzi.s32.f32 	%r425, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r426, %r425, 1;
	setp.eq.b32 	%p130, %r426, 1;
	selp.f32 	%f458, %f456, %f457, %p130;
	selp.f32 	%f459, %f457, %f456, %p130;
	and.b32  	%r427, %r425, 2;
	setp.eq.s32 	%p131, %r427, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p131;
	add.s32 	%r428, %r425, 1;
	and.b32  	%r429, %r428, 2;
	setp.eq.s32 	%p132, %r429, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p132;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p133, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p133;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p134, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p134;
$L__BB0_74:                             // %L673
	and.b32  	%r43, %r310, 2;
	setp.eq.s32 	%p135, %r43, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p135 bra 	$L__BB0_76;
// %bb.75:                              // %L682
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_76:                             // %L684
	@%p30 bra 	$L__BB0_193;
// %bb.77:
	@%p305 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_78;
$L__BB0_189:
	mov.b32 	%r181, %f788;
	and.b32  	%r436, %r181, 8388607;
	or.b32  	%r3078, %r436, 1065353216;
	mov.b32 	%f787, %r3078;
	add.s32 	%r437, %r181, -1073741824;
	and.b32  	%r3079, %r437, -8388608;
	setp.eq.s32 	%p143, %r3079, 0;
	@%p143 bra 	$L__BB0_192;
// %bb.190:                             // %__nv_fmaf_rn.exit4.i.i.i2146.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_191:                            // %__nv_fmaf_rn.exit4.i.i.i2146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r438, %r3079, 192937984;
	add.s32 	%r439, %r3078, %r438;
	mov.b32 	%f479, %r439;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3079, %r3079, %r438;
	mov.b32 	%r3078, %f787;
	setp.ne.s32 	%p144, %r3079, 0;
	setp.ne.s32 	%p145, %r3078, 0;
	and.pred  	%p146, %p144, %p145;
	@%p146 bra 	$L__BB0_191;
$L__BB0_192:                            // %__internal_fmodf_slowpath_mod.exit.i.i2148
	setp.gt.u32 	%p147, %r181, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p147;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_193;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i2125
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r180, %f189;
	setp.lt.u32 	%p138, %r180, 1073741824;
	@%p138 bra 	$L__BB0_188;
// %bb.79:
	setp.lt.u32 	%p139, %r180, -2147483647;
	@%p139 bra 	$L__BB0_186;
// %bb.80:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p142, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p142;
	bra.uni 	$L__BB0_188;
$L__BB0_186:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p140, %f189, 0f40800000;
	@%p140 bra 	$L__BB0_188;
// %bb.187:                             // %__nv_fmaf_rn.exit.i.i.i2129
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p141, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p141;
$L__BB0_188:                            // %__internal_fmodf_fastpath_quot.exit.i.i2132
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_193:                            // %__internal_fmodf_kernel.exit.i2151
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p148, %f488, 0f7F800000;
	@%p148 bra 	$L__BB0_195;
// %bb.194:
	mov.b32 	%r440, %f788;
	or.b32  	%r441, %r174, %r440;
	mov.b32 	%f788, %r441;
$L__BB0_195:                            // %__nv_fmodf.exit2152
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p156, %f760, 0f40000000;
	@%p156 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p157, %f760, 0f4B800000;
	@%p157 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r47, %f760;
	and.b32  	%r456, %r47, 8388607;
	or.b32  	%r3034, %r456, 1065353216;
	mov.b32 	%f759, %r3034;
	add.s32 	%r457, %r47, -1073741824;
	and.b32  	%r3035, %r457, -8388608;
	setp.eq.s32 	%p163, %r3035, 0;
	@%p163 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i2177.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i2177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r458, %r3035, 192937984;
	add.s32 	%r459, %r3034, %r458;
	mov.b32 	%f532, %r459;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3035, %r3035, %r458;
	mov.b32 	%r3034, %f759;
	setp.ne.s32 	%p164, %r3035, 0;
	setp.ne.s32 	%p165, %r3034, 0;
	and.pred  	%p166, %p164, %p165;
	@%p166 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i2179
	setp.gt.u32 	%p167, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p167;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i2156
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f88;
	setp.lt.u32 	%p158, %r46, 1073741824;
	@%p158 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p159, %r46, -2147483647;
	@%p159 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p162, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p162;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p160, %f88, 0f40800000;
	@%p160 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i2160
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p161, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p161;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i2163
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i2182
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p168, %f541, 0f7F800000;
	@%p168 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r460, %f203;
	and.b32  	%r461, %r460, -2147483648;
	mov.b32 	%r462, %f760;
	or.b32  	%r463, %r461, %r462;
	mov.b32 	%f760, %r463;
$L__BB0_94:                             // %__nv_fmodf.exit2183
	cvt.rn.f32.s32 	%f572, %r165;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p176, %f764, 0f40000000;
	@%p176 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p177, %f764, 0f4B800000;
	@%p177 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r55, %f764;
	and.b32  	%r472, %r55, 8388607;
	or.b32  	%r3036, %r472, 1065353216;
	mov.b32 	%f763, %r3036;
	add.s32 	%r473, %r55, -1073741824;
	and.b32  	%r3037, %r473, -8388608;
	setp.eq.s32 	%p183, %r3037, 0;
	@%p183 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i2208.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i2208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r474, %r3037, 192937984;
	add.s32 	%r475, %r3036, %r474;
	mov.b32 	%f584, %r475;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3037, %r3037, %r474;
	mov.b32 	%r3036, %f763;
	setp.ne.s32 	%p184, %r3037, 0;
	setp.ne.s32 	%p185, %r3036, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i2210
	setp.gt.u32 	%p187, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i2187
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f107;
	setp.lt.u32 	%p178, %r54, 1073741824;
	@%p178 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p179, %r54, -2147483647;
	@%p179 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p182, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p182;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p180, %f107, 0f40800000;
	@%p180 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i2191
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p181, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p181;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i2194
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i2213
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p188, %f593, 0f7F800000;
	@%p188 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r476, %f104;
	and.b32  	%r477, %r476, -2147483648;
	mov.b32 	%r478, %f764;
	or.b32  	%r479, %r477, %r478;
	mov.b32 	%f764, %r479;
$L__BB0_108:                            // %__nv_fmodf.exit2214
	and.b32  	%r65, %r310, 1;
	shr.u32 	%r66, %r310, 4;
	setp.ne.s32 	%p196, %r65, %r66;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p196 bra 	$L__BB0_124;
// %bb.109:                             // %L889
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p197, %f768, 0f40000000;
	@%p197 bra 	$L__BB0_121;
// %bb.110:
	setp.gtu.f32 	%p198, %f768, 0f4B800000;
	@%p198 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_111;
$L__BB0_117:
	mov.b32 	%r68, %f768;
	and.b32  	%r494, %r68, 8388607;
	or.b32  	%r3038, %r494, 1065353216;
	mov.b32 	%f767, %r3038;
	add.s32 	%r495, %r68, -1073741824;
	and.b32  	%r3039, %r495, -8388608;
	setp.eq.s32 	%p204, %r3039, 0;
	@%p204 bra 	$L__BB0_120;
// %bb.118:                             // %__nv_fmaf_rn.exit4.i.i.i2239.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_119:                            // %__nv_fmaf_rn.exit4.i.i.i2239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r496, %r3039, 192937984;
	add.s32 	%r497, %r3038, %r496;
	mov.b32 	%f638, %r497;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3039, %r3039, %r496;
	mov.b32 	%r3038, %f767;
	setp.ne.s32 	%p205, %r3039, 0;
	setp.ne.s32 	%p206, %r3038, 0;
	and.pred  	%p207, %p205, %p206;
	@%p207 bra 	$L__BB0_119;
$L__BB0_120:                            // %__internal_fmodf_slowpath_mod.exit.i.i2241
	setp.gt.u32 	%p208, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p208;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_121;
$L__BB0_111:                            // %__nv_fast_fdividef.exit.i.i.i2218
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f124;
	setp.lt.u32 	%p199, %r67, 1073741824;
	@%p199 bra 	$L__BB0_116;
// %bb.112:
	setp.lt.u32 	%p200, %r67, -2147483647;
	@%p200 bra 	$L__BB0_114;
// %bb.113:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p203, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p203;
	bra.uni 	$L__BB0_116;
$L__BB0_114:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p201, %f124, 0f40800000;
	@%p201 bra 	$L__BB0_116;
// %bb.115:                             // %__nv_fmaf_rn.exit.i.i.i2222
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p202, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p202;
$L__BB0_116:                            // %__internal_fmodf_fastpath_quot.exit.i.i2225
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_121:                            // %__internal_fmodf_kernel.exit.i2244
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p209, %f647, 0f7F800000;
	@%p209 bra 	$L__BB0_123;
// %bb.122:
	mov.b32 	%r498, %f121;
	and.b32  	%r499, %r498, -2147483648;
	mov.b32 	%r500, %f768;
	or.b32  	%r501, %r499, %r500;
	mov.b32 	%f768, %r501;
$L__BB0_123:                            // %__nv_fmodf.exit2245
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r502, %f648;
	and.b32  	%r503, %r502, -2147483648;
	or.b32  	%r504, %r503, 1056964608;
	mov.b32 	%f649, %r504;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p210, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p210;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p211, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p211;
	cvt.rzi.s32.f32 	%r505, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r506, %r505, 1;
	setp.eq.b32 	%p212, %r506, 1;
	selp.f32 	%f667, %f665, %f666, %p212;
	selp.f32 	%f668, %f666, %f665, %p212;
	and.b32  	%r507, %r505, 2;
	setp.eq.s32 	%p213, %r507, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p213;
	add.s32 	%r508, %r505, 1;
	and.b32  	%r509, %r508, 2;
	setp.eq.s32 	%p214, %r509, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p214;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p215, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p215;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p216, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p216;
$L__BB0_124:                            // %L928
	and.b32  	%r64, %r165, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p196 bra 	$L__BB0_140;
// %bb.125:                             // %L931
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p218, %f774, 0f40000000;
	@%p218 bra 	$L__BB0_137;
// %bb.126:
	setp.gtu.f32 	%p219, %f774, 0f4B800000;
	@%p219 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_127;
$L__BB0_133:
	mov.b32 	%r76, %f774;
	and.b32  	%r510, %r76, 8388607;
	or.b32  	%r3040, %r510, 1065353216;
	mov.b32 	%f773, %r3040;
	add.s32 	%r511, %r76, -1073741824;
	and.b32  	%r3041, %r511, -8388608;
	setp.eq.s32 	%p225, %r3041, 0;
	@%p225 bra 	$L__BB0_136;
// %bb.134:                             // %__nv_fmaf_rn.exit4.i.i.i2270.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_135:                            // %__nv_fmaf_rn.exit4.i.i.i2270
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r512, %r3041, 192937984;
	add.s32 	%r513, %r3040, %r512;
	mov.b32 	%f691, %r513;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3041, %r3041, %r512;
	mov.b32 	%r3040, %f773;
	setp.ne.s32 	%p226, %r3041, 0;
	setp.ne.s32 	%p227, %r3040, 0;
	and.pred  	%p228, %p226, %p227;
	@%p228 bra 	$L__BB0_135;
$L__BB0_136:                            // %__internal_fmodf_slowpath_mod.exit.i.i2272
	setp.gt.u32 	%p229, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p229;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_137;
$L__BB0_127:                            // %__nv_fast_fdividef.exit.i.i.i2249
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f145;
	setp.lt.u32 	%p220, %r75, 1073741824;
	@%p220 bra 	$L__BB0_132;
// %bb.128:
	setp.lt.u32 	%p221, %r75, -2147483647;
	@%p221 bra 	$L__BB0_130;
// %bb.129:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p224, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p224;
	bra.uni 	$L__BB0_132;
$L__BB0_130:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p222, %f145, 0f40800000;
	@%p222 bra 	$L__BB0_132;
// %bb.131:                             // %__nv_fmaf_rn.exit.i.i.i2253
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p223, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p223;
$L__BB0_132:                            // %__internal_fmodf_fastpath_quot.exit.i.i2256
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_137:                            // %__internal_fmodf_kernel.exit.i2275
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p230, %f700, 0f7F800000;
	@%p230 bra 	$L__BB0_139;
// %bb.138:
	mov.b32 	%r514, %f142;
	and.b32  	%r515, %r514, -2147483648;
	mov.b32 	%r516, %f774;
	or.b32  	%r517, %r515, %r516;
	mov.b32 	%f774, %r517;
$L__BB0_139:                            // %__nv_fmodf.exit2276
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r518, %f701;
	and.b32  	%r519, %r518, -2147483648;
	or.b32  	%r520, %r519, 1056964608;
	mov.b32 	%f702, %r520;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p231, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p231;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p232, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p232;
	cvt.rzi.s32.f32 	%r521, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r522, %r521, 1;
	setp.eq.b32 	%p233, %r522, 1;
	selp.f32 	%f720, %f718, %f719, %p233;
	selp.f32 	%f721, %f719, %f718, %p233;
	and.b32  	%r523, %r521, 2;
	setp.eq.s32 	%p234, %r523, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p234;
	add.s32 	%r524, %r521, 1;
	and.b32  	%r525, %r524, 2;
	setp.eq.s32 	%p235, %r525, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p235;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p236, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p236;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p237, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p237;
$L__BB0_140:                            // %L965
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p135 bra 	$L__BB0_142;
// %bb.141:                             // %L974
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_142:                            // %L976
	setp.gt.u32 	%p239, %r310, 15;
	mov.u32 	%r190, 999999999;
	@%p239 bra 	$L__BB0_197;
// %bb.143:                             // %L1006
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r533, %r310, 6, %r4;
	cvt.u16.u32 	%rs17, %r533;
	and.b16  	%rs18, %rs17, 255;
	mul.lo.s16 	%rs19, %rs18, 171;
	shr.u16 	%rs20, %rs19, 14;
	mul.lo.s16 	%rs21, %rs20, 96;
	sub.s16 	%rs22, %rs17, %rs21;
	cvt.u32.u16 	%r534, %rs22;
	and.b32  	%r535, %r534, 255;
	mul.wide.u32 	%rd54, %r535, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u32 	%r536, [%rd55];
	shl.b32 	%r537, %r536, 16;
	cvt.s32.s16 	%r85, %r536;
	shr.s32 	%r86, %r536, 16;
	or.b32  	%r538, %r537, 65535;
	setp.lt.u32 	%p240, %r538, 589823;
	setp.lt.u32 	%p241, %r536, 786432;
	and.pred  	%p242, %p240, %p241;
	@%p242 bra 	$L__BB0_196;
	bra.uni 	$L__BB0_144;
$L__BB0_196:                            // %L1246
	mul.lo.s32 	%r542, %r86, 290;
	mad.lo.s32 	%r190, %r85, 33, %r542;
$L__BB0_197:                            // %pass533
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r340, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r341, %r340, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r448, %f489;
	or.b32  	%r342, %r341, 1056964608;
	mov.b32 	%r357, %f282;
	and.b32  	%r449, %r448, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r342;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r450, %r449, 1056964608;
	mov.b32 	%r464, %f542;
	mov.b32 	%r486, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r359, %r358, 1056964608;
	mov.b32 	%f490, %r450;
	and.b32  	%r465, %r464, -2147483648;
	and.b32  	%r487, %r486, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p43, %f231, 0f4B000000;
	mov.b32 	%f283, %r359;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r466, %r465, 1056964608;
	or.b32  	%r488, %r487, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p43;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p44, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p149, %f493, 0f4B000000;
	mov.b32 	%f543, %r466;
	mov.b32 	%f596, %r488;
	selp.f32 	%f234, %f233, %f232, %p44;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p63, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p149;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p150, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p63;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p64, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p150;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p169, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p189, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p64;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p169;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p170, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p189;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p190, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p170;
	selp.f32 	%f602, %f601, %f600, %p190;
	cvt.rzi.s32.f32 	%r343, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r344, %r343, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r451, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p45, %r344, 1;
	cvt.rzi.s32.f32 	%r360, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r452, %r451, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p45;
	and.b32  	%r345, %r343, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r361, %r360, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p151, %r452, 1;
	cvt.rzi.s32.f32 	%r467, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r489, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p46, %r345, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r346, %r343, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p65, %r361, 1;
	selp.f32 	%f508, %f506, %f507, %p151;
	and.b32  	%r453, %r451, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r468, %r467, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r490, %r489, 1;
	selp.f32 	%f247, %f245, %f244, %p45;
	selp.f32 	%f249, %f246, %f248, %p46;
	and.b32  	%r347, %r346, 2;
	setp.eq.f32 	%p48, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p65;
	and.b32  	%r362, %r360, 2;
	setp.eq.s32 	%p152, %r453, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r454, %r451, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p171, %r468, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p191, %r490, 1;
	setp.eq.s32 	%p47, %r347, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p48;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p66, %r362, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r363, %r360, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p151;
	selp.f32 	%f511, %f508, %f510, %p152;
	and.b32  	%r455, %r454, 2;
	setp.eq.f32 	%p154, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p171;
	and.b32  	%r469, %r467, 2;
	selp.f32 	%f614, %f612, %f613, %p191;
	and.b32  	%r491, %r489, 2;
	selp.f32 	%f252, %f247, %f251, %p47;
	setp.gt.f32 	%p49, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p65;
	selp.f32 	%f304, %f301, %f303, %p66;
	and.b32  	%r364, %r363, 2;
	setp.eq.f32 	%p68, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p153, %r455, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p154;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p172, %r469, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r470, %r467, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p192, %r491, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r492, %r489, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p49;
	setp.eq.s32 	%p67, %r364, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p68;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p153;
	setp.gt.f32 	%p155, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p171;
	selp.f32 	%f564, %f561, %f563, %p172;
	and.b32  	%r471, %r470, 2;
	setp.eq.f32 	%p174, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p191;
	selp.f32 	%f617, %f614, %f616, %p192;
	and.b32  	%r493, %r492, 2;
	setp.eq.f32 	%p194, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r336, %f258;
	mov.b32 	%r339, %f255;
	selp.f32 	%f306, %f302, %f305, %p67;
	setp.gt.f32 	%p69, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p155;
	setp.eq.s32 	%p173, %r471, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p174;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p193, %r493, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p194;
	abs.f32 	%f623, %f764;
	xor.b32  	%r335, %r339, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p69;
	mov.b32 	%r444, %f520;
	mov.b32 	%r447, %f517;
	selp.f32 	%f567, %f562, %f566, %p173;
	setp.gt.f32 	%p175, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p193;
	setp.gt.f32 	%p195, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r334, %r336, %r335;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r337, %r339, %r336;
	// end inline asm
	mov.b32 	%r387, %f17;
	mov.b32 	%r388, %f37;
	mov.b32 	%r390, %f16;
	mov.b32 	%r391, %f38;
	mov.b32 	%r431, %f83;
	mov.b32 	%r432, %f85;
	mov.b32 	%r434, %f755;
	mov.b32 	%r435, %f757;
	xor.b32  	%r443, %r447, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p175;
	selp.f32 	%f625, %f624, %f619, %p195;
	// begin inline asm
	cvt.rn.f16x2.f32 %r386, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r389, %r391, %r390;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r430, %r432, %r431;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r433, %r435, %r434;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r442, %r444, %r443;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r445, %r447, %r444;
	// end inline asm
	mov.b32 	%r482, %f625;
	mov.b32 	%r481, %f103;
	mov.b32 	%r485, %f622;
	mov.b32 	%r484, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r480, %r482, %r481;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r483, %r485, %r484;
	// end inline asm
	mov.b32 	%r527, %f165;
	mov.b32 	%r528, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r526, %r528, %r527;
	// end inline asm
	mov.b32 	%r530, %f779;
	mov.b32 	%r531, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r529, %r531, %r530;
	// end inline asm
	mul.lo.s32 	%r544, %r164, 24;
	shl.b32 	%r545, %r4, 1;
	and.b32  	%r546, %r545, 2;
	shr.u32 	%r547, %r310, 3;
	and.b32  	%r548, %r547, 2;
	or.b32  	%r191, %r64, %r548;
	cvt.u16.u32 	%rs25, %r191;
	mul.lo.s16 	%rs26, %rs25, 171;
	shr.u16 	%rs27, %rs26, 9;
	mul.lo.s16 	%rs28, %rs27, 3;
	sub.s16 	%rs29, %rs25, %rs28;
	cvt.u32.u16 	%r549, %rs29;
	and.b32  	%r550, %r549, 255;
	and.b16  	%rs30, %rs29, 255;
	mul.wide.u16 	%r551, %rs30, 8;
	bfe.u32 	%r552, %r310, 3, 1;
	or.b32  	%r553, %r546, %r552;
	add.s32 	%r554, %r544, %r2;
	or.b32  	%r555, %r554, %r553;
	add.s32 	%r556, %r555, %r551;
	mul.wide.u32 	%rd61, %r556, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.u32 	%r192, [%rd62];
	or.b32  	%r557, %r2, %r552;
	or.b32  	%r558, %r557, %r546;
	cvt.u64.u32 	%rd63, %r551;
	cvt.u64.u32 	%rd64, %r544;
	cvt.u64.u32 	%rd65, %r558;
	add.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd66, %rd63;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.u32 	%r193, [%rd69+16];
	cvt.u64.u32 	%rd70, %r553;
	cvt.u64.u32 	%rd71, %r2;
	add.s64 	%rd72, %rd71, %rd64;
	add.s64 	%rd73, %rd72, %rd70;
	add.s64 	%rd74, %rd73, %rd63;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r194, [%rd76+384];
	cvt.u64.u32 	%rd77, %r546;
	cvt.u64.u32 	%rd78, %r552;
	add.s64 	%rd79, %rd72, %rd78;
	add.s64 	%rd80, %rd79, %rd77;
	add.s64 	%rd81, %rd80, %rd63;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd83, %rd2, %rd82;
	ld.global.u32 	%r195, [%rd83+400];
	shl.b32 	%r559, %r301, 14;
	shl.b32 	%r560, %r305, 5;
	add.s32 	%r196, %r560, %r559;
	shl.b32 	%r561, %r310, 2;
	and.b32  	%r197, %r561, 12;
	shl.b32 	%r562, %r4, 2;
	or.b32  	%r198, %r562, %r547;
	and.b32  	%r199, %r561, 16;
	shl.b32 	%r200, %r1, 5;
	and.b32  	%r201, %r310, 4;
	bfe.s32 	%r563, %r310, 2, 1;
	and.b32  	%r564, %r177, 8;
	shl.b32 	%r565, %r310, 4;
	or.b32  	%r566, %r564, %r565;
	bfe.u32 	%r567, %r566, 3, 3;
	mul.lo.s32 	%r202, %r567, 260;
	cvt.u16.u32 	%rs31, %r310;
	and.b16  	%rs32, %rs31, 255;
	mul.lo.s16 	%rs33, %rs32, 171;
	shr.u16 	%rs34, %rs33, 12;
	mul.lo.s16 	%rs35, %rs34, 24;
	sub.s16 	%rs36, %rs31, %rs35;
	cvt.u32.u16 	%r568, %rs36;
	and.b32  	%r203, %r568, 255;
	add.s32 	%r569, %r4, 6;
	shr.u32 	%r570, %r569, 3;
	add.s32 	%r571, %r5, 192;
	and.b32  	%r572, %r571, 224;
	mad.lo.s32 	%r204, %r570, 260, %r572;
	add.s32 	%r573, %r4, 12;
	shr.u32 	%r574, %r573, 3;
	add.s32 	%r575, %r5, 128;
	and.b32  	%r576, %r575, 224;
	mad.lo.s32 	%r205, %r574, 260, %r576;
	add.s32 	%r577, %r4, 18;
	shr.u32 	%r578, %r577, 3;
	add.s32 	%r579, %r5, 64;
	and.b32  	%r580, %r579, 224;
	mad.lo.s32 	%r206, %r578, 260, %r580;
	or.b32  	%r207, %r5, 780;
	add.s32 	%r581, %r4, 30;
	shr.u32 	%r582, %r581, 3;
	mad.lo.s32 	%r208, %r582, 260, %r572;
	add.s32 	%r583, %r4, 36;
	shr.u32 	%r584, %r583, 3;
	mad.lo.s32 	%r209, %r584, 260, %r576;
	add.s32 	%r585, %r4, 42;
	shr.u32 	%r586, %r585, 3;
	mad.lo.s32 	%r210, %r586, 260, %r580;
	or.b32  	%r211, %r5, 1560;
	add.s32 	%r587, %r4, 54;
	shr.u32 	%r588, %r587, 3;
	mad.lo.s32 	%r212, %r588, 260, %r572;
	add.s32 	%r589, %r4, 60;
	bfe.u32 	%r590, %r589, 3, 3;
	mad.lo.s32 	%r213, %r590, 260, %r576;
	mul.lo.s32 	%r591, %r164, 870;
	shr.u32 	%r592, %r4, 1;
	cvt.u16.u32 	%rs37, %r592;
	and.b16  	%rs38, %rs37, 255;
	mul.lo.s16 	%rs39, %rs38, 171;
	shr.u16 	%rs40, %rs39, 9;
	mul.lo.s16 	%rs41, %rs40, 3;
	sub.s16 	%rs42, %rs37, %rs41;
	cvt.u32.u16 	%r593, %rs42;
	and.b32  	%r214, %r593, 255;
	mad.lo.s32 	%r594, %r553, 33, %r591;
	mad.lo.s32 	%r215, %r550, 290, %r594;
	add.s32 	%r216, %r215, 132;
	setp.lt.u32 	%p244, %r310, 4;
	setp.eq.s32 	%p245, %r165, 1;
	setp.eq.s32 	%p246, %r165, 4;
	setp.eq.s32 	%p247, %r165, 5;
	setp.eq.s32 	%p248, %r65, 0;
	selp.b32 	%r595, 0, 784, %p248;
	bfe.s32 	%r596, %r310, 3, 1;
	and.b32  	%r597, %r596, 98;
	or.b32  	%r217, %r546, %r66;
	selp.b32 	%r218, 0, 392, %p135;
	and.b32  	%r219, %r563, 196;
	or.b32  	%r220, %r597, %r595;
	add.s32 	%r598, %r220, %r217;
	add.s32 	%r599, %r598, %r218;
	add.s32 	%r221, %r599, %r219;
	add.s32 	%r600, %r220, 1576;
	add.s32 	%r601, %r600, %r217;
	add.s32 	%r602, %r601, %r218;
	add.s32 	%r222, %r602, %r219;
	or.b32  	%r603, %r217, 4;
	add.s32 	%r604, %r220, %r603;
	add.s32 	%r605, %r604, %r218;
	add.s32 	%r223, %r605, %r219;
	add.s32 	%r606, %r600, %r603;
	add.s32 	%r607, %r606, %r218;
	add.s32 	%r224, %r607, %r219;
	add.s32 	%r608, %r220, 1584;
	add.s32 	%r609, %r608, %r217;
	add.s32 	%r610, %r609, %r218;
	add.s32 	%r225, %r610, %r219;
	add.s32 	%r226, %r223, 8;
	add.s32 	%r611, %r608, %r603;
	add.s32 	%r612, %r611, %r218;
	add.s32 	%r227, %r612, %r219;
	mul.lo.s32 	%r613, %r66, 784;
	and.b32  	%r614, %r177, 6;
	shr.u32 	%r615, %r4, 2;
	and.b32  	%r616, %r4, 1;
	neg.s32 	%r617, %r616;
	and.b32  	%r618, %r617, 392;
	bfe.s32 	%r619, %r4, 1, 1;
	and.b32  	%r620, %r619, 196;
	and.b32  	%r621, %r596, 1576;
	or.b32  	%r622, %r614, %r613;
	mad.lo.s32 	%r623, %r615, 98, %r622;
	or.b32  	%r624, %r623, %r64;
	add.s32 	%r625, %r624, %r618;
	add.s32 	%r626, %r625, %r620;
	add.s32 	%r228, %r626, %r621;
	add.s32 	%r229, %r228, 8;
	mul.lo.s32 	%r627, %r303, 786432;
	mad.lo.s32 	%r628, %r307, 192, %r627;
	cvt.u16.u32 	%rs43, %r198;
	and.b16  	%rs44, %rs43, 255;
	mul.lo.s16 	%rs45, %rs44, 171;
	shr.u16 	%rs46, %rs45, 9;
	and.b16  	%rs47, %rs46, 24;
	add.s16 	%rs48, %rs43, %rs47;
	shl.b16 	%rs49, %rs48, 3;
	cvt.u32.u16 	%r629, %rs49;
	and.b32  	%r630, %r629, 248;
	and.b32  	%r631, %r310, 7;
	or.b32  	%r632, %r631, %r2;
	add.s32 	%r230, %r632, %r630;
	cvt.s64.s32 	%rd23, %r628;
	add.s32 	%r633, %r215, %r214;
	mul.wide.u32 	%rd84, %r633, 4;
	mov.u64 	%rd85, shmem;
	add.s64 	%rd24, %rd85, %rd84;
	add.s32 	%r634, %r216, %r214;
	mul.wide.u32 	%rd86, %r634, 4;
	add.s64 	%rd25, %rd85, %rd86;
	cvt.u64.u32 	%rd87, %r215;
	cvt.u64.u16 	%rd88, %rs42;
	and.b64  	%rd89, %rd88, 255;
	add.s64 	%rd90, %rd87, %rd89;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd26, %rd85, %rd91;
	cvt.u64.u32 	%rd92, %r216;
	add.s64 	%rd93, %rd92, %rd89;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd27, %rd85, %rd94;
	or.pred  	%p249, %p244, %p245;
	and.b32  	%r635, %r310, 24;
	setp.eq.s32 	%p250, %r635, 8;
	or.pred  	%p251, %p249, %p250;
	or.pred  	%p252, %p251, %p246;
	setp.eq.s32 	%p253, %r635, 24;
	or.pred  	%p254, %p247, %p253;
	selp.b32 	%r231, 1145324612, -286331154, %p251;
	or.pred  	%p1, %p252, %p254;
	selp.b32 	%r232, 1145324612, -286331154, %p249;
	add.s32 	%r636, %r165, -1;
	setp.lt.u32 	%p255, %r636, 3;
	or.pred  	%p2, %p244, %p255;
	setp.eq.s32 	%p256, %r635, 16;
	or.pred  	%p3, %p256, %p253;
	selp.b32 	%r233, 1145324612, -286331154, %p256;
	and.b16  	%rs9, %rs42, 255;
	or.b16  	%rs10, %rs9, 24;
	mov.u32 	%r88, 0;
	mov.u16 	%rs2, 5;
	mov.u16 	%rs1, 29;
	selp.b32 	%r132, %r232, %r233, %p2;
	or.pred  	%p288, %p2, %p3;
	mov.u32 	%r108, %r88;
	mov.u32 	%r109, %r88;
	mov.u32 	%r110, %r88;
	bra.uni 	$L__BB0_198;
$L__BB0_169:                            // %L40300
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r163, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p304, %r88, 8112;
	mov.u32 	%r88, %r163;
	@%p304 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_170;
$L__BB0_198:                            // %L1929
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_162 Depth 2
                                        //     Child Loop BB0_166 Depth 2
	add.s32 	%r637, %r88, %r301;
	setp.lt.s32 	%p257, %r637, %r302;
	@%p257 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_170;
$L__BB0_199:                            // %oksrem892
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p258, %r201, 0;
	mul.hi.u32 	%r734, %r88, -1431655765;
	shr.u32 	%r735, %r734, 5;
	mul.lo.s32 	%r234, %r735, 48;
	add.s32 	%r736, %r234, %r198;
	cvt.u16.u32 	%rs50, %r736;
	shr.s16 	%rs51, %rs50, 15;
	shr.u16 	%rs52, %rs51, 3;
	add.s16 	%rs53, %rs50, %rs52;
	and.b16  	%rs54, %rs53, -8192;
	sub.s16 	%rs55, %rs50, %rs54;
	mul.wide.s16 	%r737, %rs55, 16384;
	or.b32  	%r738, %r737, %r197;
	or.b32  	%r739, %r738, %r199;
	or.b32  	%r740, %r739, %r200;
	add.s32 	%r741, %r196, %r740;
	shr.s32 	%r742, %r741, 31;
	shr.u32 	%r743, %r742, 5;
	add.s32 	%r744, %r741, %r743;
	shr.s32 	%r745, %r744, 27;
	setp.lt.s32 	%p259, %r741, 0;
	and.b32  	%r746, %r744, -134217728;
	setp.ne.s32 	%p260, %r746, %r741;
	and.pred  	%p261, %p259, %p260;
	selp.u32 	%r747, 1, 0, %p261;
	sub.s32 	%r748, %r747, %r745;
	shl.b32 	%r749, %r748, 27;
	add.s32 	%r750, %r749, %r741;
	mul.wide.s32 	%rd95, %r750, 4;
	add.s64 	%rd96, %rd3, %rd95;
	ld.global.v4.u32 	{%r751, %r752, %r753, %r754}, [%rd96];
	add.s16 	%rs56, %rs50, 24;
	shr.s16 	%rs57, %rs56, 15;
	shr.u16 	%rs58, %rs57, 3;
	add.s16 	%rs59, %rs56, %rs58;
	and.b16  	%rs60, %rs59, -8192;
	sub.s16 	%rs61, %rs56, %rs60;
	mul.wide.s16 	%r755, %rs61, 16384;
	or.b32  	%r756, %r755, %r197;
	or.b32  	%r757, %r756, %r199;
	or.b32  	%r758, %r757, %r200;
	add.s32 	%r759, %r196, %r758;
	shr.s32 	%r760, %r759, 31;
	shr.u32 	%r761, %r760, 5;
	add.s32 	%r762, %r759, %r761;
	shr.s32 	%r763, %r762, 27;
	setp.lt.s32 	%p262, %r759, 0;
	and.b32  	%r764, %r762, -134217728;
	setp.ne.s32 	%p263, %r764, %r759;
	and.pred  	%p264, %p262, %p263;
	selp.u32 	%r765, 1, 0, %p264;
	sub.s32 	%r766, %r765, %r763;
	shl.b32 	%r767, %r766, 27;
	add.s32 	%r768, %r767, %r759;
	mul.wide.s32 	%rd97, %r768, 4;
	add.s64 	%rd98, %rd3, %rd97;
	ld.global.v4.u32 	{%r769, %r770, %r771, %r772}, [%rd98];
	selp.b32 	%r773, %r753, %r751, %p258;
	shfl.sync.bfly.b32	%r774, %r773, 4, 31, -1;
	selp.b32 	%r640, %r751, %r774, %p258;
	selp.b32 	%r645, %r774, %r753, %p258;
	selp.b32 	%r775, %r754, %r752, %p258;
	shfl.sync.bfly.b32	%r776, %r775, 4, 31, -1;
	selp.b32 	%r648, %r752, %r776, %p258;
	selp.b32 	%r653, %r776, %r754, %p258;
	selp.b32 	%r777, %r771, %r769, %p258;
	shfl.sync.bfly.b32	%r778, %r777, 4, 31, -1;
	selp.b32 	%r656, %r769, %r778, %p258;
	selp.b32 	%r661, %r778, %r771, %p258;
	selp.b32 	%r779, %r772, %r770, %p258;
	shfl.sync.bfly.b32	%r780, %r779, 4, 31, -1;
	selp.b32 	%r664, %r770, %r780, %p258;
	selp.b32 	%r669, %r780, %r772, %p258;
	shl.b32 	%r641, %r645, 4;
	mov.u32 	%r639, 252645135;
	// begin inline asm
	lop3.b32 %r671, %r639, %r640, %r641, 202;
	// end inline asm
	shr.u32 	%r644, %r640, 4;
	// begin inline asm
	lop3.b32 %r687, %r639, %r644, %r645, 202;
	// end inline asm
	shl.b32 	%r649, %r653, 4;
	// begin inline asm
	lop3.b32 %r679, %r639, %r648, %r649, 202;
	// end inline asm
	shr.u32 	%r652, %r648, 4;
	// begin inline asm
	lop3.b32 %r695, %r639, %r652, %r653, 202;
	// end inline asm
	shl.b32 	%r657, %r661, 4;
	// begin inline asm
	lop3.b32 %r672, %r639, %r656, %r657, 202;
	// end inline asm
	shr.u32 	%r660, %r656, 4;
	// begin inline asm
	lop3.b32 %r688, %r639, %r660, %r661, 202;
	// end inline asm
	shl.b32 	%r665, %r669, 4;
	// begin inline asm
	lop3.b32 %r680, %r639, %r664, %r665, 202;
	// end inline asm
	shr.u32 	%r668, %r664, 4;
	// begin inline asm
	lop3.b32 %r696, %r639, %r668, %r669, 202;
	// end inline asm
	mov.u32 	%r673, 25152;
	// begin inline asm
	prmt.b32 %r703, %r671, %r672, %r673;
	// end inline asm
	mov.u32 	%r677, 29521;
	// begin inline asm
	prmt.b32 %r719, %r671, %r672, %r677;
	// end inline asm
	// begin inline asm
	prmt.b32 %r711, %r679, %r680, %r673;
	// end inline asm
	// begin inline asm
	prmt.b32 %r727, %r679, %r680, %r677;
	// end inline asm
	// begin inline asm
	prmt.b32 %r704, %r687, %r688, %r673;
	// end inline asm
	// begin inline asm
	prmt.b32 %r720, %r687, %r688, %r677;
	// end inline asm
	// begin inline asm
	prmt.b32 %r712, %r695, %r696, %r673;
	// end inline asm
	// begin inline asm
	prmt.b32 %r728, %r695, %r696, %r677;
	// end inline asm
	mov.u32 	%r729, 21520;
	// begin inline asm
	prmt.b32 %r702, %r703, %r704, %r729;
	// end inline asm
	mov.u32 	%r733, 30258;
	// begin inline asm
	prmt.b32 %r706, %r703, %r704, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r710, %r711, %r712, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r714, %r711, %r712, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r718, %r719, %r720, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r722, %r719, %r720, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r726, %r727, %r728, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r730, %r727, %r728, %r733;
	// end inline asm
	mul.hi.s16 	%rs62, %rs50, 10923;
	shr.u16 	%rs63, %rs62, 15;
	shr.s16 	%rs64, %rs62, 2;
	add.s16 	%rs65, %rs64, %rs63;
	mul.lo.s16 	%rs66, %rs65, 24;
	sub.s16 	%rs67, %rs50, %rs66;
	cvt.s32.s16 	%r781, %rs67;
	add.s32 	%r782, %r202, %r781;
	mul.wide.s32 	%rd99, %r782, 4;
	add.s64 	%rd101, %rd85, %rd99;
	st.shared.u32 	[%rd101], %r702;
	add.s32 	%r783, %r782, 128;
	mul.wide.u32 	%rd102, %r783, 4;
	add.s64 	%rd103, %rd85, %rd102;
	st.shared.u32 	[%rd103], %r710;
	add.s32 	%r784, %r782, 64;
	mul.wide.u32 	%rd104, %r784, 4;
	add.s64 	%rd105, %rd85, %rd104;
	st.shared.u32 	[%rd105], %r706;
	add.s32 	%r785, %r782, 192;
	mul.wide.u32 	%rd106, %r785, 4;
	add.s64 	%rd107, %rd85, %rd106;
	st.shared.u32 	[%rd107], %r714;
	add.s32 	%r786, %r782, 32;
	mul.wide.u32 	%rd108, %r786, 4;
	add.s64 	%rd109, %rd85, %rd108;
	st.shared.u32 	[%rd109], %r718;
	add.s32 	%r787, %r782, 160;
	mul.wide.u32 	%rd110, %r787, 4;
	add.s64 	%rd111, %rd85, %rd110;
	st.shared.u32 	[%rd111], %r726;
	add.s32 	%r788, %r782, 96;
	mul.wide.u32 	%rd112, %r788, 4;
	add.s64 	%rd113, %rd85, %rd112;
	st.shared.u32 	[%rd113], %r722;
	add.s32 	%r789, %r782, 224;
	mul.wide.u32 	%rd114, %r789, 4;
	add.s64 	%rd115, %rd85, %rd114;
	st.shared.u32 	[%rd115], %r730;
	bar.sync 	0;
	add.s32 	%r790, %r234, %r203;
	cvt.u16.u32 	%rs68, %r790;
	mul.hi.s16 	%rs69, %rs68, 10923;
	shr.u16 	%rs70, %rs69, 15;
	shr.s16 	%rs71, %rs69, 2;
	add.s16 	%rs72, %rs71, %rs70;
	mul.lo.s16 	%rs73, %rs72, 24;
	sub.s16 	%rs74, %rs68, %rs73;
	cvt.s32.s16 	%r235, %rs74;
	add.s32 	%r791, %r5, %r235;
	mul.wide.s32 	%rd116, %r791, 4;
	add.s64 	%rd117, %rd85, %rd116;
	ld.shared.u32 	%r236, [%rd117];
	add.s32 	%r792, %r204, %r235;
	mul.wide.s32 	%rd118, %r792, 4;
	add.s64 	%rd119, %rd85, %rd118;
	ld.shared.u32 	%r237, [%rd119];
	add.s32 	%r793, %r205, %r235;
	mul.wide.u32 	%rd120, %r793, 4;
	add.s64 	%rd121, %rd85, %rd120;
	ld.shared.u32 	%r238, [%rd121];
	add.s32 	%r794, %r206, %r235;
	mul.wide.u32 	%rd122, %r794, 4;
	add.s64 	%rd123, %rd85, %rd122;
	ld.shared.u32 	%r239, [%rd123];
	add.s32 	%r795, %r207, %r235;
	mul.wide.u32 	%rd124, %r795, 4;
	add.s64 	%rd125, %rd85, %rd124;
	ld.shared.u32 	%r240, [%rd125];
	add.s32 	%r796, %r208, %r235;
	mul.wide.u32 	%rd126, %r796, 4;
	add.s64 	%rd127, %rd85, %rd126;
	ld.shared.u32 	%r241, [%rd127];
	add.s32 	%r797, %r209, %r235;
	mul.wide.u32 	%rd128, %r797, 4;
	add.s64 	%rd129, %rd85, %rd128;
	ld.shared.u32 	%r242, [%rd129];
	add.s32 	%r798, %r210, %r235;
	mul.wide.u32 	%rd130, %r798, 4;
	add.s64 	%rd131, %rd85, %rd130;
	ld.shared.u32 	%r243, [%rd131];
	add.s32 	%r799, %r211, %r235;
	mul.wide.u32 	%rd132, %r799, 4;
	add.s64 	%rd133, %rd85, %rd132;
	ld.shared.u32 	%r244, [%rd133];
	add.s32 	%r800, %r212, %r235;
	mul.wide.u32 	%rd134, %r800, 4;
	add.s64 	%rd135, %rd85, %rd134;
	ld.shared.u32 	%r245, [%rd135];
	add.s32 	%r801, %r213, %r235;
	mul.wide.s32 	%rd136, %r801, 4;
	add.s64 	%rd137, %rd85, %rd136;
	ld.shared.u32 	%r246, [%rd137];
	bar.sync 	0;
	shfl.sync.idx.b32	%r247, %r190, 0, 31, -1;
	shfl.sync.idx.b32	%r248, %r190, 1, 31, -1;
	shfl.sync.idx.b32	%r249, %r190, 2, 31, -1;
	shfl.sync.idx.b32	%r250, %r190, 3, 31, -1;
	shfl.sync.idx.b32	%r251, %r190, 4, 31, -1;
	shfl.sync.idx.b32	%r252, %r190, 5, 31, -1;
	shfl.sync.idx.b32	%r253, %r190, 6, 31, -1;
	shfl.sync.idx.b32	%r254, %r190, 7, 31, -1;
	shfl.sync.idx.b32	%r255, %r190, 8, 31, -1;
	shfl.sync.idx.b32	%r256, %r190, 9, 31, -1;
	shfl.sync.idx.b32	%r257, %r190, 10, 31, -1;
	shfl.sync.idx.b32	%r258, %r190, 11, 31, -1;
	shfl.sync.idx.b32	%r259, %r190, 12, 31, -1;
	shfl.sync.idx.b32	%r260, %r190, 13, 31, -1;
	shfl.sync.idx.b32	%r261, %r190, 14, 31, -1;
	shfl.sync.idx.b32	%r262, %r190, 15, 31, -1;
	setp.eq.s32 	%p265, %r247, 999999999;
	@%p265 bra 	$L__BB0_145;
// %bb.200:                             // %oksrem2312
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r802, %r247, %r235;
	mul.wide.s32 	%rd138, %r802, 4;
	add.s64 	%rd140, %rd85, %rd138;
	st.shared.u32 	[%rd140], %r236;
	setp.eq.s32 	%p266, %r248, 999999999;
	@%p266 bra 	$L__BB0_146;
// %bb.201:                             // %oksrem2380
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r803, %r248, %r235;
	mul.wide.s32 	%rd141, %r803, 4;
	add.s64 	%rd143, %rd85, %rd141;
	st.shared.u32 	[%rd143], %r237;
	setp.eq.s32 	%p267, %r249, 999999999;
	@%p267 bra 	$L__BB0_147;
// %bb.202:                             // %oksrem2448
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r804, %r249, %r235;
	mul.wide.s32 	%rd144, %r804, 4;
	add.s64 	%rd146, %rd85, %rd144;
	st.shared.u32 	[%rd146], %r238;
	setp.eq.s32 	%p268, %r250, 999999999;
	@%p268 bra 	$L__BB0_148;
// %bb.203:                             // %oksrem2516
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r805, %r250, %r235;
	mul.wide.s32 	%rd147, %r805, 4;
	add.s64 	%rd149, %rd85, %rd147;
	st.shared.u32 	[%rd149], %r239;
	setp.eq.s32 	%p269, %r251, 999999999;
	@%p269 bra 	$L__BB0_149;
// %bb.204:                             // %oksrem2584
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r806, %r251, %r235;
	mul.wide.s32 	%rd150, %r806, 4;
	add.s64 	%rd152, %rd85, %rd150;
	st.shared.u32 	[%rd152], %r240;
	setp.eq.s32 	%p270, %r252, 999999999;
	@%p270 bra 	$L__BB0_150;
// %bb.205:                             // %oksrem2652
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r807, %r252, %r235;
	mul.wide.s32 	%rd153, %r807, 4;
	add.s64 	%rd155, %rd85, %rd153;
	st.shared.u32 	[%rd155], %r241;
	setp.eq.s32 	%p271, %r253, 999999999;
	@%p271 bra 	$L__BB0_151;
// %bb.206:                             // %oksrem2720
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r808, %r253, %r235;
	mul.wide.s32 	%rd156, %r808, 4;
	add.s64 	%rd158, %rd85, %rd156;
	st.shared.u32 	[%rd158], %r242;
	setp.eq.s32 	%p272, %r254, 999999999;
	@%p272 bra 	$L__BB0_152;
// %bb.207:                             // %oksrem2788
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r809, %r254, %r235;
	mul.wide.s32 	%rd159, %r809, 4;
	add.s64 	%rd161, %rd85, %rd159;
	st.shared.u32 	[%rd161], %r243;
	setp.eq.s32 	%p273, %r255, 999999999;
	@%p273 bra 	$L__BB0_153;
// %bb.208:                             // %oksrem2856
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r810, %r255, %r235;
	mul.wide.s32 	%rd162, %r810, 4;
	add.s64 	%rd164, %rd85, %rd162;
	st.shared.u32 	[%rd164], %r244;
	setp.eq.s32 	%p274, %r256, 999999999;
	@%p274 bra 	$L__BB0_154;
// %bb.209:                             // %oksrem2924
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r811, %r256, %r235;
	mul.wide.s32 	%rd165, %r811, 4;
	add.s64 	%rd167, %rd85, %rd165;
	st.shared.u32 	[%rd167], %r245;
	setp.eq.s32 	%p275, %r257, 999999999;
	@%p275 bra 	$L__BB0_155;
// %bb.210:                             // %oksrem2993
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.gt.u32 	%p276, %r4, 3;
	selp.b32 	%r812, 0, %r246, %p276;
	add.s32 	%r813, %r257, %r235;
	mul.wide.s32 	%rd168, %r813, 4;
	add.s64 	%rd170, %rd85, %rd168;
	st.shared.u32 	[%rd170], %r812;
	setp.eq.s32 	%p277, %r258, 999999999;
	@%p277 bra 	$L__BB0_156;
// %bb.211:                             // %oksrem3061
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r814, %r258, %r235;
	mul.wide.s32 	%rd171, %r814, 4;
	add.s64 	%rd173, %rd85, %rd171;
	mov.u32 	%r815, 0;
	st.shared.u32 	[%rd173], %r815;
	setp.eq.s32 	%p278, %r259, 999999999;
	@%p278 bra 	$L__BB0_157;
// %bb.212:                             // %oksrem3128
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r816, %r259, %r235;
	mul.wide.s32 	%rd174, %r816, 4;
	add.s64 	%rd176, %rd85, %rd174;
	st.shared.u32 	[%rd176], %r815;
	setp.eq.s32 	%p279, %r260, 999999999;
	@%p279 bra 	$L__BB0_158;
// %bb.213:                             // %oksrem3195
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r818, %r260, %r235;
	mul.wide.s32 	%rd177, %r818, 4;
	add.s64 	%rd179, %rd85, %rd177;
	st.shared.u32 	[%rd179], %r815;
	setp.eq.s32 	%p280, %r261, 999999999;
	@%p280 bra 	$L__BB0_159;
// %bb.214:                             // %oksrem3262
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r820, %r261, %r235;
	mul.wide.s32 	%rd180, %r820, 4;
	add.s64 	%rd182, %rd85, %rd180;
	st.shared.u32 	[%rd182], %r815;
	setp.eq.s32 	%p281, %r262, 999999999;
	@%p281 bra 	$L__BB0_160;
// %bb.215:                             // %oksrem3329
                                        //   in Loop: Header=BB0_198 Depth=1
	setp.eq.s32 	%p282, %r191, 3;
	add.s32 	%r823, %r262, %r235;
	mul.wide.s32 	%rd183, %r823, 4;
	add.s64 	%rd185, %rd85, %rd183;
	st.shared.u32 	[%rd185], %r815;
	bar.sync 	0;
	mov.u32 	%r92, %r815;
	mov.u32 	%r93, %r815;
	mov.u32 	%r94, %r815;
	mov.u32 	%r95, %r815;
	mov.u32 	%r96, %r815;
	mov.u32 	%r97, %r815;
	mov.u32 	%r98, %r815;
	mov.u32 	%r99, %r815;
	mov.u32 	%r100, %r815;
	mov.u32 	%r101, %r815;
	mov.u32 	%r102, %r815;
	mov.u32 	%r103, %r815;
	mov.u32 	%r104, %r815;
	mov.u32 	%r105, %r815;
	mov.u32 	%r106, %r815;
	mov.u32 	%r107, %r815;
	@%p282 bra 	$L__BB0_161;
// %bb.216:                             // %oksrem3378
                                        //   in Loop: Header=BB0_198 Depth=1
	add.s32 	%r263, %r234, %r214;
	ld.shared.u32 	%r92, [%rd24];
	ld.shared.u32 	%r93, [%rd25];
	ld.shared.u32 	%r94, [%rd26+12];
	ld.shared.u32 	%r95, [%rd27+12];
	ld.shared.u32 	%r96, [%rd26+24];
	ld.shared.u32 	%r97, [%rd27+24];
	ld.shared.u32 	%r98, [%rd26+36];
	ld.shared.u32 	%r99, [%rd27+36];
	add.s32 	%r824, %r263, 12;
	mul.hi.u32 	%r825, %r824, -1431655765;
	shr.u32 	%r826, %r825, 4;
	mul.lo.s32 	%r827, %r826, 24;
	sub.s32 	%r828, %r824, %r827;
	add.s32 	%r829, %r215, %r828;
	mul.wide.u32 	%rd186, %r829, 4;
	add.s64 	%rd188, %rd85, %rd186;
	ld.shared.u32 	%r100, [%rd188];
	add.s32 	%r830, %r216, %r828;
	mul.wide.u32 	%rd189, %r830, 4;
	add.s64 	%rd190, %rd85, %rd189;
	ld.shared.u32 	%r101, [%rd190];
	ld.shared.u32 	%r102, [%rd26+60];
	ld.shared.u32 	%r103, [%rd27+60];
	cvt.u16.u32 	%rs75, %r263;
	add.s16 	%rs76, %rs75, 18;
	mul.hi.s16 	%rs77, %rs76, 10923;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 2;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 24;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.s32.s16 	%r831, %rs82;
	add.s32 	%r832, %r215, %r831;
	mul.wide.s32 	%rd191, %r832, 4;
	add.s64 	%rd192, %rd85, %rd191;
	ld.shared.u32 	%r104, [%rd192];
	add.s32 	%r833, %r216, %r831;
	mul.wide.u32 	%rd193, %r833, 4;
	add.s64 	%rd194, %rd85, %rd193;
	ld.shared.u32 	%r105, [%rd194];
	add.s16 	%rs83, %rs75, 21;
	mul.hi.s16 	%rs84, %rs83, 10923;
	shr.u16 	%rs85, %rs84, 15;
	shr.s16 	%rs86, %rs84, 2;
	add.s16 	%rs87, %rs86, %rs85;
	mul.lo.s16 	%rs88, %rs87, 24;
	sub.s16 	%rs89, %rs83, %rs88;
	cvt.s32.s16 	%r834, %rs89;
	add.s32 	%r835, %r215, %r834;
	mul.wide.s32 	%rd195, %r835, 4;
	add.s64 	%rd196, %rd85, %rd195;
	ld.shared.u32 	%r106, [%rd196];
	add.s32 	%r836, %r216, %r834;
	mul.wide.u32 	%rd197, %r836, 4;
	add.s64 	%rd198, %rd85, %rd197;
	ld.shared.u32 	%r107, [%rd198];
$L__BB0_161:                            // %L10559
                                        //   in Loop: Header=BB0_198 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r111, %r815;
	bra.uni 	$L__BB0_162;
$L__BB0_164:                            // %L25420
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s32 	%r111, %r111, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p293, %r111, 24;
	@%p293 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_165;
$L__BB0_162:                            // %L10577
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p283, %r111, 0;
	selp.b32 	%r1230, %r92, 0, %p283;
	setp.eq.s32 	%p284, %r111, 6;
	selp.b32 	%r1231, %r96, %r1230, %p284;
	setp.eq.s32 	%p285, %r111, 12;
	selp.b32 	%r1232, %r100, %r1231, %p285;
	setp.eq.s32 	%p286, %r111, 18;
	selp.b32 	%r1233, %r104, %r1232, %p286;
	selp.b32 	%r1234, %r93, 0, %p283;
	selp.b32 	%r1235, %r97, %r1234, %p284;
	selp.b32 	%r1236, %r101, %r1235, %p285;
	selp.b32 	%r1237, %r105, %r1236, %p286;
	selp.b32 	%r1238, %r94, 0, %p283;
	selp.b32 	%r1239, %r98, %r1238, %p284;
	selp.b32 	%r1240, %r102, %r1239, %p285;
	selp.b32 	%r1241, %r106, %r1240, %p286;
	selp.b32 	%r1242, %r95, 0, %p283;
	selp.b32 	%r1243, %r99, %r1242, %p284;
	selp.b32 	%r1244, %r103, %r1243, %p285;
	selp.b32 	%r1245, %r107, %r1244, %p286;
	mov.u16 	%rs127, 25600;
	// begin inline asm
	mov.b32 %r843, {%rs127, %rs127};
	// end inline asm
	mov.u16 	%rs129, 21504;
	// begin inline asm
	mov.b32 %r854, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r842, %r1233, -2004318072;
	mov.u32 	%r979, 983055;
	// begin inline asm
	lop3.b32 %r840, %r979, %r842, %r843, 202;
	// end inline asm
	mov.u16 	%rs133, 18432;
	// begin inline asm
	mov.b32 %r844, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r845, %r843, %r844;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r848, %r840, %r845;
	// end inline asm
	mov.u32 	%r990, 15728880;
	// begin inline asm
	lop3.b32 %r851, %r990, %r842, %r854, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r855, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r856, %r854, %r855;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r859, %r851, %r856;
	// end inline asm
	// begin inline asm
	mov.b32 %r889, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r900, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r888, %r1237, -2004318072;
	// begin inline asm
	lop3.b32 %r886, %r979, %r888, %r889, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r890, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r891, %r889, %r890;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r894, %r886, %r891;
	// end inline asm
	// begin inline asm
	lop3.b32 %r897, %r990, %r888, %r900, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r901, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r902, %r900, %r901;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r905, %r897, %r902;
	// end inline asm
	// begin inline asm
	mov.b32 %r935, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r946, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r934, %r1241, -2004318072;
	// begin inline asm
	lop3.b32 %r932, %r979, %r934, %r935, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r936, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r937, %r935, %r936;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r940, %r932, %r937;
	// end inline asm
	// begin inline asm
	lop3.b32 %r943, %r990, %r934, %r946, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r947, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r948, %r946, %r947;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r951, %r943, %r948;
	// end inline asm
	// begin inline asm
	mov.b32 %r981, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r992, {%rs129, %rs129};
	// end inline asm
	xor.b32  	%r980, %r1245, -2004318072;
	// begin inline asm
	lop3.b32 %r978, %r979, %r980, %r981, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r982, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r983, %r981, %r982;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r986, %r978, %r983;
	// end inline asm
	// begin inline asm
	lop3.b32 %r989, %r990, %r980, %r992, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r993, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r994, %r992, %r993;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r997, %r989, %r994;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r848;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1022, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r894;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1025, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r859;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1028, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r195;
    mov.b32 {%r2re, %r2im}, %r905;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1031, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r940;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1034, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r986;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1037, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r951;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1040, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r195;
    mov.b32 {%r2re, %r2im}, %r997;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1043, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1046, %r1047}, {%r334, %r337}, {%r1022}, {%r815, %r815};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1053, %r1054}, {%r334, %r337}, {%r1025}, {%r815, %r815};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1060, %r1061}, {%r334, %r337}, {%r1028}, {%r815, %r815};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1067, %r1068}, {%r334, %r337}, {%r1031}, {%r815, %r815};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1074, %r1075}, {%r334, %r337}, {%r1034}, {%r815, %r815};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1081, %r1082}, {%r334, %r337}, {%r1037}, {%r815, %r815};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1088, %r1089}, {%r334, %r337}, {%r1040}, {%r815, %r815};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1095, %r1096}, {%r334, %r337}, {%r1043}, {%r815, %r815};
	// end inline asm
	@%p1 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_163;
$L__BB0_217:                            // %pass4747
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1102, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1104, %r1102, %r1047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1107, %r386, %r1046, %r1104;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1111, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1113, %r1111, %r1054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1116, %r386, %r1053, %r1113;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1120, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1122, %r1120, %r1061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1125, %r386, %r1060, %r1122;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1129, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1131, %r1129, %r1068;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1134, %r386, %r1067, %r1131;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1138, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1140, %r1138, %r1075;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1143, %r386, %r1074, %r1140;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1147, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1149, %r1147, %r1082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1152, %r386, %r1081, %r1149;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1156, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1158, %r1156, %r1089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1161, %r386, %r1088, %r1158;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1165, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1167, %r1165, %r1096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1170, %r386, %r1095, %r1167;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1174, %r389, %r1046;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1177, %r386, %r1047, %r1174;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1181, %r389, %r1053;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1184, %r386, %r1054, %r1181;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1188, %r389, %r1060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1191, %r386, %r1061, %r1188;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1195, %r389, %r1067;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1198, %r386, %r1068, %r1195;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1202, %r389, %r1074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1205, %r386, %r1075, %r1202;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1209, %r389, %r1081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1212, %r386, %r1082, %r1209;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1216, %r389, %r1088;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1219, %r386, %r1089, %r1216;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1223, %r389, %r1095;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1226, %r386, %r1096, %r1223;
	// end inline asm
	setp.gt.u32 	%p287, %r310, 11;
	mov.u32 	%r1316, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1319, %r1320}, {%r430, %r433}, {%r1107, %r1177}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1327, %r1328}, {%r430, %r433}, {%r1116, %r1184}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1335, %r1336}, {%r430, %r433}, {%r1125, %r1191}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1343, %r1344}, {%r430, %r433}, {%r1134, %r1198}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1351, %r1352}, {%r430, %r433}, {%r1143, %r1205}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1359, %r1360}, {%r430, %r433}, {%r1152, %r1212}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1367, %r1368}, {%r430, %r433}, {%r1161, %r1219}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1375, %r1376}, {%r430, %r433}, {%r1170, %r1226}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r280, %r1319, %r1320, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r281, %r1319, %r1320, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r282, %r1327, %r1328, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r283, %r1327, %r1328, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r284, %r1335, %r1336, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r285, %r1335, %r1336, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r286, %r1343, %r1344, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r287, %r1343, %r1344, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r288, %r1351, %r1352, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r289, %r1351, %r1352, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r290, %r1359, %r1360, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r291, %r1359, %r1360, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r292, %r1367, %r1368, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r293, %r1367, %r1368, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r294, %r1375, %r1376, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r295, %r1375, %r1376, %r733;
	// end inline asm
	add.s16 	%rs138, %rs9, %rs3;
	add.s16 	%rs139, %rs138, -5;
	mul.hi.s16 	%rs140, %rs139, 10923;
	shr.u16 	%rs141, %rs140, 15;
	add.s16 	%rs142, %rs140, %rs141;
	mul.lo.s16 	%rs143, %rs142, 6;
	sub.s16 	%rs144, %rs139, %rs143;
	mul.wide.s16 	%r1382, %rs144, 16;
	add.s32 	%r1383, %r221, %r1382;
	mul.wide.s32 	%rd201, %r1383, 4;
	add.s64 	%rd28, %rd85, %rd201;
	st.shared.u32 	[%rd28], %r280;
	add.s32 	%r1384, %r222, %r1382;
	mul.wide.u32 	%rd203, %r1384, 4;
	add.s64 	%rd29, %rd85, %rd203;
	st.shared.u32 	[%rd29], %r281;
	add.s32 	%r1385, %r223, %r1382;
	mul.wide.s32 	%rd204, %r1385, 4;
	add.s64 	%rd30, %rd85, %rd204;
	st.shared.u32 	[%rd30], %r282;
	add.s32 	%r1386, %r224, %r1382;
	mul.wide.u32 	%rd205, %r1386, 4;
	add.s64 	%rd31, %rd85, %rd205;
	st.shared.u32 	[%rd31], %r283;
	cvt.s64.s32 	%rd206, %r1382;
	cvt.u64.u32 	%rd207, %r219;
	cvt.u64.u32 	%rd208, %r218;
	cvt.u64.u32 	%rd209, %r217;
	cvt.u64.u32 	%rd210, %r220;
	add.s64 	%rd211, %rd210, %rd209;
	add.s64 	%rd212, %rd211, %rd208;
	add.s64 	%rd32, %rd212, %rd207;
	add.s64 	%rd213, %rd32, %rd206;
	shl.b64 	%rd214, %rd213, 2;
	add.s64 	%rd33, %rd85, %rd214;
	st.shared.u32 	[%rd33+32], %r284;
	add.s32 	%r1387, %r225, %r1382;
	mul.wide.u32 	%rd215, %r1387, 4;
	add.s64 	%rd34, %rd85, %rd215;
	st.shared.u32 	[%rd34], %r285;
	add.s32 	%r1388, %r226, %r1382;
	mul.wide.s32 	%rd216, %r1388, 4;
	add.s64 	%rd35, %rd85, %rd216;
	st.shared.u32 	[%rd35], %r286;
	add.s32 	%r1389, %r227, %r1382;
	mul.wide.u32 	%rd217, %r1389, 4;
	add.s64 	%rd36, %rd85, %rd217;
	st.shared.u32 	[%rd36], %r287;
	add.s16 	%rs145, %rs138, -2;
	mul.hi.s16 	%rs146, %rs145, 10923;
	shr.u16 	%rs147, %rs146, 15;
	add.s16 	%rs148, %rs146, %rs147;
	mul.lo.s16 	%rs149, %rs148, 6;
	sub.s16 	%rs150, %rs145, %rs149;
	mul.wide.s16 	%r1390, %rs150, 16;
	add.s32 	%r1391, %r221, %r1390;
	mul.wide.s32 	%rd218, %r1391, 4;
	add.s64 	%rd37, %rd85, %rd218;
	st.shared.u32 	[%rd37], %r288;
	add.s32 	%r1392, %r222, %r1390;
	mul.wide.u32 	%rd219, %r1392, 4;
	add.s64 	%rd38, %rd85, %rd219;
	st.shared.u32 	[%rd38], %r289;
	add.s32 	%r1393, %r223, %r1390;
	mul.wide.s32 	%rd220, %r1393, 4;
	add.s64 	%rd39, %rd85, %rd220;
	st.shared.u32 	[%rd39], %r290;
	add.s32 	%r1394, %r224, %r1390;
	mul.wide.u32 	%rd221, %r1394, 4;
	add.s64 	%rd40, %rd85, %rd221;
	st.shared.u32 	[%rd40], %r291;
	cvt.s64.s32 	%rd222, %r1390;
	add.s64 	%rd223, %rd32, %rd222;
	shl.b64 	%rd224, %rd223, 2;
	add.s64 	%rd41, %rd85, %rd224;
	st.shared.u32 	[%rd41+32], %r292;
	add.s32 	%r1395, %r225, %r1390;
	mul.wide.u32 	%rd225, %r1395, 4;
	add.s64 	%rd42, %rd85, %rd225;
	st.shared.u32 	[%rd42], %r293;
	add.s32 	%r1396, %r226, %r1390;
	mul.wide.s32 	%rd226, %r1396, 4;
	add.s64 	%rd43, %rd85, %rd226;
	st.shared.u32 	[%rd43], %r294;
	add.s32 	%r1397, %r227, %r1390;
	mul.wide.u32 	%rd227, %r1397, 4;
	add.s64 	%rd44, %rd85, %rd227;
	st.shared.u32 	[%rd44], %r295;
	@%p287 bra 	$L__BB0_219;
// %bb.218:                             // %oksrem7025
                                        //   in Loop: Header=BB0_162 Depth=2
	st.shared.u32 	[%rd28], %r280;
	st.shared.u32 	[%rd29], %r281;
	st.shared.u32 	[%rd30], %r282;
	st.shared.u32 	[%rd31], %r283;
	st.shared.u32 	[%rd33+32], %r284;
	st.shared.u32 	[%rd34], %r285;
	st.shared.u32 	[%rd35], %r286;
	st.shared.u32 	[%rd36], %r287;
	st.shared.u32 	[%rd37], %r288;
	st.shared.u32 	[%rd38], %r289;
	st.shared.u32 	[%rd39], %r290;
	st.shared.u32 	[%rd40], %r291;
	st.shared.u32 	[%rd41+32], %r292;
	st.shared.u32 	[%rd42], %r293;
	st.shared.u32 	[%rd43], %r294;
	st.shared.u32 	[%rd44], %r295;
$L__BB0_219:                            // %L19966
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s16 	%rs151, %rs3, -5;
	mul.hi.s16 	%rs152, %rs151, 10923;
	shr.u16 	%rs153, %rs152, 15;
	add.s16 	%rs154, %rs152, %rs153;
	mul.lo.s16 	%rs155, %rs154, 6;
	sub.s16 	%rs156, %rs151, %rs155;
	mul.wide.s16 	%r1444, %rs156, 16;
	add.s32 	%r1445, %r228, %r1444;
	mul.wide.s32 	%rd228, %r1445, 4;
	add.s64 	%rd230, %rd85, %rd228;
	ld.shared.u32 	%r1402, [%rd230];
	add.s32 	%r1446, %r229, %r1444;
	mul.wide.s32 	%rd231, %r1446, 4;
	add.s64 	%rd232, %rd85, %rd231;
	ld.shared.u32 	%r1409, [%rd232];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1398, %r1399}, {%r442, %r445}, {%r1402}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1405, %r1406}, {%r442, %r445}, {%r1409}, {%r1316, %r1316};
	// end inline asm
	@%p288 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_220;
$L__BB0_221:                            // %pass9516
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1412, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1414, %r1412, %r1399;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1417, %r480, %r1398, %r1414;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1421, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1423, %r1421, %r1406;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1426, %r480, %r1405, %r1423;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1430, %r483, %r1398;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1433, %r480, %r1399, %r1430;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1437, %r483, %r1405;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1440, %r480, %r1406, %r1437;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1466, %r1469}, {%r526, %r529}, {%r1417, %r1433}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1473, %r1477}, {%r526, %r529}, {%r1426, %r1440}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1465, %r1466, %r1466;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1468, %r1469, %r1469, %r1465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1472, %r1473, %r1473, %r1468;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1476, %r1477, %r1477, %r1472;
	// end inline asm
	mov.u32 	%r1896, 425007445;
	// begin inline asm
	fma.rn.f16x2 %r1480, %r1896, %r1476, %r110;
	// end inline asm
	add.s32 	%r1899, %r88, %r111;
	add.s32 	%r1900, %r1899, 1;
	mul.hi.u32 	%r1901, %r1900, -1431655765;
	shr.u32 	%r1902, %r1901, 2;
	mul.lo.s32 	%r1903, %r1902, 6;
	sub.s32 	%r1904, %r1900, %r1903;
	shl.b32 	%r1905, %r1904, 4;
	add.s32 	%r1906, %r228, %r1905;
	mul.wide.u32 	%rd235, %r1906, 4;
	add.s64 	%rd237, %rd85, %rd235;
	ld.shared.u32 	%r1488, [%rd237];
	add.s32 	%r1907, %r229, %r1905;
	mul.wide.u32 	%rd238, %r1907, 4;
	add.s64 	%rd239, %rd85, %rd238;
	ld.shared.u32 	%r1495, [%rd239];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1505, %r1502}, {%r442, %r445}, {%r1488}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1514, %r1511}, {%r442, %r445}, {%r1495}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1498, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1500, %r1498, %r1502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1503, %r480, %r1505, %r1500;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1507, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1509, %r1507, %r1511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1512, %r480, %r1514, %r1509;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1516, %r483, %r1505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1519, %r480, %r1502, %r1516;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1523, %r483, %r1514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1526, %r480, %r1511, %r1523;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1549, %r1552}, {%r526, %r529}, {%r1503, %r1519}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1556, %r1560}, {%r526, %r529}, {%r1512, %r1526}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1548, %r1549, %r1549;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1551, %r1552, %r1552, %r1548;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1555, %r1556, %r1556, %r1551;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1559, %r1560, %r1560, %r1555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1563, %r1896, %r1559, %r1480;
	// end inline asm
	add.s16 	%rs157, %rs3, -3;
	mul.hi.s16 	%rs158, %rs157, 10923;
	shr.u16 	%rs159, %rs158, 15;
	add.s16 	%rs160, %rs158, %rs159;
	mul.lo.s16 	%rs161, %rs160, 6;
	sub.s16 	%rs162, %rs157, %rs161;
	mul.wide.s16 	%r1908, %rs162, 16;
	add.s32 	%r1909, %r228, %r1908;
	mul.wide.s32 	%rd240, %r1909, 4;
	add.s64 	%rd241, %rd85, %rd240;
	ld.shared.u32 	%r1571, [%rd241];
	add.s32 	%r1910, %r229, %r1908;
	mul.wide.s32 	%rd242, %r1910, 4;
	add.s64 	%rd243, %rd85, %rd242;
	ld.shared.u32 	%r1578, [%rd243];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1588, %r1585}, {%r442, %r445}, {%r1571}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1597, %r1594}, {%r442, %r445}, {%r1578}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1581, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1583, %r1581, %r1585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1586, %r480, %r1588, %r1583;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1590, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1592, %r1590, %r1594;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1595, %r480, %r1597, %r1592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1599, %r483, %r1588;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1602, %r480, %r1585, %r1599;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1606, %r483, %r1597;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1609, %r480, %r1594, %r1606;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1632, %r1635}, {%r526, %r529}, {%r1586, %r1602}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1639, %r1643}, {%r526, %r529}, {%r1595, %r1609}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1631, %r1632, %r1632;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1634, %r1635, %r1635, %r1631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1638, %r1639, %r1639, %r1634;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1642, %r1643, %r1643, %r1638;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1646, %r1896, %r1642, %r1563;
	// end inline asm
	add.s16 	%rs163, %rs3, -2;
	mul.hi.s16 	%rs164, %rs163, 10923;
	shr.u16 	%rs165, %rs164, 15;
	add.s16 	%rs166, %rs164, %rs165;
	mul.lo.s16 	%rs167, %rs166, 6;
	sub.s16 	%rs168, %rs163, %rs167;
	mul.wide.s16 	%r1911, %rs168, 16;
	add.s32 	%r1912, %r228, %r1911;
	mul.wide.s32 	%rd244, %r1912, 4;
	add.s64 	%rd245, %rd85, %rd244;
	ld.shared.u32 	%r1654, [%rd245];
	add.s32 	%r1913, %r229, %r1911;
	mul.wide.s32 	%rd246, %r1913, 4;
	add.s64 	%rd247, %rd85, %rd246;
	ld.shared.u32 	%r1661, [%rd247];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1671, %r1668}, {%r442, %r445}, {%r1654}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1680, %r1677}, {%r442, %r445}, {%r1661}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1664, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1666, %r1664, %r1668;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1669, %r480, %r1671, %r1666;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1673, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1675, %r1673, %r1677;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1678, %r480, %r1680, %r1675;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1682, %r483, %r1671;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1685, %r480, %r1668, %r1682;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1689, %r483, %r1680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1692, %r480, %r1677, %r1689;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1715, %r1718}, {%r526, %r529}, {%r1669, %r1685}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1722, %r1726}, {%r526, %r529}, {%r1678, %r1692}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1714, %r1715, %r1715;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1717, %r1718, %r1718, %r1714;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1721, %r1722, %r1722, %r1717;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1725, %r1726, %r1726, %r1721;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1729, %r1896, %r1725, %r1646;
	// end inline asm
	add.s16 	%rs169, %rs3, -1;
	mul.hi.s16 	%rs170, %rs169, 10923;
	shr.u16 	%rs171, %rs170, 15;
	add.s16 	%rs172, %rs170, %rs171;
	mul.lo.s16 	%rs173, %rs172, 6;
	sub.s16 	%rs174, %rs169, %rs173;
	mul.wide.s16 	%r1914, %rs174, 16;
	add.s32 	%r1915, %r228, %r1914;
	mul.wide.s32 	%rd248, %r1915, 4;
	add.s64 	%rd249, %rd85, %rd248;
	ld.shared.u32 	%r1737, [%rd249];
	add.s32 	%r1916, %r229, %r1914;
	mul.wide.s32 	%rd250, %r1916, 4;
	add.s64 	%rd251, %rd85, %rd250;
	ld.shared.u32 	%r1744, [%rd251];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1754, %r1751}, {%r442, %r445}, {%r1737}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1763, %r1760}, {%r442, %r445}, {%r1744}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1747, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1749, %r1747, %r1751;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1752, %r480, %r1754, %r1749;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1756, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1758, %r1756, %r1760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1761, %r480, %r1763, %r1758;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1765, %r483, %r1754;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1768, %r480, %r1751, %r1765;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1772, %r483, %r1763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1775, %r480, %r1760, %r1772;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1798, %r1801}, {%r526, %r529}, {%r1752, %r1768}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1805, %r1809}, {%r526, %r529}, {%r1761, %r1775}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1797, %r1798, %r1798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1800, %r1801, %r1801, %r1797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1804, %r1805, %r1805, %r1800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1808, %r1809, %r1809, %r1804;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1812, %r1896, %r1808, %r1729;
	// end inline asm
	mul.hi.s16 	%rs175, %rs3, 10923;
	shr.u16 	%rs176, %rs175, 15;
	add.s16 	%rs177, %rs175, %rs176;
	mul.lo.s16 	%rs178, %rs177, 6;
	sub.s16 	%rs179, %rs3, %rs178;
	mul.wide.s16 	%r1917, %rs179, 16;
	add.s32 	%r1918, %r228, %r1917;
	mul.wide.s32 	%rd252, %r1918, 4;
	add.s64 	%rd253, %rd85, %rd252;
	ld.shared.u32 	%r1820, [%rd253];
	add.s32 	%r1919, %r229, %r1917;
	mul.wide.s32 	%rd254, %r1919, 4;
	add.s64 	%rd255, %rd85, %rd254;
	ld.shared.u32 	%r1827, [%rd255];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1837, %r1834}, {%r442, %r445}, {%r1820}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1846, %r1843}, {%r442, %r445}, {%r1827}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1830, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1832, %r1830, %r1834;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1835, %r480, %r1837, %r1832;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1839, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1841, %r1839, %r1843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1844, %r480, %r1846, %r1841;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1848, %r483, %r1837;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1851, %r480, %r1834, %r1848;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1855, %r483, %r1846;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1858, %r480, %r1843, %r1855;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1881, %r1884}, {%r526, %r529}, {%r1835, %r1851}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1888, %r1892}, {%r526, %r529}, {%r1844, %r1858}, {%r1316, %r1316}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1880, %r1881, %r1881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1883, %r1884, %r1884, %r1880;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r1888, %r1888, %r1883;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1891, %r1892, %r1892, %r1887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1896, %r1891, %r1812;
	// end inline asm
	add.s32 	%r108, %r108, 6;
	setp.ne.s32 	%p289, %r108, 48;
	@%p289 bra 	$L__BB0_164;
// %bb.222:                             // %pass11500
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1921, %r109, 786432;
	or.b32  	%r1922, %r230, %r1921;
	cvt.u64.u32 	%rd256, %r1922;
	add.s64 	%rd257, %rd256, %rd23;
	mul.hi.s64 	%rd258, %rd257, 3074457345618258603;
	shr.u64 	%rd259, %rd258, 63;
	shr.s64 	%rd260, %rd258, 27;
	add.s64 	%rd261, %rd260, %rd259;
	setp.lt.s64 	%p290, %rd257, 0;
	mul.lo.s64 	%rd262, %rd261, 805306368;
	setp.ne.s64 	%p291, %rd262, %rd257;
	and.pred  	%p292, %p290, %p291;
	selp.s64 	%rd263, -1, 0, %p292;
	add.s64 	%rd264, %rd261, %rd263;
	mul.lo.s64 	%rd265, %rd264, -805306368;
	add.s64 	%rd266, %rd265, %rd257;
	shl.b64 	%rd267, %rd266, 2;
	add.s64 	%rd268, %rd4, %rd267;
	st.global.u32 	[%rd268], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, 0;
	mov.u32 	%r110, %r108;
	bra.uni 	$L__BB0_164;
$L__BB0_165:                            // %L25441.preheader
                                        //   in Loop: Header=BB0_198 Depth=1
	mov.u16 	%rs280, %rs1;
	mov.u32 	%r3072, %r1316;
	bra.uni 	$L__BB0_166;
$L__BB0_167:                            // %L34830
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s16 	%rs242, %rs280, -5;
	mul.hi.s16 	%rs243, %rs242, 10923;
	shr.u16 	%rs244, %rs243, 15;
	add.s16 	%rs245, %rs243, %rs244;
	mul.lo.s16 	%rs246, %rs245, 6;
	sub.s16 	%rs247, %rs242, %rs246;
	mul.wide.s16 	%r2986, %rs247, 16;
	add.s32 	%r2987, %r228, %r2986;
	mul.wide.s32 	%rd290, %r2987, 4;
	add.s64 	%rd292, %rd85, %rd290;
	ld.shared.u32 	%r2492, [%rd292];
	add.s32 	%r2988, %r229, %r2986;
	mul.wide.s32 	%rd293, %r2988, 4;
	add.s64 	%rd294, %rd85, %rd293;
	ld.shared.u32 	%r2499, [%rd294];
	mov.u32 	%r2965, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2509, %r2506}, {%r442, %r445}, {%r2492}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2518, %r2515}, {%r442, %r445}, {%r2499}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2502, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2504, %r2502, %r2506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2507, %r480, %r2509, %r2504;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2511, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2513, %r2511, %r2515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2516, %r480, %r2518, %r2513;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2520, %r483, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2523, %r480, %r2506, %r2520;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2527, %r483, %r2518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2530, %r480, %r2515, %r2527;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2553, %r2556}, {%r526, %r529}, {%r2507, %r2523}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2560, %r2564}, {%r526, %r529}, {%r2516, %r2530}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2552, %r2553, %r2553;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2555, %r2556, %r2556, %r2552;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2559, %r2560, %r2560, %r2555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2563, %r2564, %r2564, %r2559;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2567, %r1896, %r2563, %r110;
	// end inline asm
	add.s16 	%rs248, %rs280, -4;
	mul.hi.s16 	%rs249, %rs248, 10923;
	shr.u16 	%rs250, %rs249, 15;
	add.s16 	%rs251, %rs249, %rs250;
	mul.lo.s16 	%rs252, %rs251, 6;
	sub.s16 	%rs253, %rs248, %rs252;
	mul.wide.s16 	%r2989, %rs253, 16;
	add.s32 	%r2990, %r228, %r2989;
	mul.wide.s32 	%rd295, %r2990, 4;
	add.s64 	%rd296, %rd85, %rd295;
	ld.shared.u32 	%r2575, [%rd296];
	add.s32 	%r2991, %r229, %r2989;
	mul.wide.s32 	%rd297, %r2991, 4;
	add.s64 	%rd298, %rd85, %rd297;
	ld.shared.u32 	%r2582, [%rd298];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2592, %r2589}, {%r442, %r445}, {%r2575}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2601, %r2598}, {%r442, %r445}, {%r2582}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2585, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2587, %r2585, %r2589;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2590, %r480, %r2592, %r2587;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2594, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2596, %r2594, %r2598;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2599, %r480, %r2601, %r2596;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2603, %r483, %r2592;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2606, %r480, %r2589, %r2603;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2610, %r483, %r2601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2613, %r480, %r2598, %r2610;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2636, %r2639}, {%r526, %r529}, {%r2590, %r2606}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2643, %r2647}, {%r526, %r529}, {%r2599, %r2613}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2635, %r2636, %r2636;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2638, %r2639, %r2639, %r2635;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2642, %r2643, %r2643, %r2638;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2646, %r2647, %r2647, %r2642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2650, %r1896, %r2646, %r2567;
	// end inline asm
	add.s16 	%rs254, %rs280, -3;
	mul.hi.s16 	%rs255, %rs254, 10923;
	shr.u16 	%rs256, %rs255, 15;
	add.s16 	%rs257, %rs255, %rs256;
	mul.lo.s16 	%rs258, %rs257, 6;
	sub.s16 	%rs259, %rs254, %rs258;
	mul.wide.s16 	%r2992, %rs259, 16;
	add.s32 	%r2993, %r228, %r2992;
	mul.wide.s32 	%rd299, %r2993, 4;
	add.s64 	%rd300, %rd85, %rd299;
	ld.shared.u32 	%r2658, [%rd300];
	add.s32 	%r2994, %r229, %r2992;
	mul.wide.s32 	%rd301, %r2994, 4;
	add.s64 	%rd302, %rd85, %rd301;
	ld.shared.u32 	%r2665, [%rd302];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2675, %r2672}, {%r442, %r445}, {%r2658}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2684, %r2681}, {%r442, %r445}, {%r2665}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2668, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2670, %r2668, %r2672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2673, %r480, %r2675, %r2670;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2677, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2679, %r2677, %r2681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2682, %r480, %r2684, %r2679;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2686, %r483, %r2675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2689, %r480, %r2672, %r2686;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2693, %r483, %r2684;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2696, %r480, %r2681, %r2693;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2719, %r2722}, {%r526, %r529}, {%r2673, %r2689}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2726, %r2730}, {%r526, %r529}, {%r2682, %r2696}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2718, %r2719, %r2719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2721, %r2722, %r2722, %r2718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2725, %r2726, %r2726, %r2721;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2729, %r2730, %r2730, %r2725;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2733, %r1896, %r2729, %r2650;
	// end inline asm
	add.s16 	%rs260, %rs280, -2;
	mul.hi.s16 	%rs261, %rs260, 10923;
	shr.u16 	%rs262, %rs261, 15;
	add.s16 	%rs263, %rs261, %rs262;
	mul.lo.s16 	%rs264, %rs263, 6;
	sub.s16 	%rs265, %rs260, %rs264;
	mul.wide.s16 	%r2995, %rs265, 16;
	add.s32 	%r2996, %r228, %r2995;
	mul.wide.s32 	%rd303, %r2996, 4;
	add.s64 	%rd304, %rd85, %rd303;
	ld.shared.u32 	%r2741, [%rd304];
	add.s32 	%r2997, %r229, %r2995;
	mul.wide.s32 	%rd305, %r2997, 4;
	add.s64 	%rd306, %rd85, %rd305;
	ld.shared.u32 	%r2748, [%rd306];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2758, %r2755}, {%r442, %r445}, {%r2741}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2767, %r2764}, {%r442, %r445}, {%r2748}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2751, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2753, %r2751, %r2755;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2756, %r480, %r2758, %r2753;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2760, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2762, %r2760, %r2764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2765, %r480, %r2767, %r2762;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2769, %r483, %r2758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2772, %r480, %r2755, %r2769;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2776, %r483, %r2767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2779, %r480, %r2764, %r2776;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2802, %r2805}, {%r526, %r529}, {%r2756, %r2772}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2809, %r2813}, {%r526, %r529}, {%r2765, %r2779}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2801, %r2802, %r2802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2804, %r2805, %r2805, %r2801;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2808, %r2809, %r2809, %r2804;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2812, %r2813, %r2813, %r2808;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2816, %r1896, %r2812, %r2733;
	// end inline asm
	add.s16 	%rs266, %rs280, -1;
	mul.hi.s16 	%rs267, %rs266, 10923;
	shr.u16 	%rs268, %rs267, 15;
	add.s16 	%rs269, %rs267, %rs268;
	mul.lo.s16 	%rs270, %rs269, 6;
	sub.s16 	%rs271, %rs266, %rs270;
	mul.wide.s16 	%r2998, %rs271, 16;
	add.s32 	%r2999, %r228, %r2998;
	mul.wide.s32 	%rd307, %r2999, 4;
	add.s64 	%rd308, %rd85, %rd307;
	ld.shared.u32 	%r2824, [%rd308];
	add.s32 	%r3000, %r229, %r2998;
	mul.wide.s32 	%rd309, %r3000, 4;
	add.s64 	%rd310, %rd85, %rd309;
	ld.shared.u32 	%r2831, [%rd310];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2841, %r2838}, {%r442, %r445}, {%r2824}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2850, %r2847}, {%r442, %r445}, {%r2831}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2834, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2836, %r2834, %r2838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2839, %r480, %r2841, %r2836;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2843, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2845, %r2843, %r2847;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2848, %r480, %r2850, %r2845;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2852, %r483, %r2841;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2855, %r480, %r2838, %r2852;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2859, %r483, %r2850;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2862, %r480, %r2847, %r2859;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2885, %r2888}, {%r526, %r529}, {%r2839, %r2855}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2892, %r2896}, {%r526, %r529}, {%r2848, %r2862}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2884, %r2885, %r2885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2887, %r2888, %r2888, %r2884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2891, %r2892, %r2892, %r2887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2895, %r2896, %r2896, %r2891;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2899, %r1896, %r2895, %r2816;
	// end inline asm
	mul.hi.s16 	%rs272, %rs280, 10923;
	shr.u16 	%rs273, %rs272, 15;
	add.s16 	%rs274, %rs272, %rs273;
	mul.lo.s16 	%rs275, %rs274, 6;
	sub.s16 	%rs276, %rs280, %rs275;
	mul.wide.s16 	%r3001, %rs276, 16;
	add.s32 	%r3002, %r228, %r3001;
	mul.wide.s32 	%rd311, %r3002, 4;
	add.s64 	%rd312, %rd85, %rd311;
	ld.shared.u32 	%r2907, [%rd312];
	add.s32 	%r3003, %r229, %r3001;
	mul.wide.s32 	%rd313, %r3003, 4;
	add.s64 	%rd314, %rd85, %rd313;
	ld.shared.u32 	%r2914, [%rd314];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2924, %r2921}, {%r442, %r445}, {%r2907}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2933, %r2930}, {%r442, %r445}, {%r2914}, {%r2965, %r2965};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2917, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2919, %r2917, %r2921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2922, %r480, %r2924, %r2919;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2926, %r483;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2928, %r2926, %r2930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2931, %r480, %r2933, %r2928;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2935, %r483, %r2924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2938, %r480, %r2921, %r2935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2942, %r483, %r2933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2945, %r480, %r2930, %r2942;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2968, %r2971}, {%r526, %r529}, {%r2922, %r2938}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2975, %r2979}, {%r526, %r529}, {%r2931, %r2945}, {%r2965, %r2965}, %r132, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2967, %r2968, %r2968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2970, %r2971, %r2971, %r2967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2974, %r2975, %r2975, %r2970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2978, %r2979, %r2979, %r2974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r110, %r1896, %r2978, %r2899;
	// end inline asm
	add.s32 	%r108, %r108, 6;
	setp.eq.s32 	%p299, %r108, 48;
	@%p299 bra 	$L__BB0_224;
$L__BB0_168:                            // %L40284
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s32 	%r3072, %r3072, 6;
	add.s16 	%rs280, %rs280, 6;
	setp.ne.s32 	%p303, %r3072, 24;
	@%p303 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_169;
$L__BB0_166:                            // %L25441
                                        //   Parent Loop BB0_198 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.u32 	%p294, %r310, 12;
	setp.eq.s32 	%p295, %r3072, 0;
	selp.b32 	%r2452, %r92, 0, %p295;
	setp.eq.s32 	%p296, %r3072, 6;
	selp.b32 	%r2453, %r96, %r2452, %p296;
	setp.eq.s32 	%p297, %r3072, 12;
	selp.b32 	%r2454, %r100, %r2453, %p297;
	setp.eq.s32 	%p298, %r3072, 18;
	selp.b32 	%r2455, %r104, %r2454, %p298;
	selp.b32 	%r2456, %r93, 0, %p295;
	selp.b32 	%r2457, %r97, %r2456, %p296;
	selp.b32 	%r2458, %r101, %r2457, %p297;
	selp.b32 	%r2459, %r105, %r2458, %p298;
	selp.b32 	%r2460, %r94, 0, %p295;
	selp.b32 	%r2461, %r98, %r2460, %p296;
	selp.b32 	%r2462, %r102, %r2461, %p297;
	selp.b32 	%r2463, %r106, %r2462, %p298;
	selp.b32 	%r2464, %r95, 0, %p295;
	selp.b32 	%r2465, %r99, %r2464, %p296;
	selp.b32 	%r2466, %r103, %r2465, %p297;
	selp.b32 	%r2467, %r107, %r2466, %p298;
	// begin inline asm
	mov.b32 %r1951, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r1962, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2468, %r2455, 8;
	xor.b32  	%r1961, %r2468, 8947848;
	// begin inline asm
	lop3.b32 %r1948, %r979, %r1961, %r1951, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1952, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1953, %r1951, %r1952;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1956, %r1948, %r1953;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1959, %r990, %r1961, %r1962, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1963, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1964, %r1962, %r1963;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1967, %r1959, %r1964;
	// end inline asm
	// begin inline asm
	mov.b32 %r1997, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r2008, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2469, %r2459, 8;
	xor.b32  	%r2007, %r2469, 8947848;
	// begin inline asm
	lop3.b32 %r1994, %r979, %r2007, %r1997, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1998, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1999, %r1997, %r1998;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2002, %r1994, %r1999;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2005, %r990, %r2007, %r2008, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2009, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2010, %r2008, %r2009;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2013, %r2005, %r2010;
	// end inline asm
	// begin inline asm
	mov.b32 %r2043, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r2054, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2470, %r2463, 8;
	xor.b32  	%r2053, %r2470, 8947848;
	// begin inline asm
	lop3.b32 %r2040, %r979, %r2053, %r2043, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2044, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2045, %r2043, %r2044;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2048, %r2040, %r2045;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2051, %r990, %r2053, %r2054, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2055, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2056, %r2054, %r2055;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2059, %r2051, %r2056;
	// end inline asm
	// begin inline asm
	mov.b32 %r2089, {%rs127, %rs127};
	// end inline asm
	// begin inline asm
	mov.b32 %r2100, {%rs129, %rs129};
	// end inline asm
	shr.u32 	%r2471, %r2467, 8;
	xor.b32  	%r2099, %r2471, 8947848;
	// begin inline asm
	lop3.b32 %r2086, %r979, %r2099, %r2089, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2090, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2091, %r2089, %r2090;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2094, %r2086, %r2091;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2097, %r990, %r2099, %r2100, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2101, {%rs133, %rs133};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2102, %r2100, %r2101;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2105, %r2097, %r2102;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r1956;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2108, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r2002;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2111, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r1967;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2114, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r195;
    mov.b32 {%r2re, %r2im}, %r2013;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2117, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r192;
    mov.b32 {%r2re, %r2im}, %r2048;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2120, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r193;
    mov.b32 {%r2re, %r2im}, %r2094;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2123, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r194;
    mov.b32 {%r2re, %r2im}, %r2059;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2126, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r195;
    mov.b32 {%r2re, %r2im}, %r2105;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2129, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2195, %r2192}, {%r334, %r337}, {%r2108}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2204, %r2201}, {%r334, %r337}, {%r2111}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2213, %r2210}, {%r334, %r337}, {%r2114}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2222, %r2219}, {%r334, %r337}, {%r2117}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2231, %r2228}, {%r334, %r337}, {%r2120}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2240, %r2237}, {%r334, %r337}, {%r2123}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2249, %r2246}, {%r334, %r337}, {%r2126}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2258, %r2255}, {%r334, %r337}, {%r2129}, {%r1316, %r1316};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2188, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2190, %r2188, %r2192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2193, %r386, %r2195, %r2190;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2197, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2199, %r2197, %r2201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2202, %r386, %r2204, %r2199;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2206, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2208, %r2206, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2211, %r386, %r2213, %r2208;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2215, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2217, %r2215, %r2219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2220, %r386, %r2222, %r2217;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2224, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2226, %r2224, %r2228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2229, %r386, %r2231, %r2226;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2233, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2235, %r2233, %r2237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2238, %r386, %r2240, %r2235;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2242, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2244, %r2242, %r2246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2247, %r386, %r2249, %r2244;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2251, %r389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2253, %r2251, %r2255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2256, %r386, %r2258, %r2253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2260, %r389, %r2195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2263, %r386, %r2192, %r2260;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2267, %r389, %r2204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2270, %r386, %r2201, %r2267;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2274, %r389, %r2213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2277, %r386, %r2210, %r2274;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2281, %r389, %r2222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2284, %r386, %r2219, %r2281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2288, %r389, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2291, %r386, %r2228, %r2288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2295, %r389, %r2240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2298, %r386, %r2237, %r2295;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2302, %r389, %r2249;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2305, %r386, %r2246, %r2302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2309, %r389, %r2258;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2312, %r386, %r2255, %r2309;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2389, %r2390}, {%r430, %r433}, {%r2193, %r2263}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2397, %r2398}, {%r430, %r433}, {%r2202, %r2270}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2405, %r2406}, {%r430, %r433}, {%r2211, %r2277}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2413, %r2414}, {%r430, %r433}, {%r2220, %r2284}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2421, %r2422}, {%r430, %r433}, {%r2229, %r2291}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2429, %r2430}, {%r430, %r433}, {%r2238, %r2298}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2437, %r2438}, {%r430, %r433}, {%r2247, %r2305}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2445, %r2446}, {%r430, %r433}, {%r2256, %r2312}, {%r1316, %r1316}, %r231, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2389, %r2390, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2389, %r2390, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2397, %r2398, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2397, %r2398, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2405, %r2406, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2405, %r2406, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2413, %r2414, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2413, %r2414, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2421, %r2422, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2421, %r2422, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2429, %r2430, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2429, %r2430, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2436, %r2437, %r2438, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2440, %r2437, %r2438, %r733;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2444, %r2445, %r2446, %r729;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2448, %r2445, %r2446, %r733;
	// end inline asm
	add.s16 	%rs228, %rs10, %rs280;
	add.s16 	%rs229, %rs228, -29;
	mul.hi.s16 	%rs230, %rs229, 10923;
	shr.u16 	%rs231, %rs230, 15;
	add.s16 	%rs232, %rs230, %rs231;
	mul.lo.s16 	%rs233, %rs232, 6;
	sub.s16 	%rs234, %rs229, %rs233;
	mul.wide.s16 	%r2472, %rs234, 16;
	add.s32 	%r2473, %r221, %r2472;
	mul.wide.s32 	%rd269, %r2473, 4;
	add.s64 	%rd7, %rd85, %rd269;
	st.shared.u32 	[%rd7], %r2388;
	add.s32 	%r2474, %r222, %r2472;
	mul.wide.u32 	%rd271, %r2474, 4;
	add.s64 	%rd8, %rd85, %rd271;
	st.shared.u32 	[%rd8], %r2392;
	add.s32 	%r2475, %r223, %r2472;
	mul.wide.s32 	%rd272, %r2475, 4;
	add.s64 	%rd9, %rd85, %rd272;
	st.shared.u32 	[%rd9], %r2396;
	add.s32 	%r2476, %r224, %r2472;
	mul.wide.u32 	%rd273, %r2476, 4;
	add.s64 	%rd10, %rd85, %rd273;
	st.shared.u32 	[%rd10], %r2400;
	cvt.s64.s32 	%rd274, %r2472;
	add.s64 	%rd275, %rd32, %rd274;
	shl.b64 	%rd276, %rd275, 2;
	add.s64 	%rd11, %rd85, %rd276;
	st.shared.u32 	[%rd11+32], %r2404;
	add.s32 	%r2477, %r225, %r2472;
	mul.wide.u32 	%rd277, %r2477, 4;
	add.s64 	%rd12, %rd85, %rd277;
	st.shared.u32 	[%rd12], %r2408;
	add.s32 	%r2478, %r226, %r2472;
	mul.wide.s32 	%rd278, %r2478, 4;
	add.s64 	%rd13, %rd85, %rd278;
	st.shared.u32 	[%rd13], %r2412;
	add.s32 	%r2479, %r227, %r2472;
	mul.wide.u32 	%rd279, %r2479, 4;
	add.s64 	%rd14, %rd85, %rd279;
	st.shared.u32 	[%rd14], %r2416;
	add.s16 	%rs235, %rs9, %rs280;
	add.s16 	%rs236, %rs235, -2;
	mul.hi.s16 	%rs237, %rs236, 10923;
	shr.u16 	%rs238, %rs237, 15;
	add.s16 	%rs239, %rs237, %rs238;
	mul.lo.s16 	%rs240, %rs239, 6;
	sub.s16 	%rs241, %rs236, %rs240;
	mul.wide.s16 	%r2480, %rs241, 16;
	add.s32 	%r2481, %r221, %r2480;
	mul.wide.s32 	%rd280, %r2481, 4;
	add.s64 	%rd15, %rd85, %rd280;
	st.shared.u32 	[%rd15], %r2420;
	add.s32 	%r2482, %r222, %r2480;
	mul.wide.u32 	%rd281, %r2482, 4;
	add.s64 	%rd16, %rd85, %rd281;
	st.shared.u32 	[%rd16], %r2424;
	add.s32 	%r2483, %r223, %r2480;
	mul.wide.s32 	%rd282, %r2483, 4;
	add.s64 	%rd17, %rd85, %rd282;
	st.shared.u32 	[%rd17], %r2428;
	add.s32 	%r2484, %r224, %r2480;
	mul.wide.u32 	%rd283, %r2484, 4;
	add.s64 	%rd18, %rd85, %rd283;
	st.shared.u32 	[%rd18], %r2432;
	cvt.s64.s32 	%rd284, %r2480;
	add.s64 	%rd285, %rd32, %rd284;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd19, %rd85, %rd286;
	st.shared.u32 	[%rd19+32], %r2436;
	add.s32 	%r2485, %r225, %r2480;
	mul.wide.u32 	%rd287, %r2485, 4;
	add.s64 	%rd20, %rd85, %rd287;
	st.shared.u32 	[%rd20], %r2440;
	add.s32 	%r2486, %r226, %r2480;
	mul.wide.s32 	%rd288, %r2486, 4;
	add.s64 	%rd21, %rd85, %rd288;
	st.shared.u32 	[%rd21], %r2444;
	add.s32 	%r2487, %r227, %r2480;
	mul.wide.u32 	%rd289, %r2487, 4;
	add.s64 	%rd22, %rd85, %rd289;
	st.shared.u32 	[%rd22], %r2448;
	@%p294 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_167;
$L__BB0_223:                            // %oksrem13915
                                        //   in Loop: Header=BB0_166 Depth=2
	st.shared.u32 	[%rd7], %r2388;
	st.shared.u32 	[%rd8], %r2392;
	st.shared.u32 	[%rd9], %r2396;
	st.shared.u32 	[%rd10], %r2400;
	st.shared.u32 	[%rd11+32], %r2404;
	st.shared.u32 	[%rd12], %r2408;
	st.shared.u32 	[%rd13], %r2412;
	st.shared.u32 	[%rd14], %r2416;
	st.shared.u32 	[%rd15], %r2420;
	st.shared.u32 	[%rd16], %r2424;
	st.shared.u32 	[%rd17], %r2428;
	st.shared.u32 	[%rd18], %r2432;
	st.shared.u32 	[%rd19+32], %r2436;
	st.shared.u32 	[%rd20], %r2440;
	st.shared.u32 	[%rd21], %r2444;
	st.shared.u32 	[%rd22], %r2448;
	bra.uni 	$L__BB0_167;
$L__BB0_224:                            // %pass18390
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r3005, %r109, 786432;
	or.b32  	%r3006, %r230, %r3005;
	cvt.u64.u32 	%rd315, %r3006;
	add.s64 	%rd316, %rd315, %rd23;
	mul.hi.s64 	%rd317, %rd316, 3074457345618258603;
	shr.u64 	%rd318, %rd317, 63;
	shr.s64 	%rd319, %rd317, 27;
	add.s64 	%rd320, %rd319, %rd318;
	setp.lt.s64 	%p300, %rd316, 0;
	mul.lo.s64 	%rd321, %rd320, 805306368;
	setp.ne.s64 	%p301, %rd321, %rd316;
	and.pred  	%p302, %p300, %p301;
	selp.s64 	%rd322, -1, 0, %p302;
	add.s64 	%rd323, %rd320, %rd322;
	mul.lo.s64 	%rd324, %rd323, -805306368;
	add.s64 	%rd325, %rd324, %rd316;
	shl.b64 	%rd326, %rd325, 2;
	add.s64 	%rd327, %rd4, %rd326;
	st.global.u32 	[%rd327], %r110;
	add.s32 	%r109, %r109, 1;
	mov.u32 	%r108, %r2965;
	mov.u32 	%r110, %r2965;
	bra.uni 	$L__BB0_168;
$L__BB0_170:                            // %L40315
	mov.u32 	%r3007, 0;
	st.global.u32 	[%rd6], %r3007;
	ret;
$L__BB0_163:                            // %post_box_union
	mov.u64 	%rd199, exception3604;
	cvta.global.u64 	%rd200, %rd199;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd200;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_220:                            // %post_box_union9511
	mov.u64 	%rd233, exception3604;
	cvta.global.u64 	%rd234, %rd233;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd234;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L5128
	mov.u32 	%r3023, 5;
	st.global.u32 	[%rd6], %r3023;
	mov.u64 	%rd358, exception3564;
	cvta.global.u64 	%rd359, %rd358;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd359;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5284
	mov.u32 	%r3022, 5;
	st.global.u32 	[%rd6], %r3022;
	mov.u64 	%rd356, exception3564;
	cvta.global.u64 	%rd357, %rd356;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd357;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5440
	mov.u32 	%r3021, 5;
	st.global.u32 	[%rd6], %r3021;
	mov.u64 	%rd354, exception3564;
	cvta.global.u64 	%rd355, %rd354;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd355;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5596
	mov.u32 	%r3020, 5;
	st.global.u32 	[%rd6], %r3020;
	mov.u64 	%rd352, exception3564;
	cvta.global.u64 	%rd353, %rd352;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd353;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5752
	mov.u32 	%r3019, 5;
	st.global.u32 	[%rd6], %r3019;
	mov.u64 	%rd350, exception3564;
	cvta.global.u64 	%rd351, %rd350;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd351;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5908
	mov.u32 	%r3018, 5;
	st.global.u32 	[%rd6], %r3018;
	mov.u64 	%rd348, exception3564;
	cvta.global.u64 	%rd349, %rd348;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd349;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L6064
	mov.u32 	%r3017, 5;
	st.global.u32 	[%rd6], %r3017;
	mov.u64 	%rd346, exception3564;
	cvta.global.u64 	%rd347, %rd346;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd347;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6220
	mov.u32 	%r3016, 5;
	st.global.u32 	[%rd6], %r3016;
	mov.u64 	%rd344, exception3564;
	cvta.global.u64 	%rd345, %rd344;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd345;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6376
	mov.u32 	%r3015, 5;
	st.global.u32 	[%rd6], %r3015;
	mov.u64 	%rd342, exception3564;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6532
	mov.u32 	%r3014, 5;
	st.global.u32 	[%rd6], %r3014;
	mov.u64 	%rd340, exception3564;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6714
	mov.u32 	%r3013, 5;
	st.global.u32 	[%rd6], %r3013;
	mov.u64 	%rd338, exception3564;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6870
	mov.u32 	%r3012, 5;
	st.global.u32 	[%rd6], %r3012;
	mov.u64 	%rd336, exception3564;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L7026
	mov.u32 	%r3011, 5;
	st.global.u32 	[%rd6], %r3011;
	mov.u64 	%rd334, exception3564;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7182
	mov.u32 	%r3010, 5;
	st.global.u32 	[%rd6], %r3010;
	mov.u64 	%rd332, exception3564;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7338
	mov.u32 	%r3009, 5;
	st.global.u32 	[%rd6], %r3009;
	mov.u64 	%rd330, exception3564;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7494
	mov.u32 	%r3008, 5;
	st.global.u32 	[%rd6], %r3008;
	mov.u64 	%rd328, exception3564;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L307
	mov.u32 	%r3024, 3;
	st.global.u32 	[%rd6], %r3024;
	mov.u64 	%rd360, exception3564;
	cvta.global.u64 	%rd361, %rd360;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd361;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3025, 2;
	st.global.u32 	[%rd6], %r3025;
	mov.u64 	%rd362, exception3564;
	cvta.global.u64 	%rd363, %rd362;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd363;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception13616;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L1152
	add.u64 	%rd50, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r310, %r4};
	st.local.v2.u32 	[%rd5+8], {%r1, %r85};
	st.local.u32 	[%rd5+16], %r86;
	mov.u64 	%rd56, __unnamed_1;
	cvta.global.u64 	%rd57, %rd56;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd57;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd50;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r539, [retval0+0];
	} // callseq 49
	mov.u32 	%r541, 4;
	st.global.u32 	[%rd6], %r541;
	mov.u64 	%rd59, exception3564;
	cvta.global.u64 	%rd60, %rd59;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd60;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd45;
	st.param.b32 	[param0+8], %r300;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
