{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -y 160 -defaultsOSRD
preplace port usb_uart -pg 1 -y 390 -defaultsOSRD
preplace port reset -pg 1 -y 80 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 260 -defaultsOSRD
preplace inst CORTEXM1_AXI_0_axi_periph -pg 1 -lvl 4 -y 380 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -y 360 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y 100 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 400 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 150 -defaultsOSRD
preplace inst CORTEXM1_AXI_0 -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace netloc xlconstant_1_dout 1 2 1 N
preplace netloc xlconstant_2_dout 1 2 1 600J
preplace netloc clk_wiz_0_locked 1 1 1 230
preplace netloc CORTEXM1_AXI_0_CM1_AXI3 1 3 1 N
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 2 NJ 120 980
preplace netloc xlconstant_0_dout 1 2 1 570
preplace netloc clk_wiz_0_clk_out1 1 1 4 220 200 580 440 990 500 1300J
preplace netloc axi_uartlite_0_UART 1 5 1 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 590 450 1000 510 1310J
preplace netloc CORTEXM1_AXI_0_axi_periph_M00_AXI 1 4 1 N
preplace netloc reset_1 1 0 2 20 80 NJ
levelinfo -pg 1 0 120 400 790 1150 1420 1550 -top 0 -bot 520
",
}
{
   da_axi4_cnt: "1",
   da_board_cnt: "1",
}
