Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Jul 17 16:39:29 2018
| Host         : Admin-pc running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file deal_voice_timing_summary_routed.rpt -rpx deal_voice_timing_summary_routed.rpx
| Design       : deal_voice
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: de_coder/v1/q_8/q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh/firControl0/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh/firControl0/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.431        0.000                      0                 6993        0.152        0.000                      0                 6993        3.000        0.000                       0                  1498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}     40.000          25.000          
  clk_out2_DCM_PLL  {0.000 40.000}     80.000          12.500          
  clkfbout_DCM_PLL  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       17.431        0.000                      0                 6983        0.152        0.000                      0                 6983       18.750        0.000                       0                  1483  
  clk_out2_DCM_PLL       75.543        0.000                      0                    9        0.198        0.000                      0                    9       39.500        0.000                       0                    11  
  clkfbout_DCM_PLL                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_DCM_PLL  clk_out1_DCM_PLL       35.998        0.000                      0                    1        0.359        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       17.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.431ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.435ns  (logic 6.137ns (27.355%)  route 16.298ns (72.645%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 37.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.940    19.670    firh/counterT/Naddr/s7__3
    SLICE_X120Y120       LUT6 (Prop_lut6_I2_O)        0.124    19.794 r  firh/counterT/q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.794    firh/dffre32/D[1]
    SLICE_X120Y120       FDRE                                         r  firh/dffre32/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.557    37.759    firh/dffre32/clk_out1
    SLICE_X120Y120       FDRE                                         r  firh/dffre32/q_reg[1]/C
                         clock pessimism             -0.435    37.324    
                         clock uncertainty           -0.180    37.144    
    SLICE_X120Y120       FDRE (Setup_fdre_C_D)        0.081    37.225    firh/dffre32/q_reg[1]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                 17.431    

Slack (MET) :             17.440ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.389ns  (logic 6.137ns (27.411%)  route 16.252ns (72.589%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 37.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.894    19.625    firh/counterT/Naddr/s7__3
    SLICE_X117Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.749 r  firh/counterT/q[9]_i_1/O
                         net (fo=1, routed)           0.000    19.749    firh/dffre32/D[9]
    SLICE_X117Y121       FDRE                                         r  firh/dffre32/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.555    37.757    firh/dffre32/clk_out1
    SLICE_X117Y121       FDRE                                         r  firh/dffre32/q_reg[9]/C
                         clock pessimism             -0.420    37.337    
                         clock uncertainty           -0.180    37.157    
    SLICE_X117Y121       FDRE (Setup_fdre_C_D)        0.031    37.188    firh/dffre32/q_reg[9]
  -------------------------------------------------------------------
                         required time                         37.188    
                         arrival time                         -19.749    
  -------------------------------------------------------------------
                         slack                                 17.440    

Slack (MET) :             17.442ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.385ns  (logic 6.137ns (27.416%)  route 16.248ns (72.584%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 37.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.890    19.621    firh/counterT/Naddr/s7__3
    SLICE_X117Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.745 r  firh/counterT/q[8]_i_1/O
                         net (fo=1, routed)           0.000    19.745    firh/dffre32/D[8]
    SLICE_X117Y121       FDRE                                         r  firh/dffre32/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.555    37.757    firh/dffre32/clk_out1
    SLICE_X117Y121       FDRE                                         r  firh/dffre32/q_reg[8]/C
                         clock pessimism             -0.420    37.337    
                         clock uncertainty           -0.180    37.157    
    SLICE_X117Y121       FDRE (Setup_fdre_C_D)        0.029    37.186    firh/dffre32/q_reg[8]
  -------------------------------------------------------------------
                         required time                         37.186    
                         arrival time                         -19.745    
  -------------------------------------------------------------------
                         slack                                 17.442    

Slack (MET) :             17.469ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.410ns  (logic 6.137ns (27.386%)  route 16.273ns (72.614%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 37.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.915    19.646    firh/counterT/Naddr/s7__3
    SLICE_X116Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.770 r  firh/counterT/q[3]_i_1/O
                         net (fo=1, routed)           0.000    19.770    firh/dffre32/D[3]
    SLICE_X116Y121       FDRE                                         r  firh/dffre32/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.555    37.757    firh/dffre32/clk_out1
    SLICE_X116Y121       FDRE                                         r  firh/dffre32/q_reg[3]/C
                         clock pessimism             -0.420    37.337    
                         clock uncertainty           -0.180    37.157    
    SLICE_X116Y121       FDRE (Setup_fdre_C_D)        0.081    37.238    firh/dffre32/q_reg[3]
  -------------------------------------------------------------------
                         required time                         37.238    
                         arrival time                         -19.770    
  -------------------------------------------------------------------
                         slack                                 17.469    

Slack (MET) :             17.471ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.356ns  (logic 6.137ns (27.451%)  route 16.219ns (72.549%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 37.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.861    19.592    firh/counterT/Naddr/s7__3
    SLICE_X119Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.716 r  firh/counterT/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    19.716    firh/dffre32/D[5]
    SLICE_X119Y121       FDRE                                         r  firh/dffre32/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.555    37.757    firh/dffre32/clk_out1
    SLICE_X119Y121       FDRE                                         r  firh/dffre32/q_reg[5]/C
                         clock pessimism             -0.419    37.338    
                         clock uncertainty           -0.180    37.158    
    SLICE_X119Y121       FDRE (Setup_fdre_C_D)        0.029    37.187    firh/dffre32/q_reg[5]
  -------------------------------------------------------------------
                         required time                         37.187    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 17.471    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.399ns  (logic 6.137ns (27.399%)  route 16.262ns (72.601%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 37.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.904    19.635    firh/counterT/Naddr/s7__3
    SLICE_X116Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.759 r  firh/counterT/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    19.759    firh/dffre32/D[2]
    SLICE_X116Y121       FDRE                                         r  firh/dffre32/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.555    37.757    firh/dffre32/clk_out1
    SLICE_X116Y121       FDRE                                         r  firh/dffre32/q_reg[2]/C
                         clock pessimism             -0.420    37.337    
                         clock uncertainty           -0.180    37.157    
    SLICE_X116Y121       FDRE (Setup_fdre_C_D)        0.077    37.234    firh/dffre32/q_reg[2]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -19.759    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.507ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.301ns  (logic 6.371ns (28.568%)  route 15.930ns (71.432%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.248ns = ( 37.752 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.585    18.676    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I3_O)        0.358    19.034 r  firh/counterT/q[29]_i_2/O
                         net (fo=1, routed)           0.295    19.329    firh/counterT/sumd[29]
    SLICE_X111Y122       LUT6 (Prop_lut6_I5_O)        0.332    19.661 r  firh/counterT/q[29]_i_1/O
                         net (fo=1, routed)           0.000    19.661    firh/dffre32/D[29]
    SLICE_X111Y122       FDRE                                         r  firh/dffre32/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.550    37.752    firh/dffre32/clk_out1
    SLICE_X111Y122       FDRE                                         r  firh/dffre32/q_reg[29]/C
                         clock pessimism             -0.435    37.317    
                         clock uncertainty           -0.180    37.137    
    SLICE_X111Y122       FDRE (Setup_fdre_C_D)        0.031    37.168    firh/dffre32/q_reg[29]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -19.661    
  -------------------------------------------------------------------
                         slack                                 17.507    

Slack (MET) :             17.541ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.319ns  (logic 6.137ns (27.496%)  route 16.182ns (72.504%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 37.758 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.824    19.555    firh/counterT/Naddr/s7__3
    SLICE_X120Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.679 r  firh/counterT/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    19.679    firh/dffre32/D[4]
    SLICE_X120Y121       FDRE                                         r  firh/dffre32/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.556    37.758    firh/dffre32/clk_out1
    SLICE_X120Y121       FDRE                                         r  firh/dffre32/q_reg[4]/C
                         clock pessimism             -0.435    37.323    
                         clock uncertainty           -0.180    37.143    
    SLICE_X120Y121       FDRE (Setup_fdre_C_D)        0.077    37.220    firh/dffre32/q_reg[4]
  -------------------------------------------------------------------
                         required time                         37.220    
                         arrival time                         -19.679    
  -------------------------------------------------------------------
                         slack                                 17.541    

Slack (MET) :             17.567ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.263ns  (logic 6.137ns (27.566%)  route 16.126ns (72.434%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 37.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.768    19.499    firh/counterT/Naddr/s7__3
    SLICE_X119Y121       LUT6 (Prop_lut6_I2_O)        0.124    19.623 r  firh/counterT/q[6]_i_1/O
                         net (fo=1, routed)           0.000    19.623    firh/dffre32/D[6]
    SLICE_X119Y121       FDRE                                         r  firh/dffre32/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.555    37.757    firh/dffre32/clk_out1
    SLICE_X119Y121       FDRE                                         r  firh/dffre32/q_reg[6]/C
                         clock pessimism             -0.419    37.338    
                         clock uncertainty           -0.180    37.158    
    SLICE_X119Y121       FDRE (Setup_fdre_C_D)        0.031    37.189    firh/dffre32/q_reg[6]
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 17.567    

Slack (MET) :             17.601ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.209ns  (logic 6.137ns (27.632%)  route 16.072ns (72.368%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=12 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 37.754 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.640ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.673    -2.640    firh/counterT/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.419    -2.221 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.914    -0.307    firh/counterT/qSel[1]
    SLICE_X136Y126       LUT6 (Prop_lut6_I2_O)        0.299    -0.008 r  firh/counterT/q[31]_i_201/O
                         net (fo=1, routed)           0.000    -0.008    firh/counterT/q[31]_i_201_n_0
    SLICE_X136Y126       MUXF7 (Prop_muxf7_I1_O)      0.214     0.206 r  firh/counterT/q_reg[31]_i_165/O
                         net (fo=1, routed)           0.960     1.166    firh/counterT/q_reg[31]_i_165_n_0
    SLICE_X134Y127       LUT6 (Prop_lut6_I0_O)        0.297     1.463 r  firh/counterT/q[31]_i_107/O
                         net (fo=6, routed)           1.263     2.726    firh/counterT/q[31]_i_107_n_0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.150     2.876 r  firh/counterT/q[7]_i_14/O
                         net (fo=16, routed)          0.691     3.567    firh/counterT/q[7]_i_14_n_0
    SLICE_X122Y125       LUT2 (Prop_lut2_I0_O)        0.328     3.895 r  firh/counterT/q[9]_i_31/O
                         net (fo=1, routed)           0.476     4.371    firh/counterT/q[9]_i_31_n_0
    SLICE_X126Y124       LUT6 (Prop_lut6_I5_O)        0.124     4.495 r  firh/counterT/q[9]_i_17/O
                         net (fo=2, routed)           0.904     5.399    firh/counterT/q[9]_i_17_n_0
    SLICE_X128Y123       LUT6 (Prop_lut6_I0_O)        0.124     5.523 r  firh/counterT/q[10]_i_16/O
                         net (fo=3, routed)           0.585     6.108    firh/counterT/booth_multiplier0/subSum0/Naddr1/s43__3
    SLICE_X125Y123       LUT5 (Prop_lut5_I2_O)        0.118     6.226 r  firh/counterT/q[12]_i_28/O
                         net (fo=3, routed)           0.443     6.669    firh/counterT/booth_multiplier0/subSum0/Naddr1/s37__3
    SLICE_X124Y123       LUT5 (Prop_lut5_I2_O)        0.318     6.987 r  firh/counterT/q[14]_i_29/O
                         net (fo=3, routed)           0.602     7.589    firh/counterT/booth_multiplier0/subSum0/Naddr1/s31__3
    SLICE_X124Y124       LUT5 (Prop_lut5_I2_O)        0.357     7.946 r  firh/counterT/q[16]_i_29/O
                         net (fo=3, routed)           0.776     8.723    firh/counterT/booth_multiplier0/subSum0/Naddr1/s25__3
    SLICE_X122Y125       LUT5 (Prop_lut5_I2_O)        0.357     9.080 r  firh/counterT/q[18]_i_26/O
                         net (fo=3, routed)           0.830     9.910    firh/counterT/booth_multiplier0/subSum0/Naddr1/s19__3
    SLICE_X119Y125       LUT5 (Prop_lut5_I2_O)        0.354    10.264 r  firh/counterT/q[31]_i_111/O
                         net (fo=3, routed)           0.640    10.904    firh/counterT/booth_multiplier0/subSum0/Naddr1/s13__3
    SLICE_X117Y125       LUT5 (Prop_lut5_I3_O)        0.320    11.224 r  firh/counterT/q[31]_i_72/O
                         net (fo=4, routed)           1.068    12.292    firh/counterT/booth_multiplier0/subSum0/P23[16]
    SLICE_X114Y124       LUT4 (Prop_lut4_I0_O)        0.354    12.646 r  firh/counterT/q[20]_i_6/O
                         net (fo=3, routed)           0.818    13.464    firh/counterT/booth_multiplier0/subSum0/P0123[20]
    SLICE_X113Y124       LUT5 (Prop_lut5_I4_O)        0.354    13.818 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.674    14.492    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X113Y123       LUT5 (Prop_lut5_I2_O)        0.360    14.852 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.842    15.694    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X112Y121       LUT5 (Prop_lut5_I3_O)        0.356    16.050 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.892    16.943    firh/counterT/MultiResult[25]
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.328    17.271 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.671    17.941    firh/counterT/Naddr/s19__3
    SLICE_X111Y123       LUT5 (Prop_lut5_I2_O)        0.150    18.091 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.308    18.399    firh/counterT/Naddr/s13__3
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332    18.731 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.715    19.445    firh/counterT/Naddr/s7__3
    SLICE_X114Y122       LUT6 (Prop_lut6_I2_O)        0.124    19.569 r  firh/counterT/q[14]_i_1/O
                         net (fo=1, routed)           0.000    19.569    firh/dffre32/D[14]
    SLICE_X114Y122       FDRE                                         r  firh/dffre32/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.552    37.754    firh/dffre32/clk_out1
    SLICE_X114Y122       FDRE                                         r  firh/dffre32/q_reg[14]/C
                         clock pessimism             -0.435    37.319    
                         clock uncertainty           -0.180    37.139    
    SLICE_X114Y122       FDRE (Setup_fdre_C_D)        0.031    37.170    firh/dffre32/q_reg[14]
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -19.569    
  -------------------------------------------------------------------
                         slack                                 17.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 firh/dffre19/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre20/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.955%)  route 0.070ns (33.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.429ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.583    -0.652    firh/dffre19/clk_out1
    SLICE_X135Y126       FDRE                                         r  firh/dffre19/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  firh/dffre19/q_reg[9]/Q
                         net (fo=2, routed)           0.070    -0.442    firh/dffre20/x19[9]
    SLICE_X134Y126       FDRE                                         r  firh/dffre20/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.851    -0.429    firh/dffre20/clk_out1
    SLICE_X134Y126       FDRE                                         r  firh/dffre20/q_reg[9]/C
                         clock pessimism             -0.210    -0.639    
    SLICE_X134Y126       FDRE (Hold_fdre_C_D)         0.046    -0.593    firh/dffre20/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 firh/dffre15/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre16/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.745%)  route 0.126ns (47.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.582    -0.653    firh/dffre15/clk_out1
    SLICE_X131Y126       FDRE                                         r  firh/dffre15/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  firh/dffre15/q_reg[8]/Q
                         net (fo=2, routed)           0.126    -0.386    firh/dffre16/x15[8]
    SLICE_X132Y125       FDRE                                         r  firh/dffre16/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.850    -0.430    firh/dffre16/clk_out1
    SLICE_X132Y125       FDRE                                         r  firh/dffre16/q_reg[8]/C
                         clock pessimism             -0.189    -0.619    
    SLICE_X132Y125       FDRE (Hold_fdre_C_D)         0.075    -0.544    firh/dffre16/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 D1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.572    -0.663    D1/clk_out1
    SLICE_X92Y130        FDRE                                         r  D1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  D1/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.443    D2/q_reg[0]_0
    SLICE_X92Y130        FDRE                                         r  D2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.840    -0.440    D2/clk_out1
    SLICE_X92Y130        FDRE                                         r  D2/q_reg[0]/C
                         clock pessimism             -0.223    -0.663    
    SLICE_X92Y130        FDRE (Hold_fdre_C_D)         0.060    -0.603    D2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firh/dffre9/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre10/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.585    -0.650    firh/dffre9/clk_out1
    SLICE_X127Y120       FDRE                                         r  firh/dffre9/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y120       FDRE (Prop_fdre_C_Q)         0.128    -0.522 r  firh/dffre9/q_reg[10]/Q
                         net (fo=2, routed)           0.065    -0.457    firh/dffre10/x9[10]
    SLICE_X126Y120       FDRE                                         r  firh/dffre10/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.854    -0.426    firh/dffre10/clk_out1
    SLICE_X126Y120       FDRE                                         r  firh/dffre10/q_reg[10]/C
                         clock pessimism             -0.211    -0.637    
    SLICE_X126Y120       FDRE (Hold_fdre_C_D)         0.017    -0.620    firh/dffre10/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 firh/dffre1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.680%)  route 0.127ns (47.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.583    -0.652    firh/dffre1/clk_out1
    SLICE_X119Y128       FDRE                                         r  firh/dffre1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  firh/dffre1/q_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.385    firh/dffre2/x1[3]
    SLICE_X121Y128       FDRE                                         r  firh/dffre2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.852    -0.428    firh/dffre2/clk_out1
    SLICE_X121Y128       FDRE                                         r  firh/dffre2/q_reg[3]/C
                         clock pessimism             -0.189    -0.617    
    SLICE_X121Y128       FDRE (Hold_fdre_C_D)         0.066    -0.551    firh/dffre2/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firh/dffre2/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre3/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.203%)  route 0.110ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.582    -0.653    firh/dffre2/clk_out1
    SLICE_X129Y123       FDRE                                         r  firh/dffre2/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  firh/dffre2/q_reg[12]/Q
                         net (fo=2, routed)           0.110    -0.402    firh/dffre3/x2[12]
    SLICE_X131Y123       FDRE                                         r  firh/dffre3/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.850    -0.430    firh/dffre3/clk_out1
    SLICE_X131Y123       FDRE                                         r  firh/dffre3/q_reg[12]/C
                         clock pessimism             -0.210    -0.640    
    SLICE_X131Y123       FDRE (Hold_fdre_C_D)         0.070    -0.570    firh/dffre3/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firh/dffre9/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre10/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.585    -0.650    firh/dffre9/clk_out1
    SLICE_X133Y127       FDRE                                         r  firh/dffre9/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y127       FDRE (Prop_fdre_C_Q)         0.128    -0.522 r  firh/dffre9/q_reg[5]/Q
                         net (fo=2, routed)           0.059    -0.463    firh/dffre10/x9[5]
    SLICE_X132Y127       FDRE                                         r  firh/dffre10/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.853    -0.427    firh/dffre10/clk_out1
    SLICE_X132Y127       FDRE                                         r  firh/dffre10/q_reg[5]/C
                         clock pessimism             -0.210    -0.637    
    SLICE_X132Y127       FDRE (Hold_fdre_C_D)         0.006    -0.631    firh/dffre10/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 firh/dffre8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre9/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.585    -0.650    firh/dffre8/clk_out1
    SLICE_X134Y128       FDRE                                         r  firh/dffre8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.522 r  firh/dffre8/q_reg[0]/Q
                         net (fo=2, routed)           0.080    -0.442    firh/dffre9/x8[0]
    SLICE_X135Y128       FDRE                                         r  firh/dffre9/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.854    -0.426    firh/dffre9/clk_out1
    SLICE_X135Y128       FDRE                                         r  firh/dffre9/q_reg[0]/C
                         clock pessimism             -0.211    -0.637    
    SLICE_X135Y128       FDRE (Hold_fdre_C_D)         0.025    -0.612    firh/dffre9/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 firh/dffre8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre9/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.429ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.583    -0.652    firh/dffre8/clk_out1
    SLICE_X122Y127       FDRE                                         r  firh/dffre8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y127       FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  firh/dffre8/q_reg[2]/Q
                         net (fo=2, routed)           0.080    -0.444    firh/dffre9/x8[2]
    SLICE_X123Y127       FDRE                                         r  firh/dffre9/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.851    -0.429    firh/dffre9/clk_out1
    SLICE_X123Y127       FDRE                                         r  firh/dffre9/q_reg[2]/C
                         clock pessimism             -0.210    -0.639    
    SLICE_X123Y127       FDRE (Hold_fdre_C_D)         0.025    -0.614    firh/dffre9/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 changevoice/inputaddr/c3/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/inputaddr/c3/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.429ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.582    -0.653    changevoice/inputaddr/c3/clk_out1
    SLICE_X106Y131       FDRE                                         r  changevoice/inputaddr/c3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  changevoice/inputaddr/c3/q_reg[1]/Q
                         net (fo=11, routed)          0.088    -0.424    changevoice/inputaddr/c3/q_reg[1]_0
    SLICE_X107Y131       LUT4 (Prop_lut4_I1_O)        0.045    -0.379 r  changevoice/inputaddr/c3/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    changevoice/inputaddr/c3/q[2]_i_1_n_0
    SLICE_X107Y131       FDRE                                         r  changevoice/inputaddr/c3/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.851    -0.429    changevoice/inputaddr/c3/clk_out1
    SLICE_X107Y131       FDRE                                         r  changevoice/inputaddr/c3/q_reg[2]/C
                         clock pessimism             -0.211    -0.640    
    SLICE_X107Y131       FDRE (Hold_fdre_C_D)         0.091    -0.549    changevoice/inputaddr/c3/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   DCM/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X92Y130   D1/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X92Y130   D2/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X106Y142  changevoice/inputaddr/Firaddr/data1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X106Y142  changevoice/inputaddr/Firaddr/data1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X132Y119  firh/dffre24/q_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X123Y125  firh/dffre24/q_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X122Y130  firh/dffre24/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X123Y132  firh/dffre24/q_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y142  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y142  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y142  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y142  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y140  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y140  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y140  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y140  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y140  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X120Y140  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y138  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y138  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y138  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y138  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X112Y132  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X112Y132  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X112Y134  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X112Y134  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X112Y134  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y139  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_6_8/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       75.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.543ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.897ns (21.416%)  route 3.291ns (78.584%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.478    -2.183 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           1.989    -0.194    de_coder/v1/q_8/q1[2]
    SLICE_X91Y130        LUT6 (Prop_lut6_I4_O)        0.295     0.101 r  de_coder/v1/q_8/q[7]_i_2__1/O
                         net (fo=2, routed)           0.667     0.768    de_coder/v1/q_8/q[7]_i_2__1_n_0
    SLICE_X91Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.892 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.636     1.527    de_coder/v1/q_8/p_0_in[7]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/C
                         clock pessimism             -0.418    77.317    
                         clock uncertainty           -0.203    77.114    
    SLICE_X91Y130        FDRE (Setup_fdre_C_D)       -0.043    77.071    de_coder/v1/q_8/q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         77.071    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                 75.543    

Slack (MET) :             75.596ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.925ns (23.340%)  route 3.038ns (76.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.478    -2.183 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           1.989    -0.194    de_coder/v1/q_8/q1[2]
    SLICE_X91Y130        LUT6 (Prop_lut6_I4_O)        0.295     0.101 r  de_coder/v1/q_8/q[7]_i_2__1/O
                         net (fo=2, routed)           0.667     0.768    de_coder/v1/q_8/q[7]_i_2__1_n_0
    SLICE_X91Y130        LUT2 (Prop_lut2_I0_O)        0.152     0.920 r  de_coder/v1/q_8/q[6]_i_1__8/O
                         net (fo=1, routed)           0.383     1.302    de_coder/v1/q_8/p_0_in[6]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.396    77.339    
                         clock uncertainty           -0.203    77.136    
    SLICE_X90Y130        FDRE (Setup_fdre_C_D)       -0.238    76.898    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                         76.898    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 75.596    

Slack (MET) :             76.253ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.897ns (25.249%)  route 2.656ns (74.751%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.478    -2.183 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           1.989    -0.194    de_coder/v1/q_8/q1[2]
    SLICE_X91Y130        LUT6 (Prop_lut6_I4_O)        0.295     0.101 r  de_coder/v1/q_8/q[7]_i_2__1/O
                         net (fo=2, routed)           0.667     0.768    de_coder/v1/q_8/q[7]_i_2__1_n_0
    SLICE_X91Y130        LUT3 (Prop_lut3_I0_O)        0.124     0.892 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.000     0.892    de_coder/v1/q_8/p_0_in[7]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.418    77.317    
                         clock uncertainty           -0.203    77.114    
    SLICE_X91Y130        FDRE (Setup_fdre_C_D)        0.031    77.145    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                         77.145    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 76.253    

Slack (MET) :             78.235ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.746ns (45.592%)  route 0.890ns (54.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y130        FDRE (Prop_fdre_C_Q)         0.419    -2.242 r  de_coder/v1/q_8/q_reg[4]/Q
                         net (fo=7, routed)           0.890    -1.352    de_coder/v1/q_8/q1[4]
    SLICE_X91Y130        LUT5 (Prop_lut5_I4_O)        0.327    -1.025 r  de_coder/v1/q_8/q[4]_i_1__10/O
                         net (fo=1, routed)           0.000    -1.025    de_coder/v1/q_8/p_0_in[4]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.396    77.339    
                         clock uncertainty           -0.203    77.136    
    SLICE_X91Y130        FDRE (Setup_fdre_C_D)        0.075    77.211    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                         77.211    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                 78.235    

Slack (MET) :             78.301ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.773ns (51.442%)  route 0.730ns (48.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.478    -2.183 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           0.730    -1.453    de_coder/v1/q_8/q1[2]
    SLICE_X91Y130        LUT4 (Prop_lut4_I2_O)        0.295    -1.158 r  de_coder/v1/q_8/q[3]_i_1__11/O
                         net (fo=1, routed)           0.000    -1.158    de_coder/v1/q_8/p_0_in[3]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.418    77.317    
                         clock uncertainty           -0.203    77.114    
    SLICE_X91Y130        FDRE (Setup_fdre_C_D)        0.029    77.143    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                         77.143    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                 78.301    

Slack (MET) :             78.304ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.580ns (38.072%)  route 0.943ns (61.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y130        FDRE (Prop_fdre_C_Q)         0.456    -2.205 r  de_coder/v1/q_8/q_reg[5]/Q
                         net (fo=6, routed)           0.943    -1.262    de_coder/v1/q_8/q1[5]
    SLICE_X91Y130        LUT6 (Prop_lut6_I5_O)        0.124    -1.138 r  de_coder/v1/q_8/q[5]_i_1__11/O
                         net (fo=1, routed)           0.000    -1.138    de_coder/v1/q_8/p_0_in[5]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.396    77.339    
                         clock uncertainty           -0.203    77.136    
    SLICE_X91Y130        FDRE (Setup_fdre_C_D)        0.031    77.167    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                         77.167    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                 78.304    

Slack (MET) :             78.526ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.642ns (47.643%)  route 0.706ns (52.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.518    -2.143 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.706    -1.438    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X90Y130        LUT2 (Prop_lut2_I0_O)        0.124    -1.314 r  de_coder/v1/q_8/q[1]_i_1__11/O
                         net (fo=1, routed)           0.000    -1.314    de_coder/v1/q_8/p_0_in[1]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.396    77.339    
                         clock uncertainty           -0.203    77.136    
    SLICE_X90Y130        FDRE (Setup_fdre_C_D)        0.077    77.213    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                         77.213    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                 78.526    

Slack (MET) :             78.538ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.642ns (47.928%)  route 0.698ns (52.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.518    -2.143 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.698    -1.446    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.124    -1.322 r  de_coder/v1/q_8/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -1.322    de_coder/v1/q_8/p_0_in[0]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.396    77.339    
                         clock uncertainty           -0.203    77.136    
    SLICE_X90Y130        FDRE (Setup_fdre_C_D)        0.081    77.217    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                         77.217    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                 78.538    

Slack (MET) :             78.545ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.664ns (48.484%)  route 0.706ns (51.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.265ns = ( 77.735 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.518    -2.143 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.706    -1.438    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X90Y130        LUT3 (Prop_lut3_I0_O)        0.146    -1.292 r  de_coder/v1/q_8/q[2]_i_1__12/O
                         net (fo=1, routed)           0.000    -1.292    de_coder/v1/q_8/p_0_in[2]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.533    77.735    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.396    77.339    
                         clock uncertainty           -0.203    77.136    
    SLICE_X90Y130        FDRE (Setup_fdre_C_D)        0.118    77.254    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                         77.254    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 78.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.094    -0.410    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X91Y130        LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  de_coder/v1/q_8/q[5]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.365    de_coder/v1/q_8/p_0_in[5]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.211    -0.654    
    SLICE_X91Y130        FDRE (Hold_fdre_C_D)         0.092    -0.562    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.462%)  route 0.127ns (37.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.127    -0.376    de_coder/v1/q_8/Q[0]
    SLICE_X91Y130        LUT5 (Prop_lut5_I2_O)        0.048    -0.328 r  de_coder/v1/q_8/q[4]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.328    de_coder/v1/q_8/p_0_in[4]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.211    -0.654    
    SLICE_X91Y130        FDRE (Hold_fdre_C_D)         0.107    -0.547    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.127%)  route 0.127ns (37.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.127    -0.376    de_coder/v1/q_8/Q[0]
    SLICE_X91Y130        LUT4 (Prop_lut4_I0_O)        0.045    -0.331 r  de_coder/v1/q_8/q[3]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.331    de_coder/v1/q_8/p_0_in[3]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.211    -0.654    
    SLICE_X91Y130        FDRE (Hold_fdre_C_D)         0.091    -0.563    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.831%)  route 0.208ns (50.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.208    -0.295    de_coder/v1/q_8/Q[0]
    SLICE_X90Y130        LUT3 (Prop_lut3_I1_O)        0.043    -0.252 r  de_coder/v1/q_8/q[2]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.252    de_coder/v1/q_8/p_0_in[2]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.224    -0.667    
    SLICE_X90Y130        FDRE (Hold_fdre_C_D)         0.131    -0.536    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.071%)  route 0.208ns (49.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.208    -0.295    de_coder/v1/q_8/Q[0]
    SLICE_X90Y130        LUT2 (Prop_lut2_I1_O)        0.045    -0.250 r  de_coder/v1/q_8/q[1]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.250    de_coder/v1/q_8/p_0_in[1]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.224    -0.667    
    SLICE_X90Y130        FDRE (Hold_fdre_C_D)         0.120    -0.547    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  de_coder/v1/q_8/q_reg[7]/Q
                         net (fo=28, routed)          0.231    -0.295    de_coder/v1/q_8/Q[1]
    SLICE_X91Y130        LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.000    -0.250    de_coder/v1/q_8/p_0_in[7]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.224    -0.667    
    SLICE_X91Y130        FDRE (Hold_fdre_C_D)         0.092    -0.575    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.045%)  route 0.266ns (55.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.503 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.266    -0.238    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.045    -0.193 r  de_coder/v1/q_8/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.193    de_coder/v1/q_8/p_0_in[0]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.224    -0.667    
    SLICE_X90Y130        FDRE (Hold_fdre_C_D)         0.121    -0.546    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.655%)  route 0.463ns (71.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  de_coder/v1/q_8/q_reg[7]/Q
                         net (fo=28, routed)          0.231    -0.295    de_coder/v1/q_8/Q[1]
    SLICE_X91Y130        LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.232    -0.018    de_coder/v1/q_8/p_0_in[7]
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/C
                         clock pessimism             -0.224    -0.667    
    SLICE_X91Y130        FDRE (Hold_fdre_C_D)         0.076    -0.591    de_coder/v1/q_8/q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.247ns (42.770%)  route 0.331ns (57.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDRE (Prop_fdre_C_Q)         0.148    -0.519 r  de_coder/v1/q_8/q_reg[6]/Q
                         net (fo=6, routed)           0.211    -0.308    de_coder/v1/q_8/q1[6]
    SLICE_X91Y130        LUT2 (Prop_lut2_I1_O)        0.099    -0.209 r  de_coder/v1/q_8/q[6]_i_1__8/O
                         net (fo=1, routed)           0.120    -0.090    de_coder/v1/q_8/p_0_in[6]
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.837    -0.443    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X90Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.224    -0.667    
    SLICE_X90Y130        FDRE (Hold_fdre_C_D)        -0.014    -0.681    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3   DCM/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X90Y130   de_coder/v1/q_8/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X90Y130   de_coder/v1/q_8/q_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X90Y130   de_coder/v1/q_8/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X91Y130   de_coder/v1/q_8/q_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X91Y130   de_coder/v1/q_8/q_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X91Y130   de_coder/v1/q_8/q_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X90Y130   de_coder/v1/q_8/q_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X91Y130   de_coder/v1/q_8/q_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X90Y130   de_coder/v1/q_8/q_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X91Y130   de_coder/v1/q_8/q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   DCM/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       35.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.998ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.580ns (16.335%)  route 2.971ns (83.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 37.738 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.661ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.652    -2.661    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y130        FDRE (Prop_fdre_C_Q)         0.456    -2.205 r  de_coder/v1/q_8/q_reg[5]/Q
                         net (fo=6, routed)           2.971     0.766    de_coder/v1/q_8/q1[5]
    SLICE_X92Y130        LUT6 (Prop_lut6_I4_O)        0.124     0.890 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.890    D1/NewFrame
    SLICE_X92Y130        FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.536    37.738    D1/clk_out1
    SLICE_X92Y130        FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism             -0.604    37.134    
                         clock uncertainty           -0.323    36.810    
    SLICE_X92Y130        FDRE (Setup_fdre_C_D)        0.077    36.887    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 35.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.227ns (20.159%)  route 0.899ns (79.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.568    -0.667    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X91Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.539 f  de_coder/v1/q_8/q_reg[4]/Q
                         net (fo=7, routed)           0.899     0.360    de_coder/v1/q_8/q1[4]
    SLICE_X92Y130        LUT6 (Prop_lut6_I2_O)        0.099     0.459 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.459    D1/NewFrame
    SLICE_X92Y130        FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.840    -0.440    D1/clk_out1
    SLICE_X92Y130        FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism              0.097    -0.343    
                         clock uncertainty            0.323    -0.020    
    SLICE_X92Y130        FDRE (Hold_fdre_C_D)         0.120     0.100    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.359    





