###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        20429   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14123   # Number of read row buffer hits
num_read_cmds                  =        20429   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6315   # Number of ACT commands
num_pre_cmds                   =         6307   # Number of PRE commands
num_ondemand_pres              =         2238   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2748702   # Cyles of rank active rank.0
rank_active_cycles.1           =      2129470   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7251298   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7870530   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        18708   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          156   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           44   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           37   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           32   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1409   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6969   # Read request latency (cycles)
read_latency[40-59]            =         4453   # Read request latency (cycles)
read_latency[60-79]            =         2486   # Read request latency (cycles)
read_latency[80-99]            =          810   # Read request latency (cycles)
read_latency[100-119]          =          810   # Read request latency (cycles)
read_latency[120-139]          =          556   # Read request latency (cycles)
read_latency[140-159]          =          354   # Read request latency (cycles)
read_latency[160-179]          =          290   # Read request latency (cycles)
read_latency[180-199]          =          263   # Read request latency (cycles)
read_latency[200-]             =         3438   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.23697e+07   # Read energy
act_energy                     =  1.72778e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.48062e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.77785e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.71519e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.32879e+09   # Active standby energy rank.1
average_read_latency           =      144.559   # Average read request latency (cycles)
average_interarrival           =      489.364   # Average request interarrival latency (cycles)
total_energy                   =  1.11068e+10   # Total energy (pJ)
average_power                  =      1110.68   # Average power (mW)
average_bandwidth              =     0.174327   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19274   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14660   # Number of read row buffer hits
num_read_cmds                  =        19274   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4619   # Number of ACT commands
num_pre_cmds                   =         4610   # Number of PRE commands
num_ondemand_pres              =           92   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2329171   # Cyles of rank active rank.0
rank_active_cycles.1           =      2414893   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7670829   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7585107   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17467   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          190   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           65   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           43   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           34   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           22   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1425   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8020   # Read request latency (cycles)
read_latency[40-59]            =         5008   # Read request latency (cycles)
read_latency[60-79]            =         1648   # Read request latency (cycles)
read_latency[80-99]            =          788   # Read request latency (cycles)
read_latency[100-119]          =          532   # Read request latency (cycles)
read_latency[120-139]          =          414   # Read request latency (cycles)
read_latency[140-159]          =          313   # Read request latency (cycles)
read_latency[160-179]          =          241   # Read request latency (cycles)
read_latency[180-199]          =          232   # Read request latency (cycles)
read_latency[200-]             =         2078   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.77128e+07   # Read energy
act_energy                     =  1.26376e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    3.682e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64085e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   1.4534e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50689e+09   # Active standby energy rank.1
average_read_latency           =      88.1455   # Average read request latency (cycles)
average_interarrival           =       518.69   # Average request interarrival latency (cycles)
total_energy                   =  1.10781e+10   # Total energy (pJ)
average_power                  =      1107.81   # Average power (mW)
average_bandwidth              =     0.164471   # Average bandwidth
