"Set Layla20 clock to WORD\n"	,	L_11
bad_board	,	V_8
load_firmware	,	F_5
LAYLA20_CLOCK_WORD	,	V_46
output_clock_types	,	V_17
asic_loaded	,	V_29
check_asic_status	,	F_10
"init_hw done\n"	,	L_3
LAYLA20_OUTPUT_CLOCK_SUPER	,	V_50
"set_sample_rate: Cannot set sample rate - "	,	L_5
input_clock	,	V_37
"init_hw() - Layla20\n"	,	L_1
DSP_FNC_LOAD_LAYLA_ASIC	,	V_33
DSP_VC_SET_LAYLA_SAMPLE_RATE	,	V_40
DSP_VC_UPDATE_CLOCKS	,	V_49
wait_handshake	,	F_18
device_id	,	V_3
GLDM_CLOCK_DETECT_BIT_SUPER	,	V_25
ECHO_CLOCK_BIT_SUPER	,	V_16
EIO	,	V_31
status_clocks	,	V_22
DSP_VC_TEST_ASIC	,	V_30
input	,	V_53
input_clock_types	,	V_12
DSP_FLAG_PROFESSIONAL_SPDIF	,	V_61
FW_LAYLA20_DSP	,	V_11
"Set Layla20 clock to SPDIF\n"	,	L_10
ECHO_CLOCK_INTERNAL	,	V_38
update_flags	,	F_25
clocks_from_dsp	,	V_19
clear_handshake	,	F_19
ENODEV	,	V_7
echoaudio	,	V_1
"init_hw - could not initialize DSP comm page\n"	,	L_2
send_vector	,	F_11
flags	,	V_60
ECHO_CLOCK_SPDIF	,	V_43
DE_INIT	,	F_2
load_asic	,	F_14
gain	,	V_54
u16	,	T_1
set_input_clock	,	F_20
chip	,	V_2
num_busses_in	,	F_24
err	,	V_5
GL20_INPUT_GAIN_MAGIC_NUMBER	,	V_56
clock_bits	,	V_20
i	,	V_28
"set_input_clock:\n"	,	L_8
comm_page	,	V_21
prof	,	V_59
"Input clock 0x%x not supported for Layla24\n"	,	L_13
EINVAL	,	V_36
sample_rate	,	V_39
input_gain	,	V_55
ECHO_CLOCK_WORD	,	V_45
LAYLA20_CLOCK_SPDIF	,	V_44
snd_BUG_ON	,	F_3
set_mixer_defaults	,	F_6
set_input_gain	,	F_23
set_professional_spdif	,	F_26
ECHO_CLOCK_BIT_INTERNAL	,	V_13
set_sample_rate	,	F_16
ECHO_CLOCK_BIT_SPDIF	,	V_14
output_clock	,	V_52
GLDM_CLOCK_DETECT_BIT_WORD	,	V_24
subdevice_id	,	V_4
u32	,	T_2
"Set Layla20 clock to SUPER\n"	,	L_12
cpu_to_le16	,	F_21
line_in_level	,	V_57
professional_spdif	,	V_18
DSP_VC_UPDATE_FLAGS	,	V_58
load_asic_generic	,	F_15
GLDM_CLOCK_DETECT_BIT_SPDIF	,	V_23
ASIC_ALREADY_LOADED	,	V_32
DE_ACT	,	F_13
LAYLA20	,	V_6
"check_asic_status: failed on read_dsp\n"	,	L_4
"Set Layla20 clock to INTERNAL\n"	,	L_9
LAYLA20_CLOCK_INTERNAL	,	V_42
init_hw	,	F_1
has_midi	,	V_9
ECHO_CLOCK_SUPER	,	V_47
init_dsp_comm_page	,	F_4
FW_LAYLA20_ASIC	,	V_34
"set_professional_spdif %d\n"	,	L_16
asic_status	,	V_26
"set_sample_rate(%d)\n"	,	L_7
init_line_levels	,	F_7
rate	,	V_35
cpu_to_le32	,	F_17
le32_to_cpu	,	F_9
read_dsp	,	F_12
goodcnt	,	V_27
LAYLA20_OUTPUT_CLOCK_WORD	,	V_51
ECHO_CLOCK_BIT_WORD	,	V_15
detect_input_clocks	,	F_8
"set_output_clock: %d\n"	,	L_14
"clock not set to CLK_CLOCKININTERNAL\n"	,	L_6
dsp_code_to_load	,	V_10
set_output_clock	,	F_22
clock_source	,	V_41
"set_output_clock wrong clock\n"	,	L_15
LAYLA20_CLOCK_SUPER	,	V_48
