###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       767145   # Number of WRITE/WRITEP commands
num_reads_done                 =      1172831   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       969568   # Number of read row buffer hits
num_read_cmds                  =      1172819   # Number of READ/READP commands
num_writes_done                =       767174   # Number of read requests issued
num_write_row_hits             =       642290   # Number of write row buffer hits
num_act_cmds                   =       331556   # Number of ACT commands
num_pre_cmds                   =       331530   # Number of PRE commands
num_ondemand_pres              =       306399   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9621538   # Cyles of rank active rank.0
rank_active_cycles.1           =      9503506   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       378462   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       496494   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1873414   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22810   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5698   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7887   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1851   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1373   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1070   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1065   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          996   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22793   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          284   # Write cmd latency (cycles)
write_latency[20-39]           =         3680   # Write cmd latency (cycles)
write_latency[40-59]           =         4908   # Write cmd latency (cycles)
write_latency[60-79]           =         7865   # Write cmd latency (cycles)
write_latency[80-99]           =        10672   # Write cmd latency (cycles)
write_latency[100-119]         =        13364   # Write cmd latency (cycles)
write_latency[120-139]         =        16141   # Write cmd latency (cycles)
write_latency[140-159]         =        19389   # Write cmd latency (cycles)
write_latency[160-179]         =        22685   # Write cmd latency (cycles)
write_latency[180-199]         =        26012   # Write cmd latency (cycles)
write_latency[200-]            =       642145   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       222362   # Read request latency (cycles)
read_latency[40-59]            =       101972   # Read request latency (cycles)
read_latency[60-79]            =        89832   # Read request latency (cycles)
read_latency[80-99]            =        58389   # Read request latency (cycles)
read_latency[100-119]          =        47759   # Read request latency (cycles)
read_latency[120-139]          =        40809   # Read request latency (cycles)
read_latency[140-159]          =        34982   # Read request latency (cycles)
read_latency[160-179]          =        30881   # Read request latency (cycles)
read_latency[180-199]          =        27536   # Read request latency (cycles)
read_latency[200-]             =       518294   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.82959e+09   # Write energy
read_energy                    =  4.72881e+09   # Read energy
act_energy                     =  9.07137e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81662e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.38317e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00384e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93019e+09   # Active standby energy rank.1
average_read_latency           =      326.918   # Average read request latency (cycles)
average_interarrival           =      5.15456   # Average request interarrival latency (cycles)
total_energy                   =  2.25242e+10   # Total energy (pJ)
average_power                  =      2252.42   # Average power (mW)
average_bandwidth              =      16.5547   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       757407   # Number of WRITE/WRITEP commands
num_reads_done                 =      1161930   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       972158   # Number of read row buffer hits
num_read_cmds                  =      1161927   # Number of READ/READP commands
num_writes_done                =       757455   # Number of read requests issued
num_write_row_hits             =       650486   # Number of write row buffer hits
num_act_cmds                   =       299757   # Number of ACT commands
num_pre_cmds                   =       299730   # Number of PRE commands
num_ondemand_pres              =       273929   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9578339   # Cyles of rank active rank.0
rank_active_cycles.1           =      9570413   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       421661   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       429587   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1851745   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23844   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5785   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7839   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1863   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1341   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1155   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1059   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1037   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1035   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22744   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          392   # Write cmd latency (cycles)
write_latency[20-39]           =         4811   # Write cmd latency (cycles)
write_latency[40-59]           =         5860   # Write cmd latency (cycles)
write_latency[60-79]           =         8804   # Write cmd latency (cycles)
write_latency[80-99]           =        11532   # Write cmd latency (cycles)
write_latency[100-119]         =        14445   # Write cmd latency (cycles)
write_latency[120-139]         =        16746   # Write cmd latency (cycles)
write_latency[140-159]         =        19289   # Write cmd latency (cycles)
write_latency[160-179]         =        21978   # Write cmd latency (cycles)
write_latency[180-199]         =        24507   # Write cmd latency (cycles)
write_latency[200-]            =       629043   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       241364   # Read request latency (cycles)
read_latency[40-59]            =       114012   # Read request latency (cycles)
read_latency[60-79]            =        97950   # Read request latency (cycles)
read_latency[80-99]            =        64740   # Read request latency (cycles)
read_latency[100-119]          =        52188   # Read request latency (cycles)
read_latency[120-139]          =        44561   # Read request latency (cycles)
read_latency[140-159]          =        36926   # Read request latency (cycles)
read_latency[160-179]          =        31533   # Read request latency (cycles)
read_latency[180-199]          =        27282   # Read request latency (cycles)
read_latency[200-]             =       451366   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.78098e+09   # Write energy
read_energy                    =  4.68489e+09   # Read energy
act_energy                     =  8.20135e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.02397e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.06202e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97688e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97194e+09   # Active standby energy rank.1
average_read_latency           =      292.488   # Average read request latency (cycles)
average_interarrival           =      5.20983   # Average request interarrival latency (cycles)
total_energy                   =  2.23481e+10   # Total energy (pJ)
average_power                  =      2234.81   # Average power (mW)
average_bandwidth              =      16.3788   # Average bandwidth
