

================================================================
== Vivado HLS Report for 'forward_fc'
================================================================
* Date:           Mon Jan  7 16:14:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   77|   77|   77|   77|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |   76|   76|        38|          -|          -|     2|    no    |
        | + Loop 1.1          |   36|   36|        18|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1      |   16|   16|         8|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |    6|    6|         3|          -|          -|     2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      10|      3|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     151|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     161|    245|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Lenet_mac_muladd_eOg_U18  |Lenet_mac_muladd_eOg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |fc1_W_data_V_U  |Conv_forward_convbkb  |        0|  10|   3|    16|   10|     1|          160|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        0|  10|   3|    16|   10|     1|          160|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_259_p2                       |     +    |      0|  0|  10|           2|           1|
    |filter_fu_183_p2                  |     +    |      0|  0|  10|           2|           1|
    |i_fu_211_p2                       |     +    |      0|  0|  10|           2|           1|
    |j_fu_243_p2                       |     +    |      0|  0|  10|           2|           1|
    |tmp_6_fu_278_p2                   |     +    |      0|  0|  12|           3|           3|
    |exitcond1_fu_177_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_205_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_237_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_253_p2                |   icmp   |      0|  0|   9|           2|           3|
    |fc_layer_output_data_2_fu_221_p3  |  select  |      0|  0|  16|           1|          16|
    |fc_layer_output_data_3_fu_229_p3  |  select  |      0|  0|  16|           1|          16|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 120|          21|          51|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  41|          8|    1|          8|
    |ap_return_0           |   9|          2|   16|         32|
    |ap_return_1           |   9|          2|   16|         32|
    |dot_out_1_reg_131     |   9|          2|   16|         32|
    |p_Val2_1_reg_154      |   9|          2|   16|         32|
    |p_Val2_s_reg_108      |   9|          2|   16|         32|
    |p_x_assign_reg_120    |   9|          2|    2|          4|
    |p_y_assign_reg_143    |   9|          2|    2|          4|
    |p_z_assign_1_reg_166  |   9|          2|    2|          4|
    |p_z_assign_reg_96     |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 122|         26|   89|        184|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |ap_return_0_preg               |  16|   0|   16|          0|
    |ap_return_1_preg               |  16|   0|   16|          0|
    |c_reg_380                      |   2|   0|    2|          0|
    |dot_out_1_reg_131              |  16|   0|   16|          0|
    |fc1_W_data_V_load_reg_400      |  10|   0|   10|          0|
    |fc_layer_output_data_1_reg_84  |  16|   0|   16|          0|
    |fc_layer_output_data_reg_72    |  16|   0|   16|          0|
    |filter_reg_336                 |   2|   0|    2|          0|
    |i_reg_349                      |   2|   0|    2|          0|
    |j_reg_367                      |   2|   0|    2|          0|
    |p_Val2_1_reg_154               |  16|   0|   16|          0|
    |p_Val2_s_reg_108               |  16|   0|   16|          0|
    |p_x_assign_cast_reg_341        |   2|   0|    3|          1|
    |p_x_assign_reg_120             |   2|   0|    2|          0|
    |p_y_assign_reg_143             |   2|   0|    2|          0|
    |p_z_assign_1_reg_166           |   2|   0|    2|          0|
    |p_z_assign_reg_96              |   2|   0|    2|          0|
    |tmp_6_reg_385                  |   3|   0|    3|          0|
    |tmp_8_reg_372                  |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 151|   0|  152|          1|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                  |  in |    1| ap_ctrl_hs |           forward_fc          | return value |
|ap_rst                                  |  in |    1| ap_ctrl_hs |           forward_fc          | return value |
|ap_start                                |  in |    1| ap_ctrl_hs |           forward_fc          | return value |
|ap_done                                 | out |    1| ap_ctrl_hs |           forward_fc          | return value |
|ap_idle                                 | out |    1| ap_ctrl_hs |           forward_fc          | return value |
|ap_ready                                | out |    1| ap_ctrl_hs |           forward_fc          | return value |
|ap_return_0                             | out |   16| ap_ctrl_hs |           forward_fc          | return value |
|ap_return_1                             | out |   16| ap_ctrl_hs |           forward_fc          | return value |
|fc_layer_2_2_2_2_input_data_V_address0  | out |    3|  ap_memory | fc_layer_2_2_2_2_input_data_V |     array    |
|fc_layer_2_2_2_2_input_data_V_ce0       | out |    1|  ap_memory | fc_layer_2_2_2_2_input_data_V |     array    |
|fc_layer_2_2_2_2_input_data_V_q0        |  in |   16|  ap_memory | fc_layer_2_2_2_2_input_data_V |     array    |
+----------------------------------------+-----+-----+------------+-------------------------------+--------------+

