#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc66250bde0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fc6627119a0_0 .var "Clk", 0 0;
v0x7fc662711a30_0 .var "Reset", 0 0;
v0x7fc662711b10_0 .var "Start", 0 0;
v0x7fc662711be0_0 .var/i "counter", 31 0;
v0x7fc662711c70_0 .var/i "i", 31 0;
v0x7fc662711d40_0 .var/i "outfile", 31 0;
S_0x7fc66250aa10 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7fc66250bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
RS_0x10758b488 .resolv tri, v0x7fc66270e650_0, L_0x7fc662712be0;
L_0x7fc662712be0 .functor BUFT 1, RS_0x10758b488, C4<0>, C4<0>, C4<0>;
RS_0x10758b458 .resolv tri, v0x7fc66270e5b0_0, L_0x7fc662712fa0;
L_0x7fc662712fa0 .functor BUFT 1, RS_0x10758b458, C4<0>, C4<0>, C4<0>;
RS_0x10758b3f8 .resolv tri, v0x7fc66270e460_0, L_0x7fc6627131b0;
L_0x7fc6627131b0 .functor BUFT 1, RS_0x10758b3f8, C4<0>, C4<0>, C4<0>;
RS_0x10758b1e8 .resolv tri, v0x7fc66270e3b0_0, L_0x7fc6627138b0;
L_0x7fc6627138b0 .functor BUFT 2, RS_0x10758b1e8, C4<00>, C4<00>, C4<00>;
v0x7fc662711530_0 .net "clk_i", 0 0, v0x7fc6627119a0_0;  1 drivers
v0x7fc662711600_0 .net "inst", 31 0, L_0x7fc662712370;  1 drivers
v0x7fc6627116a0_0 .net "inst_addr", 31 0, v0x7fc66270fd30_0;  1 drivers
v0x7fc662711750_0 .net "rst_i", 0 0, v0x7fc662711a30_0;  1 drivers
v0x7fc662711800_0 .net "start_i", 0 0, v0x7fc662711b10_0;  1 drivers
v0x7fc6627118d0_0 .net "zero", 0 0, v0x7fc66270d440_0;  1 drivers
L_0x7fc662711df0 .part L_0x7fc662712370, 26, 6;
L_0x7fc6627129e0 .part L_0x7fc662712370, 21, 5;
L_0x7fc662712b40 .part L_0x7fc662712370, 16, 5;
L_0x7fc662712db0 .part L_0x7fc662712370, 16, 5;
L_0x7fc662712e90 .part L_0x7fc662712370, 11, 5;
L_0x7fc662713670 .part L_0x7fc662712370, 0, 16;
L_0x7fc662713810 .part L_0x7fc662712370, 0, 6;
S_0x7fc662508fc0 .scope module, "ALU" "ALU" 3 81, 4 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fc6625091a0_0 .net "ALUCtrl_i", 2 0, v0x7fc66270d9f0_0;  1 drivers
v0x7fc66270d440_0 .var "Zero_o", 0 0;
v0x7fc66270d4f0_0 .net "data1_i", 31 0, L_0x7fc662712600;  1 drivers
v0x7fc66270d5a0_0 .net "data2_i", 31 0, L_0x7fc662713090;  1 drivers
v0x7fc66270d630_0 .var "data_o", 31 0;
E_0x7fc66250bf40 .event edge, v0x7fc6625091a0_0, v0x7fc66270d5a0_0, v0x7fc66270d4f0_0;
S_0x7fc66270d790 .scope module, "ALU_Control" "ALU_Control" 3 90, 5 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x7fc66270d9f0_0 .var "ALUCtrl_o", 2 0;
v0x7fc66270dac0_0 .net8 "ALUOp_i", 1 0, RS_0x10758b1e8;  2 drivers
v0x7fc66270db60_0 .net "funct_i", 5 0, L_0x7fc662713810;  1 drivers
E_0x7fc66270d9a0 .event edge, v0x7fc66270dac0_0, v0x7fc66270db60_0;
S_0x7fc66270dc70 .scope module, "Add_PC" "Adder" 3 25, 6 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fc66270de90_0 .net "data1_i", 31 0, v0x7fc66270fd30_0;  alias, 1 drivers
L_0x1075bd008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc66270df40_0 .net "data2_i", 31 0, L_0x1075bd008;  1 drivers
v0x7fc66270dff0_0 .net "data_o", 31 0, L_0x7fc662711ed0;  1 drivers
L_0x7fc662711ed0 .arith/sum 32, v0x7fc66270fd30_0, L_0x1075bd008;
S_0x7fc66270e100 .scope module, "Control" "Control" 3 16, 7 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
v0x7fc66270e3b0_0 .var "ALUOp_o", 1 0;
v0x7fc66270e460_0 .var "ALUSrc_o", 0 0;
v0x7fc66270e4f0_0 .net "Op_i", 5 0, L_0x7fc662711df0;  1 drivers
v0x7fc66270e5b0_0 .var "RegDst_o", 0 0;
v0x7fc66270e650_0 .var "RegWrite_o", 0 0;
E_0x7fc66270e360 .event edge, v0x7fc66270e4f0_0;
S_0x7fc66270e7b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 41, 8 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fc662712370 .functor BUFZ 32, L_0x7fc662712090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc66270e9a0_0 .net *"_s0", 31 0, L_0x7fc662712090;  1 drivers
v0x7fc66270ea50_0 .net *"_s2", 31 0, L_0x7fc662712210;  1 drivers
v0x7fc66270eaf0_0 .net *"_s4", 29 0, L_0x7fc662712130;  1 drivers
L_0x1075bd050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc66270eba0_0 .net *"_s6", 1 0, L_0x1075bd050;  1 drivers
v0x7fc66270ec50_0 .net "addr_i", 31 0, v0x7fc66270fd30_0;  alias, 1 drivers
v0x7fc66270ed30_0 .net "instr_o", 31 0, L_0x7fc662712370;  alias, 1 drivers
v0x7fc66270edd0 .array "memory", 255 0, 31 0;
L_0x7fc662712090 .array/port v0x7fc66270edd0, L_0x7fc662712210;
L_0x7fc662712130 .part v0x7fc66270fd30_0, 2, 30;
L_0x7fc662712210 .concat [ 30 2 0 0], L_0x7fc662712130, L_0x1075bd050;
S_0x7fc66270eea0 .scope module, "MUX_ALUSrc" "MUX32" 3 67, 9 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fc66270f0d0_0 .net "data1_i", 31 0, L_0x7fc6627128f0;  1 drivers
v0x7fc66270f180_0 .net "data2_i", 31 0, L_0x7fc6627134a0;  1 drivers
v0x7fc66270f230_0 .net "data_o", 31 0, L_0x7fc662713090;  alias, 1 drivers
v0x7fc66270f300_0 .net8 "select_i", 0 0, RS_0x10758b3f8;  2 drivers
L_0x7fc662713090 .functor MUXZ 32, L_0x7fc6627128f0, L_0x7fc6627134a0, RS_0x10758b3f8, C4<>;
S_0x7fc66270f3f0 .scope module, "MUX_RegDst" "MUX5" 3 59, 10 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7fc66270f600_0 .net "data1_i", 4 0, L_0x7fc662712db0;  1 drivers
v0x7fc66270f6c0_0 .net "data2_i", 4 0, L_0x7fc662712e90;  1 drivers
v0x7fc66270f770_0 .net "data_o", 4 0, L_0x7fc662712c90;  1 drivers
v0x7fc66270f830_0 .net8 "select_i", 0 0, RS_0x10758b458;  2 drivers
L_0x7fc662712c90 .functor MUXZ 5, L_0x7fc662712db0, L_0x7fc662712e90, RS_0x10758b458, C4<>;
S_0x7fc66270f930 .scope module, "PC" "PC" 3 32, 11 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fc66270fbe0_0 .net "clk_i", 0 0, v0x7fc6627119a0_0;  alias, 1 drivers
v0x7fc66270fc90_0 .net "pc_i", 31 0, L_0x7fc662711ed0;  alias, 1 drivers
v0x7fc66270fd30_0 .var "pc_o", 31 0;
v0x7fc66270fe20_0 .net "rst_i", 0 0, v0x7fc662711a30_0;  alias, 1 drivers
v0x7fc66270feb0_0 .net "start_i", 0 0, v0x7fc662711b10_0;  alias, 1 drivers
E_0x7fc66270fb90/0 .event negedge, v0x7fc66270fe20_0;
E_0x7fc66270fb90/1 .event posedge, v0x7fc66270fbe0_0;
E_0x7fc66270fb90 .event/or E_0x7fc66270fb90/0, E_0x7fc66270fb90/1;
S_0x7fc66270fff0 .scope module, "Registers" "Registers" 3 47, 12 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fc662712600 .functor BUFZ 32, L_0x7fc662712420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc6627128f0 .functor BUFZ 32, L_0x7fc6627126f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc6627102e0_0 .net "RDaddr_i", 4 0, L_0x7fc662712c90;  alias, 1 drivers
v0x7fc6627103b0_0 .net "RDdata_i", 31 0, v0x7fc66270d630_0;  1 drivers
v0x7fc662710460_0 .net "RSaddr_i", 4 0, L_0x7fc6627129e0;  1 drivers
v0x7fc662710510_0 .net "RSdata_o", 31 0, L_0x7fc662712600;  alias, 1 drivers
v0x7fc6627105d0_0 .net "RTaddr_i", 4 0, L_0x7fc662712b40;  1 drivers
v0x7fc6627106b0_0 .net "RTdata_o", 31 0, L_0x7fc6627128f0;  alias, 1 drivers
v0x7fc662710750_0 .net8 "RegWrite_i", 0 0, RS_0x10758b488;  2 drivers
v0x7fc662710800_0 .net *"_s0", 31 0, L_0x7fc662712420;  1 drivers
v0x7fc662710890_0 .net *"_s10", 6 0, L_0x7fc662712790;  1 drivers
L_0x1075bd0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc6627109c0_0 .net *"_s13", 1 0, L_0x1075bd0e0;  1 drivers
v0x7fc662710a70_0 .net *"_s2", 6 0, L_0x7fc6627124c0;  1 drivers
L_0x1075bd098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc662710b20_0 .net *"_s5", 1 0, L_0x1075bd098;  1 drivers
v0x7fc662710bd0_0 .net *"_s8", 31 0, L_0x7fc6627126f0;  1 drivers
v0x7fc662710c80_0 .net "clk_i", 0 0, v0x7fc6627119a0_0;  alias, 1 drivers
v0x7fc662710d30 .array "register", 31 0, 31 0;
E_0x7fc66270fae0 .event posedge, v0x7fc66270fbe0_0;
L_0x7fc662712420 .array/port v0x7fc662710d30, L_0x7fc6627124c0;
L_0x7fc6627124c0 .concat [ 5 2 0 0], L_0x7fc6627129e0, L_0x1075bd098;
L_0x7fc6627126f0 .array/port v0x7fc662710d30, L_0x7fc662712790;
L_0x7fc662712790 .concat [ 5 2 0 0], L_0x7fc662712b40, L_0x1075bd0e0;
S_0x7fc662710e40 .scope module, "Sign_Extend" "Sign_Extend" 3 75, 13 1 0, S_0x7fc66250aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x7fc662713580 .functor BUFZ 16, L_0x7fc662713670, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc662711030_0 .net *"_s14", 15 0, L_0x7fc662713580;  1 drivers
v0x7fc6627110f0_0 .net *"_s3", 0 0, L_0x7fc6627132a0;  1 drivers
L_0x1075bd128 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fc662711190_0 .net/2u *"_s4", 15 0, L_0x1075bd128;  1 drivers
L_0x1075bd170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc662711220_0 .net/2u *"_s6", 15 0, L_0x1075bd170;  1 drivers
v0x7fc6627112d0_0 .net *"_s8", 15 0, L_0x7fc662713340;  1 drivers
v0x7fc6627113c0_0 .net "data_i", 15 0, L_0x7fc662713670;  1 drivers
v0x7fc662711470_0 .net "data_o", 31 0, L_0x7fc6627134a0;  alias, 1 drivers
L_0x7fc6627132a0 .part L_0x7fc662713670, 15, 1;
L_0x7fc662713340 .functor MUXZ 16, L_0x1075bd170, L_0x1075bd128, L_0x7fc6627132a0, C4<>;
L_0x7fc6627134a0 .concat8 [ 16 16 0 0], L_0x7fc662713580, L_0x7fc662713340;
    .scope S_0x7fc66270e100;
T_0 ;
    %wait E_0x7fc66270e360;
    %load/vec4 v0x7fc66270e4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc66270e5b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc66270e3b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc66270e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc66270e650_0, 0, 1;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc66270e5b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc66270e3b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc66270e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc66270e650_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc66270f930;
T_1 ;
    %wait E_0x7fc66270fb90;
    %load/vec4 v0x7fc66270fe20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc66270fd30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc66270feb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc66270fc90_0;
    %assign/vec4 v0x7fc66270fd30_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fc66270fd30_0;
    %assign/vec4 v0x7fc66270fd30_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc66270fff0;
T_2 ;
    %wait E_0x7fc66270fae0;
    %load/vec4 v0x7fc662710750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fc6627103b0_0;
    %load/vec4 v0x7fc6627102e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc662710d30, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc662508fc0;
T_3 ;
    %wait E_0x7fc66250bf40;
    %load/vec4 v0x7fc6625091a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x7fc66270d4f0_0;
    %load/vec4 v0x7fc66270d5a0_0;
    %and;
    %store/vec4 v0x7fc66270d630_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x7fc66270d4f0_0;
    %load/vec4 v0x7fc66270d5a0_0;
    %or;
    %store/vec4 v0x7fc66270d630_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7fc66270d4f0_0;
    %load/vec4 v0x7fc66270d5a0_0;
    %add;
    %store/vec4 v0x7fc66270d630_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x7fc66270d4f0_0;
    %load/vec4 v0x7fc66270d5a0_0;
    %sub;
    %store/vec4 v0x7fc66270d630_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fc66270d4f0_0;
    %load/vec4 v0x7fc66270d5a0_0;
    %mul;
    %store/vec4 v0x7fc66270d630_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc66270d630_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc66270d440_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc66270d440_0, 0, 1;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc66270d790;
T_4 ;
    %wait E_0x7fc66270d9a0;
    %load/vec4 v0x7fc66270dac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7fc66270db60_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc66270d9f0_0, 0, 3;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc66270d9f0_0, 0, 3;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc66270d9f0_0, 0, 3;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc66270d9f0_0, 0, 3;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc66270d9f0_0, 0, 3;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc66270d9f0_0, 0, 3;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc66250bde0;
T_5 ;
    %delay 25, 0;
    %load/vec4 v0x7fc6627119a0_0;
    %inv;
    %store/vec4 v0x7fc6627119a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc66250bde0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc662711be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc662711c70_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fc662711c70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc662711c70_0;
    %store/vec4a v0x7fc66270edd0, 4, 0;
    %load/vec4 v0x7fc662711c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc662711c70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc662711c70_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fc662711c70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc662711c70_0;
    %store/vec4a v0x7fc662710d30, 4, 0;
    %load/vec4 v0x7fc662711c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc662711c70_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0x7fc66270edd0 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fc662711d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc6627119a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc662711a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc662711b10_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc662711a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc662711b10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fc66250bde0;
T_7 ;
    %wait E_0x7fc66270fae0;
    %load/vec4 v0x7fc662711be0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 51 "$stop" {0 0 0};
T_7.0 ;
    %vpi_call 2 54 "$fdisplay", v0x7fc662711d40_0, "PC = %d", v0x7fc66270fd30_0 {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x7fc662711d40_0, "Registers" {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x7fc662711d40_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fc662710d30, 0>, &A<v0x7fc662710d30, 8>, &A<v0x7fc662710d30, 16>, &A<v0x7fc662710d30, 24> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x7fc662711d40_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fc662710d30, 1>, &A<v0x7fc662710d30, 9>, &A<v0x7fc662710d30, 17>, &A<v0x7fc662710d30, 25> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x7fc662711d40_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fc662710d30, 2>, &A<v0x7fc662710d30, 10>, &A<v0x7fc662710d30, 18>, &A<v0x7fc662710d30, 26> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x7fc662711d40_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fc662710d30, 3>, &A<v0x7fc662710d30, 11>, &A<v0x7fc662710d30, 19>, &A<v0x7fc662710d30, 27> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x7fc662711d40_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fc662710d30, 4>, &A<v0x7fc662710d30, 12>, &A<v0x7fc662710d30, 20>, &A<v0x7fc662710d30, 28> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x7fc662711d40_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fc662710d30, 5>, &A<v0x7fc662710d30, 13>, &A<v0x7fc662710d30, 21>, &A<v0x7fc662710d30, 29> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x7fc662711d40_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fc662710d30, 6>, &A<v0x7fc662710d30, 14>, &A<v0x7fc662710d30, 22>, &A<v0x7fc662710d30, 30> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x7fc662711d40_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fc662710d30, 7>, &A<v0x7fc662710d30, 15>, &A<v0x7fc662710d30, 23>, &A<v0x7fc662710d30, 31> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x7fc662711d40_0, "\012" {0 0 0};
    %load/vec4 v0x7fc662711be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc662711be0_0, 0, 32;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
