# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__glbl = $(LIB_WORK)/glbl/_primary.dat
WORK__ALUTestVectorTestbench = $(LIB_WORK)/@a@l@u@test@vector@testbench/_primary.dat
WORK__ALUTestbench = $(LIB_WORK)/@a@l@u@testbench/_primary.dat
WORK__ALUdec = $(LIB_WORK)/@a@l@udec/_primary.dat
WORK__ALU = $(LIB_WORK)/@a@l@u/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__glbl) \
    $(WORK__ALUTestVectorTestbench) \
    $(WORK__ALUTestbench) \
    $(WORK__ALUdec) \
    $(WORK__ALU)

$(WORK__ALU) \
$(WORK__ALUdec) \
$(WORK__ALUTestbench) \
$(WORK__ALUTestVectorTestbench) : ../../src/ALUTestVectorTestbench.v ../../src/ALUTestbench.v \
		 ../../src/ALUdec.v ../../src/ALU.v
	$(VLOG) +acc -source -nocovercells +incdir+../../src \
		 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF ../../src/ALUTestVectorTestbench.v \
		 ../../src/ALUTestbench.v ../../src/ALUdec.v \
		 ../../src/ALU.v

$(WORK__glbl) : /opt/Xilinx/14.6/ISE_DS/ISE/verilog/src/glbl.v
	$(VLOG) +acc -source -nocovercells -L \
		 mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /opt/Xilinx/14.6/ISE_DS/ISE/verilog/src/glbl.v

