

================================================================
== Vitis HLS Report for 'decay_eligibility_traces'
================================================================
* Date:           Mon Dec  8 20:06:21 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     8197|     8197|  81.970 us|  81.970 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DECAY_OUTER_DECAY_INNER  |     8195|     8195|         6|          2|          1|  4096|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:203]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/snn_top_hls.cpp:202]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%params_trace_decay_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_trace_decay_val" [src/snn_top_hls.cpp:205]   --->   Operation 16 'read' 'params_trace_decay_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln205 = sext i16 %params_trace_decay_val_read" [src/snn_top_hls.cpp:205]   --->   Operation 17 'sext' 'sext_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln202 = store i7 0, i7 %i" [src/snn_top_hls.cpp:202]   --->   Operation 19 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln203 = store i7 0, i7 %j" [src/snn_top_hls.cpp:203]   --->   Operation 20 'store' 'store_ln203' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body4" [src/snn_top_hls.cpp:202]   --->   Operation 21 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [src/snn_top_hls.cpp:202]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.67ns)   --->   "%icmp_ln202 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [src/snn_top_hls.cpp:202]   --->   Operation 23 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.67ns)   --->   "%add_ln202_1 = add i13 %indvar_flatten_load, i13 1" [src/snn_top_hls.cpp:202]   --->   Operation 24 'add' 'add_ln202_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.inc7, void %for.end9" [src/snn_top_hls.cpp:202]   --->   Operation 25 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln202 = store i13 %add_ln202_1, i13 %indvar_flatten" [src/snn_top_hls.cpp:202]   --->   Operation 26 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/snn_top_hls.cpp:203]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/snn_top_hls.cpp:202]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln202 = add i7 %i_load, i7 1" [src/snn_top_hls.cpp:202]   --->   Operation 29 'add' 'add_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%icmp_ln203 = icmp_eq  i7 %j_load, i7 64" [src/snn_top_hls.cpp:203]   --->   Operation 30 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%select_ln202 = select i1 %icmp_ln203, i7 0, i7 %j_load" [src/snn_top_hls.cpp:202]   --->   Operation 31 'select' 'select_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln202_1 = select i1 %icmp_ln203, i7 %add_ln202, i7 %i_load" [src/snn_top_hls.cpp:202]   --->   Operation 32 'select' 'select_ln202_1' <Predicate = (!icmp_ln202)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i7 %select_ln202_1" [src/snn_top_hls.cpp:203]   --->   Operation 33 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i7 %select_ln202" [src/snn_top_hls.cpp:203]   --->   Operation 34 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln202, i32 2, i32 5" [src/snn_top_hls.cpp:203]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln203, i4 %lshr_ln" [src/snn_top_hls.cpp:205]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i10 %tmp_s" [src/snn_top_hls.cpp:205]   --->   Operation 37 'zext' 'zext_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 38 'getelementptr' 'p_ZL18eligibility_traces_0_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 39 'getelementptr' 'p_ZL18eligibility_traces_1_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 40 'getelementptr' 'p_ZL18eligibility_traces_2_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 41 'getelementptr' 'p_ZL18eligibility_traces_3_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 42 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 43 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 44 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 45 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %select_ln202, i7 1" [src/snn_top_hls.cpp:203]   --->   Operation 46 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln202 = store i7 %select_ln202_1, i7 %i" [src/snn_top_hls.cpp:202]   --->   Operation 47 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln203 = store i7 %add_ln203, i7 %j" [src/snn_top_hls.cpp:203]   --->   Operation 48 'store' 'store_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln203 = br void %for.body4" [src/snn_top_hls.cpp:203]   --->   Operation 49 'br' 'br_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 50 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 51 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 52 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 53 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZL18eligibility_traces_0_load, i2 1, i16 %p_ZL18eligibility_traces_1_load, i2 2, i16 %p_ZL18eligibility_traces_2_load, i2 3, i16 %p_ZL18eligibility_traces_3_load, i16 0, i2 %trunc_ln203_1" [src/snn_top_hls.cpp:205]   --->   Operation 54 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln205_1 = sext i16 %tmp" [src/snn_top_hls.cpp:205]   --->   Operation 55 'sext' 'sext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (5.58ns)   --->   "%mul_ln205 = mul i32 %sext_ln205_1, i32 %sext_ln205" [src/snn_top_hls.cpp:205]   --->   Operation 56 'mul' 'mul_ln205' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%ret_ln208 = ret" [src/snn_top_hls.cpp:208]   --->   Operation 82 'ret' 'ret_ln208' <Predicate = (icmp_ln202)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @DECAY_OUTER_DECAY_INNER_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln204 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:204]   --->   Operation 59 'specpipeline' 'specpipeline_ln204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln205 = icmp_eq  i32 %mul_ln205, i32 0" [src/snn_top_hls.cpp:205]   --->   Operation 60 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %if.end.i.i, void %if.then.i.i" [src/snn_top_hls.cpp:205]   --->   Operation 61 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.56ns)   --->   "%switch_ln205 = switch i2 %trunc_ln203_1, void %V1.i.i2.case.35, i2 0, void %V1.i.i2.case.02, i2 1, void %V1.i.i2.case.13, i2 2, void %V1.i.i2.case.24" [src/snn_top_hls.cpp:205]   --->   Operation 62 'switch' 'switch_ln205' <Predicate = (icmp_ln205)> <Delay = 1.56>
ST_5 : Operation 63 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 63 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 64 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 65 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 66 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 67 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 68 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 69 'store' 'store_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit1" [src/snn_top_hls.cpp:205]   --->   Operation 70 'br' 'br_ln205' <Predicate = (icmp_ln205 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln205 = br void %if.end.i.i" [src/snn_top_hls.cpp:205]   --->   Operation 71 'br' 'br_ln205' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln205, i32 8, i32 23" [src/snn_top_hls.cpp:205]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.56ns)   --->   "%switch_ln205 = switch i2 %trunc_ln203_1, void %V1.i.i2.case.3, i2 0, void %V1.i.i2.case.0, i2 1, void %V1.i.i2.case.1, i2 2, void %V1.i.i2.case.2" [src/snn_top_hls.cpp:205]   --->   Operation 73 'switch' 'switch_ln205' <Predicate = true> <Delay = 1.56>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:205]   --->   Operation 74 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 75 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:205]   --->   Operation 76 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 77 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:205]   --->   Operation 78 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 79 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln205 = store i16 %trunc_ln, i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:205]   --->   Operation 80 'store' 'store_ln205' <Predicate = (trunc_ln203_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln205 = br void %V1.i.i2.exit" [src/snn_top_hls.cpp:205]   --->   Operation 81 'br' 'br_ln205' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ params_trace_decay_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL18eligibility_traces_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZL18eligibility_traces_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                               (alloca           ) [ 0110000]
i                               (alloca           ) [ 0110000]
indvar_flatten                  (alloca           ) [ 0100000]
specmemcore_ln0                 (specmemcore      ) [ 0000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000]
specmemcore_ln0                 (specmemcore      ) [ 0000000]
params_trace_decay_val_read     (read             ) [ 0000000]
sext_ln205                      (sext             ) [ 0111100]
store_ln0                       (store            ) [ 0000000]
store_ln202                     (store            ) [ 0000000]
store_ln203                     (store            ) [ 0000000]
br_ln202                        (br               ) [ 0000000]
indvar_flatten_load             (load             ) [ 0000000]
icmp_ln202                      (icmp             ) [ 0111100]
add_ln202_1                     (add              ) [ 0000000]
br_ln202                        (br               ) [ 0000000]
store_ln202                     (store            ) [ 0000000]
j_load                          (load             ) [ 0000000]
i_load                          (load             ) [ 0000000]
add_ln202                       (add              ) [ 0000000]
icmp_ln203                      (icmp             ) [ 0000000]
select_ln202                    (select           ) [ 0000000]
select_ln202_1                  (select           ) [ 0000000]
trunc_ln203                     (trunc            ) [ 0000000]
trunc_ln203_1                   (trunc            ) [ 0111111]
lshr_ln                         (partselect       ) [ 0000000]
tmp_s                           (bitconcatenate   ) [ 0000000]
zext_ln205                      (zext             ) [ 0000000]
p_ZL18eligibility_traces_0_addr (getelementptr    ) [ 0111111]
p_ZL18eligibility_traces_1_addr (getelementptr    ) [ 0111111]
p_ZL18eligibility_traces_2_addr (getelementptr    ) [ 0111111]
p_ZL18eligibility_traces_3_addr (getelementptr    ) [ 0111111]
add_ln203                       (add              ) [ 0000000]
store_ln202                     (store            ) [ 0000000]
store_ln203                     (store            ) [ 0000000]
br_ln203                        (br               ) [ 0000000]
p_ZL18eligibility_traces_0_load (load             ) [ 0000000]
p_ZL18eligibility_traces_1_load (load             ) [ 0000000]
p_ZL18eligibility_traces_2_load (load             ) [ 0000000]
p_ZL18eligibility_traces_3_load (load             ) [ 0000000]
tmp                             (sparsemux        ) [ 0010100]
sext_ln205_1                    (sext             ) [ 0000000]
mul_ln205                       (mul              ) [ 0100010]
specloopname_ln0                (specloopname     ) [ 0000000]
speclooptripcount_ln0           (speclooptripcount) [ 0000000]
specpipeline_ln204              (specpipeline     ) [ 0000000]
icmp_ln205                      (icmp             ) [ 0100010]
br_ln205                        (br               ) [ 0000000]
switch_ln205                    (switch           ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
trunc_ln                        (partselect       ) [ 0010001]
switch_ln205                    (switch           ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
store_ln205                     (store            ) [ 0000000]
br_ln205                        (br               ) [ 0000000]
ret_ln208                       (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="params_trace_decay_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_trace_decay_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZL18eligibility_traces_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZL18eligibility_traces_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL18eligibility_traces_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL18eligibility_traces_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL18eligibility_traces_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DECAY_OUTER_DECAY_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="params_trace_decay_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_trace_decay_val_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_ZL18eligibility_traces_0_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_0_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_ZL18eligibility_traces_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_1_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_ZL18eligibility_traces_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_2_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_ZL18eligibility_traces_3_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="10" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL18eligibility_traces_3_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="3"/>
<pin id="162" dir="0" index="4" bw="10" slack="0"/>
<pin id="163" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
<pin id="165" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL18eligibility_traces_0_load/2 store_ln205/5 store_ln205/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="3"/>
<pin id="157" dir="0" index="4" bw="10" slack="0"/>
<pin id="158" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
<pin id="160" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL18eligibility_traces_1_load/2 store_ln205/5 store_ln205/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="3"/>
<pin id="152" dir="0" index="4" bw="10" slack="0"/>
<pin id="153" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="0"/>
<pin id="155" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL18eligibility_traces_2_load/2 store_ln205/5 store_ln205/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="3"/>
<pin id="167" dir="0" index="4" bw="10" slack="0"/>
<pin id="168" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
<pin id="170" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZL18eligibility_traces_3_load/2 store_ln205/5 store_ln205/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln205_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln205/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="13" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln202_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln203_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="13" slack="0"/>
<pin id="193" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln202_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="0" index="1" bw="13" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln202_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln202_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="13" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln202_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln203_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln202_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln202/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln202_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln202_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln203_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln203_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="lshr_ln_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="4" slack="0"/>
<pin id="258" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln205_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln203_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln202_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln203_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="1"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="0" index="2" bw="16" slack="0"/>
<pin id="299" dir="0" index="3" bw="2" slack="0"/>
<pin id="300" dir="0" index="4" bw="16" slack="0"/>
<pin id="301" dir="0" index="5" bw="2" slack="0"/>
<pin id="302" dir="0" index="6" bw="16" slack="0"/>
<pin id="303" dir="0" index="7" bw="2" slack="0"/>
<pin id="304" dir="0" index="8" bw="16" slack="0"/>
<pin id="305" dir="0" index="9" bw="16" slack="0"/>
<pin id="306" dir="0" index="10" bw="2" slack="1"/>
<pin id="307" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln205_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln205_1/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_ln205_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="3"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln205/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln205_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="switch_ln205_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="3"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="0" index="3" bw="2" slack="0"/>
<pin id="336" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln205/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="switch_ln205_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="3"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="0" index="3" bw="2" slack="0"/>
<pin id="354" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln205/5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="372" class="1005" name="indvar_flatten_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="379" class="1005" name="sext_ln205_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="3"/>
<pin id="381" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln205 "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln202_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln202 "/>
</bind>
</comp>

<comp id="388" class="1005" name="trunc_ln203_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="1"/>
<pin id="390" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="p_ZL18eligibility_traces_0_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL18eligibility_traces_0_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_ZL18eligibility_traces_1_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="1"/>
<pin id="403" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL18eligibility_traces_1_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="p_ZL18eligibility_traces_2_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL18eligibility_traces_2_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_ZL18eligibility_traces_3_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="1"/>
<pin id="415" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL18eligibility_traces_3_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="424" class="1005" name="mul_ln205_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln205 "/>
</bind>
</comp>

<comp id="433" class="1005" name="trunc_ln_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="100" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="107" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="114" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="121" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="161"><net_src comp="74" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="175"><net_src comp="94" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="211" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="211" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="223" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="217" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="214" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="229" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="229" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="245" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="253" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="283"><net_src comp="229" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="237" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="310"><net_src comp="128" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="312"><net_src comp="134" pin="3"/><net_sink comp="295" pin=4"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="295" pin=5"/></net>

<net id="314"><net_src comp="140" pin="3"/><net_sink comp="295" pin=6"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="295" pin=7"/></net>

<net id="316"><net_src comp="146" pin="3"/><net_sink comp="295" pin=8"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="295" pin=9"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="80" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="361"><net_src comp="82" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="368"><net_src comp="86" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="375"><net_src comp="90" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="382"><net_src comp="172" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="387"><net_src comp="194" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="249" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="295" pin=10"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="398"><net_src comp="100" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="404"><net_src comp="107" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="410"><net_src comp="114" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="416"><net_src comp="121" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="422"><net_src comp="295" pin="11"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="427"><net_src comp="321" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="436"><net_src comp="340" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="146" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZL18eligibility_traces_0 | {5 6 }
	Port: p_ZL18eligibility_traces_1 | {5 6 }
	Port: p_ZL18eligibility_traces_2 | {5 6 }
	Port: p_ZL18eligibility_traces_3 | {5 6 }
 - Input state : 
	Port: decay_eligibility_traces : params_trace_decay_val | {1 }
	Port: decay_eligibility_traces : p_ZL18eligibility_traces_0 | {2 3 }
	Port: decay_eligibility_traces : p_ZL18eligibility_traces_1 | {2 3 }
	Port: decay_eligibility_traces : p_ZL18eligibility_traces_2 | {2 3 }
	Port: decay_eligibility_traces : p_ZL18eligibility_traces_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln202 : 1
		store_ln203 : 1
		indvar_flatten_load : 1
		icmp_ln202 : 2
		add_ln202_1 : 2
		br_ln202 : 3
		store_ln202 : 3
	State 2
		add_ln202 : 1
		icmp_ln203 : 1
		select_ln202 : 2
		select_ln202_1 : 2
		trunc_ln203 : 3
		trunc_ln203_1 : 3
		lshr_ln : 3
		tmp_s : 4
		zext_ln205 : 5
		p_ZL18eligibility_traces_0_addr : 6
		p_ZL18eligibility_traces_1_addr : 6
		p_ZL18eligibility_traces_2_addr : 6
		p_ZL18eligibility_traces_3_addr : 6
		p_ZL18eligibility_traces_0_load : 7
		p_ZL18eligibility_traces_1_load : 7
		p_ZL18eligibility_traces_2_load : 7
		p_ZL18eligibility_traces_3_load : 7
		add_ln203 : 3
		store_ln202 : 3
		store_ln203 : 4
	State 3
		tmp : 1
	State 4
		mul_ln205 : 1
	State 5
		br_ln205 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln202_fu_194           |    0    |    0    |    14   |
|   icmp   |            icmp_ln203_fu_223           |    0    |    0    |    14   |
|          |            icmp_ln205_fu_326           |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|
|          |           add_ln202_1_fu_200           |    0    |    0    |    14   |
|    add   |            add_ln202_fu_217            |    0    |    0    |    14   |
|          |            add_ln203_fu_279            |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
| sparsemux|               tmp_fu_295               |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|  select  |           select_ln202_fu_229          |    0    |    0    |    7    |
|          |          select_ln202_1_fu_237         |    0    |    0    |    7    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |            mul_ln205_fu_321            |    1    |    0    |    6    |
|----------|----------------------------------------|---------|---------|---------|
|   read   | params_trace_decay_val_read_read_fu_94 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   sext   |            sext_ln205_fu_172           |    0    |    0    |    0    |
|          |           sext_ln205_1_fu_318          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln203_fu_245           |    0    |    0    |    0    |
|          |          trunc_ln203_1_fu_249          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|             lshr_ln_fu_253             |    0    |    0    |    0    |
|          |             trunc_ln_fu_340            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              tmp_s_fu_263              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   zext   |            zext_ln205_fu_271           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  switch  |           switch_ln205_fu_331          |    0    |    0    |    0    |
|          |           switch_ln205_fu_349          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    1    |    0    |   149   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|               i_reg_365               |    7   |
|           icmp_ln202_reg_384          |    1   |
|         indvar_flatten_reg_372        |   13   |
|               j_reg_358               |    7   |
|           mul_ln205_reg_424           |   32   |
|p_ZL18eligibility_traces_0_addr_reg_395|   10   |
|p_ZL18eligibility_traces_1_addr_reg_401|   10   |
|p_ZL18eligibility_traces_2_addr_reg_407|   10   |
|p_ZL18eligibility_traces_3_addr_reg_413|   10   |
|           sext_ln205_reg_379          |   32   |
|              tmp_reg_419              |   16   |
|         trunc_ln203_1_reg_388         |    2   |
|            trunc_ln_reg_433           |   16   |
+---------------------------------------+--------+
|                 Total                 |   166  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_128 |  p4  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_134 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_134 |  p4  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_140 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_140 |  p4  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_146 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_146 |  p4  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   160  ||  12.704 ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |   72   |
|  Register |    -   |    -   |   166  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   166  |   221  |
+-----------+--------+--------+--------+--------+
