{"vcs1":{"timestamp_begin":1754619695.889807981, "rt":14.72, "ut":14.80, "st":0.50}}
{"vcselab":{"timestamp_begin":1754619710.677822294, "rt":0.22, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1754619710.956726698, "rt":0.86, "ut":0.64, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754619695.222343996}
{"VCS_COMP_START_TIME": 1754619695.222343996}
{"VCS_COMP_END_TIME": 1754619711.945882777}
{"VCS_USER_OPTIONS": "-full64 -l fa_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top fa_tb -o fa_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab16/design/fa.f -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert -assert enable_diag"}
{"vcs1": {"peak_mem": 552068}}
{"vcselab": {"peak_mem": 178900}}
