// Seed: 1815010472
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output wor id_4,
    output supply0 id_5,
    output supply0 id_6
);
  assign id_6 = 1;
  assign module_1.id_13 = 0;
  final $display(1'b0);
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    output tri   id_2,
    output logic id_3,
    output wor   id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  wor   id_7,
    inout  tri1  id_8
);
  supply1 id_10 = id_6;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_7,
      id_8,
      id_4,
      id_2,
      id_10
  );
  logic id_11, id_12, id_13;
  assign id_1 = id_11 - "" ? 1 : id_13;
  initial begin : LABEL_0
    force id_13 = 1;
    id_13 <= id_13;
    id_11 = 1'b0;
    id_3 <= 1 > id_11;
    id_2 = 1'b0;
  end
  logic id_14 = id_11;
  wire  id_15;
endmodule
