// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan2(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=64, blocks_per_sm=16

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception6760[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 64, 1, 1
.minnctapersm 16
{
	.reg .pred 	%p<338>;
	.reg .b16 	%rs<93>;
	.reg .b32 	%r<3054>;
	.reg .f32 	%f<665>;
	.reg .b64 	%rd<666>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r262, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd74, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r269, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r269, 49663;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r270, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r270, 49663;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r263, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r271, %r4, 6;
	or.b32  	%r272, %r3, %r1;
	or.b32  	%r273, %r272, %r271;
	mul.wide.u32 	%rd79, %r273, 4;
	add.s64 	%rd5, %rd4, %rd79;
	mov.u32 	%r274, 1;
	st.global.u32 	[%rd5], %r274;
	setp.gt.u32 	%p3, %r263, 65535;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r264, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r264, %r263;
	setp.gt.s32 	%p5, %r264, 131071;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r265, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r275, %r264, %r263;
	and.b32  	%r276, %r275, 255;
	setp.ne.s32 	%p7, %r276, 0;
	setp.gt.u32 	%p8, %r265, 32767;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r266, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r266, %r265;
	setp.gt.s32 	%p11, %r266, 65535;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	sub.s32 	%r277, %r266, %r265;
	add.s32 	%r278, %r277, 3;
	and.b32  	%r279, %r278, 127;
	setp.eq.s32 	%p13, %r279, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r267, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r267, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r268, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r267, %r268;
	setp.lt.s32 	%p16, %r268, 17;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %L397
	mov.f32 	%f46, 0f41900000;
	mov.f32 	%f47, 0fC0E00000;
	div.approx.f32 	%f1, %f47, %f46;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f3, %f1, 0f40800000;
	setp.eq.f32 	%p23, %f3, 0f00000000;
	mov.f32 	%f45, 0f3F800000;
	mov.f32 	%f657, %f45;
	@%p23 bra 	$L__BB0_15;
// %bb.14:                              // %L430
	add.f32 	%f74, %f3, %f3;
	mov.b32 	%r287, %f74;
	and.b32  	%r288, %r287, -2147483648;
	or.b32  	%r289, %r288, 1056964608;
	mov.b32 	%f75, %r289;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r290, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f3;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r291, %r290, 1;
	setp.eq.b32 	%p26, %r291, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r292, %r290, 2;
	setp.eq.s32 	%p27, %r292, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f3;
	setp.eq.f32 	%p28, %f3, %f97;
	mul.f32 	%f98, %f3, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f1, 0f41490FDB;
	div.approx.f32 	%f657, %f99, %f100;
$L__BB0_15:                             // %L434
	mov.f32 	%f105, 0fC0A00000;
	div.approx.f32 	%f7, %f105, %f46;
	mul.f32 	%f9, %f7, 0f40800000;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f658, %f45;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L445
	add.f32 	%f132, %f9, %f9;
	mov.b32 	%r300, %f132;
	and.b32  	%r301, %r300, -2147483648;
	or.b32  	%r302, %r301, 1056964608;
	mov.b32 	%f133, %r302;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r303, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f9;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r304, %r303, 1;
	setp.eq.b32 	%p37, %r304, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r305, %r303, 2;
	setp.eq.s32 	%p38, %r305, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f9;
	setp.eq.f32 	%p39, %f9, %f155;
	mul.f32 	%f156, %f9, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f7, 0f41490FDB;
	div.approx.f32 	%f658, %f157, %f158;
$L__BB0_17:                             // %L449
	mov.f32 	%f164, 0fC0400000;
	div.approx.f32 	%f12, %f164, %f46;
	mul.f32 	%f14, %f12, 0f40800000;
	setp.eq.f32 	%p45, %f14, 0f00000000;
	mov.f32 	%f659, %f45;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L482
	add.f32 	%f191, %f14, %f14;
	mov.b32 	%r316, %f191;
	and.b32  	%r317, %r316, -2147483648;
	or.b32  	%r318, %r317, 1056964608;
	mov.b32 	%f192, %r318;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r319, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f14;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r320, %r319, 1;
	setp.eq.b32 	%p48, %r320, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r321, %r319, 2;
	setp.eq.s32 	%p49, %r321, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f14;
	setp.eq.f32 	%p50, %f14, %f214;
	mul.f32 	%f215, %f14, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f12, 0f41490FDB;
	div.approx.f32 	%f659, %f216, %f217;
$L__BB0_19:                             // %L486
	mov.f32 	%f222, 0fBF800000;
	div.approx.f32 	%f18, %f222, %f46;
	mul.f32 	%f20, %f18, 0f40800000;
	setp.eq.f32 	%p56, %f20, 0f00000000;
	mov.f32 	%f660, %f45;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L497
	add.f32 	%f249, %f20, %f20;
	mov.b32 	%r329, %f249;
	and.b32  	%r330, %r329, -2147483648;
	or.b32  	%r331, %r330, 1056964608;
	mov.b32 	%f250, %r331;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r332, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f20;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r333, %r332, 1;
	setp.eq.b32 	%p59, %r333, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r334, %r332, 2;
	setp.eq.s32 	%p60, %r334, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f20;
	setp.eq.f32 	%p61, %f20, %f272;
	mul.f32 	%f273, %f20, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f18, 0f41490FDB;
	div.approx.f32 	%f660, %f274, %f275;
$L__BB0_21:                             // %L501
	div.approx.f32 	%f23, %f45, %f46;
	mul.f32 	%f25, %f23, 0f40800000;
	setp.eq.f32 	%p67, %f25, 0f00000000;
	mov.f32 	%f661, %f45;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L534
	add.f32 	%f307, %f25, %f25;
	mov.b32 	%r345, %f307;
	and.b32  	%r346, %r345, -2147483648;
	or.b32  	%r347, %r346, 1056964608;
	mov.b32 	%f308, %r347;
	add.f32 	%f309, %f307, %f308;
	cvt.rzi.f32.f32 	%f310, %f309;
	abs.f32 	%f311, %f307;
	setp.gt.f32 	%p68, %f311, 0f4B000000;
	selp.f32 	%f312, %f307, %f310, %p68;
	cvt.rzi.f32.f32 	%f313, %f307;
	setp.lt.f32 	%p69, %f311, 0f3F000000;
	selp.f32 	%f314, %f313, %f312, %p69;
	cvt.rzi.s32.f32 	%r348, %f314;
	fma.rn.f32 	%f315, %f314, 0fBF000000, %f25;
	mul.f32 	%f316, %f315, %f315;
	fma.rn.f32 	%f317, %f316, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f318, %f316, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f319, %f317, %f316, 0fC0A55DF6;
	fma.rn.f32 	%f320, %f318, %f316, 0f4081E0CF;
	fma.rn.f32 	%f321, %f316, %f315, 0f00000000;
	fma.rn.f32 	%f322, %f320, %f316, 0fC09DE9E6;
	fma.rn.f32 	%f323, %f319, %f321, 0f00000000;
	fma.rn.f32 	%f324, %f322, %f316, 0f3F800000;
	fma.rn.f32 	%f325, %f315, 0f40490FDB, %f323;
	and.b32  	%r349, %r348, 1;
	setp.eq.b32 	%p70, %r349, 1;
	selp.f32 	%f326, %f324, %f325, %p70;
	and.b32  	%r350, %r348, 2;
	setp.eq.s32 	%p71, %r350, 0;
	sub.f32 	%f328, %f71, %f326;
	selp.f32 	%f329, %f326, %f328, %p71;
	cvt.rzi.f32.f32 	%f330, %f25;
	setp.eq.f32 	%p72, %f25, %f330;
	mul.f32 	%f331, %f25, 0f00000000;
	selp.f32 	%f332, %f331, %f329, %p72;
	mul.f32 	%f333, %f23, 0f41490FDB;
	div.approx.f32 	%f661, %f332, %f333;
$L__BB0_23:                             // %L538
	mov.f32 	%f338, 0f40400000;
	div.approx.f32 	%f29, %f338, %f46;
	mul.f32 	%f31, %f29, 0f40800000;
	setp.eq.f32 	%p78, %f31, 0f00000000;
	mov.f32 	%f662, %f45;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L549
	add.f32 	%f365, %f31, %f31;
	mov.b32 	%r358, %f365;
	and.b32  	%r359, %r358, -2147483648;
	or.b32  	%r360, %r359, 1056964608;
	mov.b32 	%f366, %r360;
	add.f32 	%f367, %f365, %f366;
	cvt.rzi.f32.f32 	%f368, %f367;
	abs.f32 	%f369, %f365;
	setp.gt.f32 	%p79, %f369, 0f4B000000;
	selp.f32 	%f370, %f365, %f368, %p79;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p80, %f369, 0f3F000000;
	selp.f32 	%f372, %f371, %f370, %p80;
	cvt.rzi.s32.f32 	%r361, %f372;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f31;
	mul.f32 	%f374, %f373, %f373;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	and.b32  	%r362, %r361, 1;
	setp.eq.b32 	%p81, %r362, 1;
	selp.f32 	%f384, %f382, %f383, %p81;
	and.b32  	%r363, %r361, 2;
	setp.eq.s32 	%p82, %r363, 0;
	sub.f32 	%f386, %f71, %f384;
	selp.f32 	%f387, %f384, %f386, %p82;
	cvt.rzi.f32.f32 	%f388, %f31;
	setp.eq.f32 	%p83, %f31, %f388;
	mul.f32 	%f389, %f31, 0f00000000;
	selp.f32 	%f390, %f389, %f387, %p83;
	mul.f32 	%f391, %f29, 0f41490FDB;
	div.approx.f32 	%f662, %f390, %f391;
$L__BB0_25:                             // %L553
	mov.f32 	%f397, 0f40A00000;
	div.approx.f32 	%f34, %f397, %f46;
	mul.f32 	%f36, %f34, 0f40800000;
	setp.eq.f32 	%p89, %f36, 0f00000000;
	mov.f32 	%f663, %f45;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L586
	add.f32 	%f424, %f36, %f36;
	mov.b32 	%r374, %f424;
	and.b32  	%r375, %r374, -2147483648;
	or.b32  	%r376, %r375, 1056964608;
	mov.b32 	%f425, %r376;
	add.f32 	%f426, %f424, %f425;
	cvt.rzi.f32.f32 	%f427, %f426;
	abs.f32 	%f428, %f424;
	setp.gt.f32 	%p90, %f428, 0f4B000000;
	selp.f32 	%f429, %f424, %f427, %p90;
	cvt.rzi.f32.f32 	%f430, %f424;
	setp.lt.f32 	%p91, %f428, 0f3F000000;
	selp.f32 	%f431, %f430, %f429, %p91;
	cvt.rzi.s32.f32 	%r377, %f431;
	fma.rn.f32 	%f432, %f431, 0fBF000000, %f36;
	mul.f32 	%f433, %f432, %f432;
	fma.rn.f32 	%f434, %f433, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f435, %f433, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f436, %f434, %f433, 0fC0A55DF6;
	fma.rn.f32 	%f437, %f435, %f433, 0f4081E0CF;
	fma.rn.f32 	%f438, %f433, %f432, 0f00000000;
	fma.rn.f32 	%f439, %f437, %f433, 0fC09DE9E6;
	fma.rn.f32 	%f440, %f436, %f438, 0f00000000;
	fma.rn.f32 	%f441, %f439, %f433, 0f3F800000;
	fma.rn.f32 	%f442, %f432, 0f40490FDB, %f440;
	and.b32  	%r378, %r377, 1;
	setp.eq.b32 	%p92, %r378, 1;
	selp.f32 	%f443, %f441, %f442, %p92;
	and.b32  	%r379, %r377, 2;
	setp.eq.s32 	%p93, %r379, 0;
	sub.f32 	%f445, %f71, %f443;
	selp.f32 	%f446, %f443, %f445, %p93;
	cvt.rzi.f32.f32 	%f447, %f36;
	setp.eq.f32 	%p94, %f36, %f447;
	mul.f32 	%f448, %f36, 0f00000000;
	selp.f32 	%f449, %f448, %f446, %p94;
	mul.f32 	%f450, %f34, 0f41490FDB;
	div.approx.f32 	%f663, %f449, %f450;
$L__BB0_27:                             // %L590
	mov.f32 	%f455, 0f40E00000;
	div.approx.f32 	%f40, %f455, %f46;
	mul.f32 	%f42, %f40, 0f40800000;
	setp.eq.f32 	%p100, %f42, 0f00000000;
	mov.f32 	%f664, %f45;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L601
	add.f32 	%f482, %f42, %f42;
	mov.b32 	%r387, %f482;
	and.b32  	%r388, %r387, -2147483648;
	or.b32  	%r389, %r388, 1056964608;
	mov.b32 	%f483, %r389;
	add.f32 	%f484, %f482, %f483;
	cvt.rzi.f32.f32 	%f485, %f484;
	abs.f32 	%f486, %f482;
	setp.gt.f32 	%p101, %f486, 0f4B000000;
	selp.f32 	%f487, %f482, %f485, %p101;
	cvt.rzi.f32.f32 	%f488, %f482;
	setp.lt.f32 	%p102, %f486, 0f3F000000;
	selp.f32 	%f489, %f488, %f487, %p102;
	cvt.rzi.s32.f32 	%r390, %f489;
	fma.rn.f32 	%f490, %f489, 0fBF000000, %f42;
	mul.f32 	%f491, %f490, %f490;
	fma.rn.f32 	%f492, %f491, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f493, %f491, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f494, %f492, %f491, 0fC0A55DF6;
	fma.rn.f32 	%f495, %f493, %f491, 0f4081E0CF;
	fma.rn.f32 	%f496, %f491, %f490, 0f00000000;
	fma.rn.f32 	%f497, %f495, %f491, 0fC09DE9E6;
	fma.rn.f32 	%f498, %f494, %f496, 0f00000000;
	fma.rn.f32 	%f499, %f497, %f491, 0f3F800000;
	fma.rn.f32 	%f500, %f490, 0f40490FDB, %f498;
	and.b32  	%r391, %r390, 1;
	setp.eq.b32 	%p103, %r391, 1;
	selp.f32 	%f501, %f499, %f500, %p103;
	and.b32  	%r392, %r390, 2;
	setp.eq.s32 	%p104, %r392, 0;
	sub.f32 	%f503, %f71, %f501;
	selp.f32 	%f504, %f501, %f503, %p104;
	cvt.rzi.f32.f32 	%f505, %f42;
	setp.eq.f32 	%p105, %f42, %f505;
	mul.f32 	%f506, %f42, 0f00000000;
	selp.f32 	%f507, %f506, %f504, %p105;
	mul.f32 	%f508, %f40, 0f41490FDB;
	div.approx.f32 	%f664, %f507, %f508;
$L__BB0_29:                             // %L605
	setp.le.s32 	%p137, %r264, %r263;
	mov.u32 	%r3046, 0;
	@%p137 bra 	$L__BB0_36;
// %bb.30:                              // %L976.lr.ph
	abs.f32 	%f48, %f1;
	abs.f32 	%f106, %f7;
	abs.f32 	%f165, %f12;
	abs.f32 	%f223, %f18;
	abs.f32 	%f281, %f23;
	abs.f32 	%f339, %f29;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f1, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f7, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f12, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f18, 0f00000000;
	setp.gt.f32 	%p62, %f281, 0f4B800000;
	mul.f32 	%f282, %f23, 0f00000000;
	setp.gt.f32 	%p73, %f339, 0f4B800000;
	mul.f32 	%f340, %f29, 0f00000000;
	abs.f32 	%f398, %f34;
	selp.f32 	%f50, %f49, %f1, %p18;
	selp.f32 	%f108, %f107, %f7, %p29;
	selp.f32 	%f167, %f166, %f12, %p40;
	selp.f32 	%f225, %f224, %f18, %p51;
	selp.f32 	%f283, %f282, %f23, %p62;
	selp.f32 	%f341, %f340, %f29, %p73;
	setp.gt.f32 	%p84, %f398, 0f4B800000;
	mul.f32 	%f399, %f34, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f284, %f283, %f283;
	add.f32 	%f342, %f341, %f341;
	selp.f32 	%f400, %f399, %f34, %p84;
	abs.f32 	%f456, %f40;
	mov.b32 	%r280, %f51;
	mov.b32 	%r293, %f109;
	mov.b32 	%r309, %f168;
	mov.b32 	%r322, %f226;
	mov.b32 	%r338, %f284;
	mov.b32 	%r351, %f342;
	add.f32 	%f401, %f400, %f400;
	setp.gt.f32 	%p95, %f456, 0f4B800000;
	mul.f32 	%f457, %f40, 0f00000000;
	and.b32  	%r281, %r280, -2147483648;
	and.b32  	%r294, %r293, -2147483648;
	and.b32  	%r310, %r309, -2147483648;
	and.b32  	%r323, %r322, -2147483648;
	and.b32  	%r339, %r338, -2147483648;
	and.b32  	%r352, %r351, -2147483648;
	mov.b32 	%r367, %f401;
	selp.f32 	%f458, %f457, %f40, %p95;
	or.b32  	%r282, %r281, 1056964608;
	or.b32  	%r295, %r294, 1056964608;
	or.b32  	%r311, %r310, 1056964608;
	or.b32  	%r324, %r323, 1056964608;
	or.b32  	%r340, %r339, 1056964608;
	or.b32  	%r353, %r352, 1056964608;
	and.b32  	%r368, %r367, -2147483648;
	add.f32 	%f459, %f458, %f458;
	mov.b32 	%f52, %r282;
	mov.b32 	%f110, %r295;
	mov.b32 	%f169, %r311;
	mov.b32 	%f227, %r324;
	mov.b32 	%f285, %r340;
	mov.b32 	%f343, %r353;
	or.b32  	%r369, %r368, 1056964608;
	mov.b32 	%r380, %f459;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f286, %f284, %f285;
	abs.f32 	%f288, %f284;
	add.f32 	%f344, %f342, %f343;
	abs.f32 	%f346, %f342;
	mov.b32 	%f402, %r369;
	and.b32  	%r381, %r380, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f287, %f286;
	setp.gt.f32 	%p63, %f288, 0f4B000000;
	cvt.rzi.f32.f32 	%f345, %f344;
	setp.gt.f32 	%p74, %f346, 0f4B000000;
	add.f32 	%f403, %f401, %f402;
	abs.f32 	%f405, %f401;
	or.b32  	%r382, %r381, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f289, %f284, %f287, %p63;
	cvt.rzi.f32.f32 	%f290, %f284;
	setp.lt.f32 	%p64, %f288, 0f3F000000;
	selp.f32 	%f347, %f342, %f345, %p74;
	cvt.rzi.f32.f32 	%f348, %f342;
	setp.lt.f32 	%p75, %f346, 0f3F000000;
	cvt.rzi.f32.f32 	%f404, %f403;
	setp.gt.f32 	%p85, %f405, 0f4B000000;
	mov.b32 	%f460, %r382;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f291, %f290, %f289, %p64;
	selp.f32 	%f349, %f348, %f347, %p75;
	selp.f32 	%f406, %f401, %f404, %p85;
	cvt.rzi.f32.f32 	%f407, %f401;
	setp.lt.f32 	%p86, %f405, 0f3F000000;
	add.f32 	%f461, %f459, %f460;
	abs.f32 	%f463, %f459;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f292, %f291, 0fBF000000, %f283;
	fma.rn.f32 	%f350, %f349, 0fBF000000, %f341;
	selp.f32 	%f408, %f407, %f406, %p86;
	cvt.rzi.f32.f32 	%f462, %f461;
	setp.gt.f32 	%p96, %f463, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f293, %f292, %f292;
	mul.f32 	%f351, %f350, %f350;
	fma.rn.f32 	%f409, %f408, 0fBF000000, %f400;
	selp.f32 	%f464, %f459, %f462, %p96;
	cvt.rzi.f32.f32 	%f465, %f459;
	setp.lt.f32 	%p97, %f463, 0f3F000000;
	cvt.rzi.s32.f32 	%r283, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r296, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r312, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r325, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r341, %f291;
	fma.rn.f32 	%f294, %f293, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f295, %f293, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r354, %f349;
	fma.rn.f32 	%f352, %f351, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f353, %f351, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f410, %f409, %f409;
	selp.f32 	%f466, %f465, %f464, %p97;
	add.s32 	%r284, %r283, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r297, %r296, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r313, %r312, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r326, %r325, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r342, %r341, 1;
	fma.rn.f32 	%f296, %f294, %f293, 0fC0A55DF6;
	fma.rn.f32 	%f297, %f295, %f293, 0f4081E0CF;
	fma.rn.f32 	%f298, %f293, %f292, 0f00000000;
	add.s32 	%r355, %r354, 1;
	fma.rn.f32 	%f354, %f352, %f351, 0fC0A55DF6;
	fma.rn.f32 	%f355, %f353, %f351, 0f4081E0CF;
	fma.rn.f32 	%f356, %f351, %f350, 0f00000000;
	cvt.rzi.s32.f32 	%r370, %f408;
	fma.rn.f32 	%f411, %f410, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f412, %f410, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f467, %f466, 0fBF000000, %f458;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r285, %r284, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r298, %r297, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r314, %r313, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r327, %r326, 1;
	fma.rn.f32 	%f299, %f297, %f293, 0fC09DE9E6;
	fma.rn.f32 	%f300, %f296, %f298, 0f00000000;
	and.b32  	%r343, %r342, 1;
	fma.rn.f32 	%f357, %f355, %f351, 0fC09DE9E6;
	fma.rn.f32 	%f358, %f354, %f356, 0f00000000;
	and.b32  	%r356, %r355, 1;
	add.s32 	%r371, %r370, 1;
	fma.rn.f32 	%f413, %f411, %f410, 0fC0A55DF6;
	fma.rn.f32 	%f414, %f412, %f410, 0f4081E0CF;
	fma.rn.f32 	%f415, %f410, %f409, 0f00000000;
	mul.f32 	%f468, %f467, %f467;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r285, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r298, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r314, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r327, 1;
	fma.rn.f32 	%f301, %f299, %f293, 0f3F800000;
	fma.rn.f32 	%f302, %f292, 0f40490FDB, %f300;
	setp.eq.b32 	%p65, %r343, 1;
	fma.rn.f32 	%f359, %f357, %f351, 0f3F800000;
	fma.rn.f32 	%f360, %f350, 0f40490FDB, %f358;
	setp.eq.b32 	%p76, %r356, 1;
	fma.rn.f32 	%f416, %f414, %f410, 0fC09DE9E6;
	fma.rn.f32 	%f417, %f413, %f415, 0f00000000;
	and.b32  	%r372, %r371, 1;
	cvt.rzi.s32.f32 	%r383, %f466;
	fma.rn.f32 	%f469, %f468, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f470, %f468, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r286, %r284, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r299, %r297, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r315, %r313, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r328, %r326, 2;
	selp.f32 	%f303, %f301, %f302, %p65;
	and.b32  	%r344, %r342, 2;
	selp.f32 	%f361, %f359, %f360, %p76;
	and.b32  	%r357, %r355, 2;
	fma.rn.f32 	%f418, %f416, %f410, 0f3F800000;
	fma.rn.f32 	%f419, %f409, 0f40490FDB, %f417;
	setp.eq.b32 	%p87, %r372, 1;
	add.s32 	%r384, %r383, 1;
	fma.rn.f32 	%f471, %f469, %f468, 0fC0A55DF6;
	fma.rn.f32 	%f472, %f470, %f468, 0f4081E0CF;
	fma.rn.f32 	%f473, %f468, %f467, 0f00000000;
	setp.eq.s32 	%p22, %r286, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r299, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r315, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r328, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r344, 0;
	sub.f32 	%f305, %f71, %f303;
	setp.eq.s32 	%p77, %r357, 0;
	sub.f32 	%f363, %f71, %f361;
	selp.f32 	%f420, %f418, %f419, %p87;
	and.b32  	%r373, %r371, 2;
	fma.rn.f32 	%f474, %f472, %f468, 0fC09DE9E6;
	fma.rn.f32 	%f475, %f471, %f473, 0f00000000;
	and.b32  	%r385, %r384, 1;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f306, %f303, %f305, %p66;
	selp.f32 	%f364, %f361, %f363, %p77;
	setp.eq.s32 	%p88, %r373, 0;
	sub.f32 	%f422, %f71, %f420;
	fma.rn.f32 	%f476, %f474, %f468, 0f3F800000;
	fma.rn.f32 	%f477, %f467, 0f40490FDB, %f475;
	setp.eq.b32 	%p98, %r385, 1;
	mul.f32 	%f2, %f73, %f73;
	mul.f32 	%f8, %f131, %f131;
	mul.f32 	%f13, %f190, %f190;
	mul.f32 	%f19, %f248, %f248;
	mul.f32 	%f24, %f306, %f306;
	mul.f32 	%f30, %f364, %f364;
	selp.f32 	%f423, %f420, %f422, %p88;
	selp.f32 	%f478, %f476, %f477, %p98;
	and.b32  	%r386, %r384, 2;
	mul.f32 	%f102, %f657, %f2;
	mov.f32 	%f103, 0f40000000;
	mul.f32 	%f160, %f658, %f8;
	mul.f32 	%f219, %f659, %f13;
	mul.f32 	%f277, %f660, %f19;
	mul.f32 	%f335, %f661, %f24;
	mul.f32 	%f393, %f662, %f30;
	mul.f32 	%f35, %f423, %f423;
	setp.eq.s32 	%p99, %r386, 0;
	sub.f32 	%f480, %f71, %f478;
	div.approx.f32 	%f6, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f17, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f28, %f335, %f103;
	div.approx.f32 	%f395, %f393, %f103;
	mul.f32 	%f452, %f663, %f35;
	selp.f32 	%f481, %f478, %f480, %p99;
	ld.param.u64 	%rd1, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mov.b32 	%r308, %f162;
	mov.b32 	%r307, %f6;
	mov.b32 	%r337, %f279;
	mov.b32 	%r336, %f17;
	mov.b32 	%r366, %f395;
	mov.b32 	%r365, %f28;
	div.approx.f32 	%f39, %f452, %f103;
	mul.f32 	%f41, %f481, %f481;
	ld.param.u64 	%rd2, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r5, [%rd1];
	// begin inline asm
	cvt.rn.f16x2.f32 %r306, %r308, %r307;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r335, %r337, %r336;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r364, %r366, %r365;
	// end inline asm
	mul.f32 	%f509, %f664, %f41;
	div.approx.f32 	%f511, %f509, %f103;
	mov.b32 	%r395, %f511;
	mov.b32 	%r394, %f39;
	// begin inline asm
	cvt.rn.f16x2.f32 %r393, %r395, %r394;
	// end inline asm
	div.approx.f32 	%f513, %f71, %f103;
	add.f32 	%f514, %f513, %f513;
	mov.b32 	%r426, %f514;
	and.b32  	%r427, %r426, -2147483648;
	or.b32  	%r428, %r427, 1056964608;
	mov.b32 	%f515, %r428;
	add.f32 	%f516, %f514, %f515;
	cvt.rzi.f32.f32 	%f517, %f516;
	abs.f32 	%f518, %f514;
	setp.gt.f32 	%p106, %f518, 0f4B000000;
	selp.f32 	%f519, %f514, %f517, %p106;
	cvt.rzi.f32.f32 	%f520, %f514;
	setp.lt.f32 	%p107, %f518, 0f3F000000;
	selp.f32 	%f521, %f520, %f519, %p107;
	cvt.rzi.s32.f32 	%r429, %f521;
	fma.rn.f32 	%f522, %f521, 0fBF000000, %f513;
	mul.f32 	%f523, %f522, %f522;
	fma.rn.f32 	%f524, %f523, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f525, %f523, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f526, %f524, %f523, 0fC0A55DF6;
	fma.rn.f32 	%f527, %f525, %f523, 0f4081E0CF;
	fma.rn.f32 	%f528, %f523, %f522, 0f00000000;
	fma.rn.f32 	%f529, %f527, %f523, 0fC09DE9E6;
	fma.rn.f32 	%f530, %f526, %f528, 0f00000000;
	fma.rn.f32 	%f531, %f529, %f523, 0f3F800000;
	fma.rn.f32 	%f532, %f522, 0f40490FDB, %f530;
	and.b32  	%r430, %r429, 1;
	setp.eq.b32 	%p108, %r430, 1;
	selp.f32 	%f533, %f531, %f532, %p108;
	selp.f32 	%f534, %f532, %f531, %p108;
	and.b32  	%r431, %r429, 2;
	setp.eq.s32 	%p109, %r431, 0;
	neg.f32 	%f535, %f533;
	selp.f32 	%f536, %f533, %f535, %p109;
	add.s32 	%r432, %r429, 1;
	and.b32  	%r433, %r432, 2;
	setp.eq.s32 	%p110, %r433, 0;
	sub.f32 	%f537, %f71, %f534;
	selp.f32 	%f538, %f534, %f537, %p110;
	cvt.rzi.f32.f32 	%f539, %f513;
	setp.eq.f32 	%p111, %f539, %f513;
	mul.f32 	%f540, %f513, 0f00000000;
	selp.f32 	%f541, %f540, %f536, %p111;
	abs.f32 	%f542, %f513;
	setp.gt.f32 	%p112, %f542, 0f4B800000;
	add.f32 	%f543, %f541, 0f3F800000;
	selp.f32 	%f544, %f543, %f538, %p112;
	div.approx.f32 	%f546, %f45, %f103;
	add.f32 	%f547, %f546, %f546;
	mov.b32 	%r434, %f547;
	and.b32  	%r435, %r434, -2147483648;
	or.b32  	%r436, %r435, 1056964608;
	mov.b32 	%f548, %r436;
	add.f32 	%f549, %f547, %f548;
	cvt.rzi.f32.f32 	%f550, %f549;
	abs.f32 	%f551, %f547;
	setp.gt.f32 	%p113, %f551, 0f4B000000;
	selp.f32 	%f552, %f547, %f550, %p113;
	cvt.rzi.f32.f32 	%f553, %f547;
	setp.lt.f32 	%p114, %f551, 0f3F000000;
	selp.f32 	%f554, %f553, %f552, %p114;
	cvt.rzi.s32.f32 	%r437, %f554;
	fma.rn.f32 	%f555, %f554, 0fBF000000, %f546;
	mul.f32 	%f556, %f555, %f555;
	fma.rn.f32 	%f557, %f556, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f558, %f556, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f559, %f557, %f556, 0fC0A55DF6;
	fma.rn.f32 	%f560, %f558, %f556, 0f4081E0CF;
	fma.rn.f32 	%f561, %f556, %f555, 0f00000000;
	fma.rn.f32 	%f562, %f560, %f556, 0fC09DE9E6;
	fma.rn.f32 	%f563, %f559, %f561, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f556, 0f3F800000;
	fma.rn.f32 	%f565, %f555, 0f40490FDB, %f563;
	and.b32  	%r438, %r437, 1;
	setp.eq.b32 	%p115, %r438, 1;
	selp.f32 	%f566, %f564, %f565, %p115;
	selp.f32 	%f567, %f565, %f564, %p115;
	and.b32  	%r439, %r437, 2;
	setp.eq.s32 	%p116, %r439, 0;
	neg.f32 	%f568, %f566;
	selp.f32 	%f569, %f566, %f568, %p116;
	add.s32 	%r440, %r437, 1;
	and.b32  	%r441, %r440, 2;
	setp.eq.s32 	%p117, %r441, 0;
	sub.f32 	%f570, %f71, %f567;
	selp.f32 	%f571, %f567, %f570, %p117;
	cvt.rzi.f32.f32 	%f572, %f546;
	setp.eq.f32 	%p118, %f572, %f546;
	mul.f32 	%f573, %f546, 0f00000000;
	selp.f32 	%f574, %f573, %f569, %p118;
	abs.f32 	%f575, %f546;
	setp.gt.f32 	%p119, %f575, 0f4B800000;
	add.f32 	%f576, %f574, 0f3F800000;
	selp.f32 	%f577, %f576, %f571, %p119;
	mov.b32 	%r397, %f544;
	mov.b32 	%r398, %f577;
	// begin inline asm
	cvt.rn.f16x2.f32 %r396, %r398, %r397;
	// end inline asm
	mov.b32 	%r400, %f541;
	mov.b32 	%r401, %f574;
	// begin inline asm
	cvt.rn.f16x2.f32 %r399, %r401, %r400;
	// end inline asm
	shr.u32 	%r442, %r1, 4;
	shr.u32 	%r443, %r1, 2;
	and.b32  	%r444, %r443, 2;
	or.b32  	%r445, %r444, %r442;
	cvt.u16.u32 	%rs1, %r1;
	and.b16  	%rs2, %rs1, 2;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	or.b16  	%rs5, %rs3, %rs4;
	and.b16  	%rs6, %rs5, 3;
	cvt.u32.u16 	%r446, %rs6;
	setp.eq.s32 	%p120, %r445, %r446;
	selp.f32 	%f578, 0f3F800000, 0f00000000, %p120;
	mul.f32 	%f579, %f544, %f578;
	neg.f32 	%f580, %f578;
	mul.f32 	%f581, %f541, %f580;
	shr.u32 	%r447, %r1, 1;
	and.b32  	%r448, %r447, 2;
	cvt.rn.f32.s32 	%f582, %r448;
	div.approx.f32 	%f583, %f582, %f103;
	add.f32 	%f584, %f583, %f583;
	mov.b32 	%r449, %f584;
	and.b32  	%r450, %r449, -2147483648;
	or.b32  	%r451, %r450, 1056964608;
	mov.b32 	%f585, %r451;
	add.f32 	%f586, %f584, %f585;
	cvt.rzi.f32.f32 	%f587, %f586;
	abs.f32 	%f588, %f584;
	setp.gt.f32 	%p121, %f588, 0f4B000000;
	selp.f32 	%f589, %f584, %f587, %p121;
	cvt.rzi.f32.f32 	%f590, %f584;
	setp.lt.f32 	%p122, %f588, 0f3F000000;
	selp.f32 	%f591, %f590, %f589, %p122;
	cvt.rzi.s32.f32 	%r452, %f591;
	fma.rn.f32 	%f592, %f591, 0fBF000000, %f583;
	mul.f32 	%f593, %f592, %f592;
	fma.rn.f32 	%f594, %f593, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f595, %f593, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f596, %f594, %f593, 0fC0A55DF6;
	fma.rn.f32 	%f597, %f595, %f593, 0f4081E0CF;
	fma.rn.f32 	%f598, %f593, %f592, 0f00000000;
	fma.rn.f32 	%f599, %f597, %f593, 0fC09DE9E6;
	fma.rn.f32 	%f600, %f596, %f598, 0f00000000;
	fma.rn.f32 	%f601, %f599, %f593, 0f3F800000;
	fma.rn.f32 	%f602, %f592, 0f40490FDB, %f600;
	and.b32  	%r453, %r452, 1;
	setp.eq.b32 	%p123, %r453, 1;
	selp.f32 	%f603, %f601, %f602, %p123;
	selp.f32 	%f604, %f602, %f601, %p123;
	and.b32  	%r454, %r452, 2;
	setp.eq.s32 	%p124, %r454, 0;
	neg.f32 	%f605, %f603;
	selp.f32 	%f606, %f603, %f605, %p124;
	add.s32 	%r455, %r452, 1;
	and.b32  	%r456, %r455, 2;
	setp.eq.s32 	%p125, %r456, 0;
	sub.f32 	%f607, %f71, %f604;
	selp.f32 	%f608, %f604, %f607, %p125;
	cvt.rzi.f32.f32 	%f609, %f583;
	setp.eq.f32 	%p126, %f609, %f583;
	mul.f32 	%f610, %f583, 0f00000000;
	selp.f32 	%f611, %f610, %f606, %p126;
	abs.f32 	%f612, %f583;
	setp.gt.f32 	%p127, %f612, 0f4B800000;
	add.f32 	%f613, %f611, 0f3F800000;
	selp.f32 	%f614, %f613, %f608, %p127;
	mul.f32 	%f615, %f614, %f578;
	mul.f32 	%f616, %f611, %f580;
	mov.b32 	%r403, %f579;
	mov.b32 	%r404, %f615;
	// begin inline asm
	cvt.rn.f16x2.f32 %r402, %r404, %r403;
	// end inline asm
	mov.b32 	%r409, %f581;
	xor.b32  	%r406, %r409, -2147483648;
	mov.b32 	%r410, %f616;
	xor.b32  	%r407, %r410, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r405, %r407, %r406;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r408, %r410, %r409;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r404, %r403;
	// end inline asm
	bfe.u32 	%r457, %r1, 2, 1;
	shr.u16 	%rs7, %rs1, 8;
	shl.b16 	%rs8, %rs1, 8;
	or.b16  	%rs9, %rs8, %rs7;
	shl.b16 	%rs10, %rs9, 4;
	shr.u16 	%rs11, %rs9, 4;
	and.b16  	%rs12, %rs11, 3840;
	or.b16  	%rs13, %rs12, %rs10;
	and.b16  	%rs14, %rs13, 13107;
	shl.b16 	%rs15, %rs14, 2;
	shr.u16 	%rs16, %rs13, 2;
	and.b16  	%rs17, %rs16, 13107;
	or.b16  	%rs18, %rs17, %rs15;
	and.b16  	%rs19, %rs18, 20480;
	shl.b16 	%rs20, %rs19, 1;
	shr.u16 	%rs21, %rs18, 1;
	and.b16  	%rs22, %rs21, 16384;
	or.b16  	%rs23, %rs22, %rs20;
	shr.u16 	%rs24, %rs23, 13;
	and.b16  	%rs25, %rs24, 6;
	cvt.u32.u16 	%r458, %rs25;
	or.b16  	%rs26, %rs24, 1;
	cvt.u32.u16 	%r459, %rs26;
	shr.u32 	%r16, %r1, 3;
	and.b32  	%r17, %r16, 2;
	and.b32  	%r460, %r447, 4;
	or.b32  	%r461, %r457, %r17;
	or.b32  	%r462, %r461, %r460;
	setp.eq.s32 	%p128, %r462, %r458;
	setp.eq.s32 	%p129, %r462, %r459;
	div.approx.f32 	%f617, %f71, %f45;
	add.f32 	%f618, %f617, %f617;
	mov.b32 	%r463, %f618;
	and.b32  	%r464, %r463, -2147483648;
	or.b32  	%r465, %r464, 1056964608;
	mov.b32 	%f619, %r465;
	add.f32 	%f620, %f618, %f619;
	cvt.rzi.f32.f32 	%f621, %f620;
	abs.f32 	%f622, %f618;
	setp.gt.f32 	%p130, %f622, 0f4B000000;
	selp.f32 	%f623, %f618, %f621, %p130;
	cvt.rzi.f32.f32 	%f624, %f618;
	setp.lt.f32 	%p131, %f622, 0f3F000000;
	selp.f32 	%f625, %f624, %f623, %p131;
	cvt.rzi.s32.f32 	%r466, %f625;
	fma.rn.f32 	%f626, %f625, 0fBF000000, %f617;
	mul.f32 	%f627, %f626, %f626;
	fma.rn.f32 	%f628, %f627, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f629, %f627, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f630, %f628, %f627, 0fC0A55DF6;
	fma.rn.f32 	%f631, %f629, %f627, 0f4081E0CF;
	fma.rn.f32 	%f632, %f627, %f626, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f627, 0fC09DE9E6;
	fma.rn.f32 	%f634, %f630, %f632, 0f00000000;
	fma.rn.f32 	%f635, %f633, %f627, 0f3F800000;
	fma.rn.f32 	%f636, %f626, 0f40490FDB, %f634;
	and.b32  	%r467, %r466, 1;
	setp.eq.b32 	%p132, %r467, 1;
	selp.f32 	%f637, %f635, %f636, %p132;
	selp.f32 	%f638, %f636, %f635, %p132;
	and.b32  	%r468, %r466, 2;
	setp.eq.s32 	%p133, %r468, 0;
	neg.f32 	%f639, %f637;
	selp.f32 	%f640, %f637, %f639, %p133;
	add.s32 	%r469, %r466, 1;
	and.b32  	%r470, %r469, 2;
	setp.eq.s32 	%p134, %r470, 0;
	sub.f32 	%f641, %f71, %f638;
	selp.f32 	%f642, %f638, %f641, %p134;
	cvt.rzi.f32.f32 	%f643, %f617;
	setp.eq.f32 	%p135, %f643, %f617;
	mul.f32 	%f644, %f617, 0f00000000;
	selp.f32 	%f645, %f644, %f640, %p135;
	abs.f32 	%f646, %f617;
	setp.gt.f32 	%p136, %f646, 0f4B800000;
	add.f32 	%f647, %f645, 0f3F800000;
	selp.f32 	%f648, %f647, %f642, %p136;
	selp.f32 	%f649, 0f3F800000, 0f00000000, %p128;
	mul.f32 	%f650, %f648, %f649;
	neg.f32 	%f651, %f649;
	mul.f32 	%f652, %f645, %f651;
	selp.f32 	%f653, 0f3F800000, 0f00000000, %p129;
	mul.f32 	%f654, %f648, %f653;
	neg.f32 	%f655, %f653;
	mul.f32 	%f656, %f645, %f655;
	mov.b32 	%r415, %f650;
	mov.b32 	%r416, %f654;
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r415;
	// end inline asm
	mov.b32 	%r421, %f652;
	xor.b32  	%r418, %r421, -2147483648;
	mov.b32 	%r422, %f656;
	xor.b32  	%r419, %r422, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r417, %r419, %r418;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r420, %r422, %r421;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r423, %r416, %r415;
	// end inline asm
	shl.b32 	%r472, %r263, 13;
	shl.b32 	%r473, %r267, 9;
	shl.b32 	%r474, %r4, 5;
	shl.b32 	%r475, %r1, 2;
	and.b32  	%r476, %r475, 28;
	and.b32  	%r477, %r474, 224;
	or.b32  	%r22, %r477, %r476;
	and.b32  	%r23, %r474, 256;
	shl.b32 	%r478, %r2, 2;
	or.b32  	%r24, %r16, %r478;
	or.b32  	%r479, %r23, %r22;
	and.b32  	%r480, %r474, 7680;
	or.b32  	%r481, %r472, %r480;
	or.b32  	%r482, %r481, %r479;
	add.s32 	%r25, %r482, %r473;
	or.b32  	%r483, %r478, 8;
	or.b32  	%r26, %r483, %r16;
	or.b32  	%r484, %r478, 16;
	or.b32  	%r27, %r484, %r16;
	or.b32  	%r485, %r478, 24;
	or.b32  	%r28, %r485, %r16;
	or.b32  	%r486, %r478, 32;
	or.b32  	%r29, %r486, %r16;
	or.b32  	%r487, %r478, 40;
	or.b32  	%r30, %r487, %r16;
	or.b32  	%r488, %r478, 48;
	or.b32  	%r31, %r488, %r16;
	or.b32  	%r489, %r478, 56;
	or.b32  	%r32, %r489, %r16;
	or.b32  	%r490, %r478, 64;
	or.b32  	%r33, %r490, %r16;
	or.b32  	%r491, %r478, 72;
	or.b32  	%r34, %r491, %r16;
	or.b32  	%r492, %r478, 80;
	or.b32  	%r35, %r492, %r16;
	or.b32  	%r493, %r478, 88;
	or.b32  	%r36, %r493, %r16;
	or.b32  	%r494, %r478, 96;
	or.b32  	%r37, %r494, %r16;
	or.b32  	%r495, %r478, 104;
	or.b32  	%r38, %r495, %r16;
	or.b32  	%r496, %r478, 112;
	or.b32  	%r39, %r496, %r16;
	or.b32  	%r497, %r478, 120;
	or.b32  	%r40, %r497, %r16;
	or.b32  	%r498, %r478, 128;
	or.b32  	%r41, %r498, %r16;
	or.b32  	%r499, %r478, 136;
	or.b32  	%r42, %r499, %r16;
	or.b32  	%r500, %r478, 144;
	or.b32  	%r43, %r500, %r16;
	or.b32  	%r501, %r478, 152;
	or.b32  	%r44, %r501, %r16;
	or.b32  	%r502, %r478, 160;
	or.b32  	%r45, %r502, %r16;
	or.b32  	%r503, %r478, 168;
	or.b32  	%r46, %r503, %r16;
	or.b32  	%r504, %r478, 176;
	or.b32  	%r47, %r504, %r16;
	or.b32  	%r505, %r478, 184;
	or.b32  	%r48, %r505, %r16;
	or.b32  	%r506, %r478, 192;
	or.b32  	%r49, %r506, %r16;
	or.b32  	%r507, %r478, 200;
	or.b32  	%r50, %r507, %r16;
	or.b32  	%r508, %r478, 208;
	or.b32  	%r51, %r508, %r16;
	or.b32  	%r509, %r478, 216;
	or.b32  	%r52, %r509, %r16;
	or.b32  	%r510, %r478, 224;
	or.b32  	%r53, %r510, %r16;
	or.b32  	%r511, %r478, 232;
	or.b32  	%r54, %r511, %r16;
	or.b32  	%r512, %r478, 240;
	or.b32  	%r55, %r512, %r16;
	or.b32  	%r513, %r478, 248;
	or.b32  	%r56, %r513, %r16;
	and.b32  	%r57, %r1, 8;
	shl.b32 	%r514, %r1, 4;
	or.b32  	%r515, %r57, %r514;
	shr.u32 	%r516, %r515, 2;
	and.b32  	%r517, %r516, 30;
	or.b32  	%r58, %r17, %r478;
	or.b32  	%r59, %r483, %r17;
	or.b32  	%r60, %r484, %r17;
	or.b32  	%r61, %r485, %r17;
	or.b32  	%r62, %r486, %r17;
	or.b32  	%r63, %r487, %r17;
	or.b32  	%r64, %r488, %r17;
	or.b32  	%r65, %r489, %r17;
	or.b32  	%r66, %r490, %r17;
	or.b32  	%r67, %r491, %r17;
	or.b32  	%r68, %r492, %r17;
	or.b32  	%r69, %r493, %r17;
	or.b32  	%r70, %r494, %r17;
	or.b32  	%r71, %r495, %r17;
	or.b32  	%r72, %r496, %r17;
	or.b32  	%r73, %r497, %r17;
	or.b32  	%r74, %r498, %r17;
	or.b32  	%r75, %r499, %r17;
	or.b32  	%r76, %r500, %r17;
	or.b32  	%r77, %r501, %r17;
	or.b32  	%r78, %r502, %r17;
	or.b32  	%r79, %r503, %r17;
	or.b32  	%r80, %r504, %r17;
	or.b32  	%r81, %r505, %r17;
	or.b32  	%r82, %r506, %r17;
	or.b32  	%r83, %r507, %r17;
	or.b32  	%r84, %r508, %r17;
	or.b32  	%r85, %r509, %r17;
	or.b32  	%r86, %r510, %r17;
	or.b32  	%r87, %r511, %r17;
	or.b32  	%r88, %r512, %r17;
	or.b32  	%r89, %r513, %r17;
	shl.b32 	%r518, %r1, 3;
	shl.b32 	%r519, %r4, 7;
	and.b32  	%r520, %r519, 896;
	shl.b32 	%r521, %r1, 1;
	and.b32  	%r522, %r521, 32;
	shl.b32 	%r523, %r2, 1;
	and.b32  	%r524, %r475, 16;
	and.b32  	%r525, %r521, 4;
	or.b32  	%r526, %r520, %r523;
	and.b32  	%r527, %r518, 72;
	or.b32  	%r528, %r526, %r527;
	or.b32  	%r529, %r528, %r522;
	or.b32  	%r530, %r529, %r524;
	or.b32  	%r531, %r530, %r525;
	bfe.u32 	%r532, %r531, 2, 5;
	or.b32  	%r533, %r3, %r532;
	shl.b32 	%r534, %r265, 10;
	add.s32 	%r535, %r534, -3072;
	shl.b32 	%r536, %r1, 6;
	and.b32  	%r90, %r536, 512;
	cvt.s64.s32 	%rd6, %r535;
	shr.u32 	%r537, %r58, 1;
	mul.lo.s32 	%r538, %r537, 97;
	add.s32 	%r539, %r538, %r517;
	mul.wide.u32 	%rd80, %r539, 4;
	mov.u64 	%rd81, shmem;
	add.s64 	%rd7, %rd81, %rd80;
	cvt.u64.u32 	%rd82, %r538;
	cvt.u64.u32 	%rd83, %r517;
	add.s64 	%rd84, %rd83, %rd82;
	shl.b64 	%rd85, %rd84, 2;
	add.s64 	%rd8, %rd81, %rd85;
	shr.u32 	%r540, %r59, 1;
	mul.lo.s32 	%r541, %r540, 97;
	add.s32 	%r542, %r541, %r517;
	mul.wide.u32 	%rd86, %r542, 4;
	add.s64 	%rd9, %rd81, %rd86;
	cvt.u64.u32 	%rd87, %r541;
	add.s64 	%rd88, %rd83, %rd87;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd10, %rd81, %rd89;
	shr.u32 	%r543, %r60, 1;
	mul.lo.s32 	%r544, %r543, 97;
	add.s32 	%r545, %r544, %r517;
	mul.wide.u32 	%rd90, %r545, 4;
	add.s64 	%rd11, %rd81, %rd90;
	cvt.u64.u32 	%rd91, %r544;
	add.s64 	%rd92, %rd83, %rd91;
	shl.b64 	%rd93, %rd92, 2;
	add.s64 	%rd12, %rd81, %rd93;
	shr.u32 	%r546, %r61, 1;
	mul.lo.s32 	%r547, %r546, 97;
	add.s32 	%r548, %r547, %r517;
	mul.wide.u32 	%rd94, %r548, 4;
	add.s64 	%rd13, %rd81, %rd94;
	cvt.u64.u32 	%rd95, %r547;
	add.s64 	%rd96, %rd83, %rd95;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd14, %rd81, %rd97;
	shr.u32 	%r549, %r62, 1;
	mul.lo.s32 	%r550, %r549, 97;
	add.s32 	%r551, %r550, %r517;
	mul.wide.u32 	%rd98, %r551, 4;
	add.s64 	%rd15, %rd81, %rd98;
	cvt.u64.u32 	%rd99, %r550;
	add.s64 	%rd100, %rd83, %rd99;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd16, %rd81, %rd101;
	shr.u32 	%r552, %r63, 1;
	mul.lo.s32 	%r553, %r552, 97;
	add.s32 	%r554, %r553, %r517;
	mul.wide.u32 	%rd102, %r554, 4;
	add.s64 	%rd17, %rd81, %rd102;
	cvt.u64.u32 	%rd103, %r553;
	add.s64 	%rd104, %rd83, %rd103;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd18, %rd81, %rd105;
	shr.u32 	%r555, %r64, 1;
	mul.lo.s32 	%r556, %r555, 97;
	add.s32 	%r557, %r556, %r517;
	mul.wide.u32 	%rd106, %r557, 4;
	add.s64 	%rd19, %rd81, %rd106;
	cvt.u64.u32 	%rd107, %r556;
	add.s64 	%rd108, %rd83, %rd107;
	shl.b64 	%rd109, %rd108, 2;
	add.s64 	%rd20, %rd81, %rd109;
	shr.u32 	%r558, %r65, 1;
	mul.lo.s32 	%r559, %r558, 97;
	add.s32 	%r560, %r559, %r517;
	mul.wide.u32 	%rd110, %r560, 4;
	add.s64 	%rd21, %rd81, %rd110;
	cvt.u64.u32 	%rd111, %r559;
	add.s64 	%rd112, %rd83, %rd111;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd22, %rd81, %rd113;
	shr.u32 	%r561, %r66, 1;
	mul.lo.s32 	%r562, %r561, 97;
	add.s32 	%r563, %r562, %r517;
	mul.wide.u32 	%rd114, %r563, 4;
	add.s64 	%rd23, %rd81, %rd114;
	cvt.u64.u32 	%rd115, %r562;
	add.s64 	%rd116, %rd83, %rd115;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd24, %rd81, %rd117;
	shr.u32 	%r564, %r67, 1;
	mul.lo.s32 	%r565, %r564, 97;
	add.s32 	%r566, %r565, %r517;
	mul.wide.u32 	%rd118, %r566, 4;
	add.s64 	%rd25, %rd81, %rd118;
	cvt.u64.u32 	%rd119, %r565;
	add.s64 	%rd120, %rd83, %rd119;
	shl.b64 	%rd121, %rd120, 2;
	add.s64 	%rd26, %rd81, %rd121;
	shr.u32 	%r567, %r68, 1;
	mul.lo.s32 	%r568, %r567, 97;
	add.s32 	%r569, %r568, %r517;
	mul.wide.u32 	%rd122, %r569, 4;
	add.s64 	%rd27, %rd81, %rd122;
	cvt.u64.u32 	%rd123, %r568;
	add.s64 	%rd124, %rd83, %rd123;
	shl.b64 	%rd125, %rd124, 2;
	add.s64 	%rd28, %rd81, %rd125;
	shr.u32 	%r570, %r69, 1;
	mul.lo.s32 	%r571, %r570, 97;
	add.s32 	%r572, %r571, %r517;
	mul.wide.u32 	%rd126, %r572, 4;
	add.s64 	%rd29, %rd81, %rd126;
	cvt.u64.u32 	%rd127, %r571;
	add.s64 	%rd128, %rd83, %rd127;
	shl.b64 	%rd129, %rd128, 2;
	add.s64 	%rd30, %rd81, %rd129;
	shr.u32 	%r573, %r70, 1;
	mul.lo.s32 	%r574, %r573, 97;
	add.s32 	%r575, %r574, %r517;
	mul.wide.u32 	%rd130, %r575, 4;
	add.s64 	%rd31, %rd81, %rd130;
	cvt.u64.u32 	%rd131, %r574;
	add.s64 	%rd132, %rd83, %rd131;
	shl.b64 	%rd133, %rd132, 2;
	add.s64 	%rd32, %rd81, %rd133;
	shr.u32 	%r576, %r71, 1;
	mul.lo.s32 	%r577, %r576, 97;
	add.s32 	%r578, %r577, %r517;
	mul.wide.u32 	%rd134, %r578, 4;
	add.s64 	%rd33, %rd81, %rd134;
	cvt.u64.u32 	%rd135, %r577;
	add.s64 	%rd136, %rd83, %rd135;
	shl.b64 	%rd137, %rd136, 2;
	add.s64 	%rd34, %rd81, %rd137;
	shr.u32 	%r579, %r72, 1;
	mul.lo.s32 	%r580, %r579, 97;
	add.s32 	%r581, %r580, %r517;
	mul.wide.u32 	%rd138, %r581, 4;
	add.s64 	%rd35, %rd81, %rd138;
	cvt.u64.u32 	%rd139, %r580;
	add.s64 	%rd140, %rd83, %rd139;
	shl.b64 	%rd141, %rd140, 2;
	add.s64 	%rd36, %rd81, %rd141;
	shr.u32 	%r582, %r73, 1;
	mul.lo.s32 	%r583, %r582, 97;
	add.s32 	%r584, %r583, %r517;
	mul.wide.u32 	%rd142, %r584, 4;
	add.s64 	%rd37, %rd81, %rd142;
	cvt.u64.u32 	%rd143, %r583;
	add.s64 	%rd144, %rd83, %rd143;
	shl.b64 	%rd145, %rd144, 2;
	add.s64 	%rd38, %rd81, %rd145;
	shr.u32 	%r585, %r74, 1;
	mul.lo.s32 	%r586, %r585, 97;
	add.s32 	%r587, %r586, %r517;
	mul.wide.u32 	%rd146, %r587, 4;
	add.s64 	%rd39, %rd81, %rd146;
	cvt.u64.u32 	%rd147, %r586;
	add.s64 	%rd148, %rd83, %rd147;
	shl.b64 	%rd149, %rd148, 2;
	add.s64 	%rd40, %rd81, %rd149;
	shr.u32 	%r588, %r75, 1;
	mul.lo.s32 	%r589, %r588, 97;
	add.s32 	%r590, %r589, %r517;
	mul.wide.u32 	%rd150, %r590, 4;
	add.s64 	%rd41, %rd81, %rd150;
	cvt.u64.u32 	%rd151, %r589;
	add.s64 	%rd152, %rd83, %rd151;
	shl.b64 	%rd153, %rd152, 2;
	add.s64 	%rd42, %rd81, %rd153;
	shr.u32 	%r591, %r76, 1;
	mul.lo.s32 	%r592, %r591, 97;
	add.s32 	%r593, %r592, %r517;
	mul.wide.u32 	%rd154, %r593, 4;
	add.s64 	%rd43, %rd81, %rd154;
	cvt.u64.u32 	%rd155, %r592;
	add.s64 	%rd156, %rd83, %rd155;
	shl.b64 	%rd157, %rd156, 2;
	add.s64 	%rd44, %rd81, %rd157;
	shr.u32 	%r594, %r77, 1;
	mul.lo.s32 	%r595, %r594, 97;
	add.s32 	%r596, %r595, %r517;
	mul.wide.u32 	%rd158, %r596, 4;
	add.s64 	%rd45, %rd81, %rd158;
	cvt.u64.u32 	%rd159, %r595;
	add.s64 	%rd160, %rd83, %rd159;
	shl.b64 	%rd161, %rd160, 2;
	add.s64 	%rd46, %rd81, %rd161;
	shr.u32 	%r597, %r78, 1;
	mul.lo.s32 	%r598, %r597, 97;
	add.s32 	%r599, %r598, %r517;
	mul.wide.u32 	%rd162, %r599, 4;
	add.s64 	%rd47, %rd81, %rd162;
	cvt.u64.u32 	%rd163, %r598;
	add.s64 	%rd164, %rd83, %rd163;
	shl.b64 	%rd165, %rd164, 2;
	add.s64 	%rd48, %rd81, %rd165;
	shr.u32 	%r600, %r79, 1;
	mul.lo.s32 	%r601, %r600, 97;
	add.s32 	%r602, %r601, %r517;
	mul.wide.u32 	%rd166, %r602, 4;
	add.s64 	%rd49, %rd81, %rd166;
	cvt.u64.u32 	%rd167, %r601;
	add.s64 	%rd168, %rd83, %rd167;
	shl.b64 	%rd169, %rd168, 2;
	add.s64 	%rd50, %rd81, %rd169;
	shr.u32 	%r603, %r80, 1;
	mul.lo.s32 	%r604, %r603, 97;
	add.s32 	%r605, %r604, %r517;
	mul.wide.u32 	%rd170, %r605, 4;
	add.s64 	%rd51, %rd81, %rd170;
	cvt.u64.u32 	%rd171, %r604;
	add.s64 	%rd172, %rd83, %rd171;
	shl.b64 	%rd173, %rd172, 2;
	add.s64 	%rd52, %rd81, %rd173;
	shr.u32 	%r606, %r81, 1;
	mul.lo.s32 	%r607, %r606, 97;
	add.s32 	%r608, %r607, %r517;
	mul.wide.u32 	%rd174, %r608, 4;
	add.s64 	%rd53, %rd81, %rd174;
	cvt.u64.u32 	%rd175, %r607;
	add.s64 	%rd176, %rd83, %rd175;
	shl.b64 	%rd177, %rd176, 2;
	add.s64 	%rd54, %rd81, %rd177;
	shr.u32 	%r609, %r82, 1;
	mul.lo.s32 	%r610, %r609, 97;
	add.s32 	%r611, %r610, %r517;
	mul.wide.u32 	%rd178, %r611, 4;
	add.s64 	%rd55, %rd81, %rd178;
	cvt.u64.u32 	%rd179, %r610;
	add.s64 	%rd180, %rd83, %rd179;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd56, %rd81, %rd181;
	shr.u32 	%r612, %r83, 1;
	mul.lo.s32 	%r613, %r612, 97;
	add.s32 	%r614, %r613, %r517;
	mul.wide.u32 	%rd182, %r614, 4;
	add.s64 	%rd57, %rd81, %rd182;
	cvt.u64.u32 	%rd183, %r613;
	add.s64 	%rd184, %rd83, %rd183;
	shl.b64 	%rd185, %rd184, 2;
	add.s64 	%rd58, %rd81, %rd185;
	shr.u32 	%r615, %r84, 1;
	mul.lo.s32 	%r616, %r615, 97;
	add.s32 	%r617, %r616, %r517;
	mul.wide.u32 	%rd186, %r617, 4;
	add.s64 	%rd59, %rd81, %rd186;
	cvt.u64.u32 	%rd187, %r616;
	add.s64 	%rd188, %rd83, %rd187;
	shl.b64 	%rd189, %rd188, 2;
	add.s64 	%rd60, %rd81, %rd189;
	shr.u32 	%r618, %r85, 1;
	mul.lo.s32 	%r619, %r618, 97;
	add.s32 	%r620, %r619, %r517;
	mul.wide.u32 	%rd190, %r620, 4;
	add.s64 	%rd61, %rd81, %rd190;
	cvt.u64.u32 	%rd191, %r619;
	add.s64 	%rd192, %rd83, %rd191;
	shl.b64 	%rd193, %rd192, 2;
	add.s64 	%rd62, %rd81, %rd193;
	shr.u32 	%r621, %r86, 1;
	mul.lo.s32 	%r622, %r621, 97;
	add.s32 	%r623, %r622, %r517;
	mul.wide.u32 	%rd194, %r623, 4;
	add.s64 	%rd63, %rd81, %rd194;
	cvt.u64.u32 	%rd195, %r622;
	add.s64 	%rd196, %rd83, %rd195;
	shl.b64 	%rd197, %rd196, 2;
	add.s64 	%rd64, %rd81, %rd197;
	shr.u32 	%r624, %r87, 1;
	mul.lo.s32 	%r625, %r624, 97;
	add.s32 	%r626, %r625, %r517;
	mul.wide.u32 	%rd198, %r626, 4;
	add.s64 	%rd65, %rd81, %rd198;
	cvt.u64.u32 	%rd199, %r625;
	add.s64 	%rd200, %rd83, %rd199;
	shl.b64 	%rd201, %rd200, 2;
	add.s64 	%rd66, %rd81, %rd201;
	shr.u32 	%r627, %r88, 1;
	mul.lo.s32 	%r628, %r627, 97;
	add.s32 	%r629, %r628, %r517;
	mul.wide.u32 	%rd202, %r629, 4;
	add.s64 	%rd67, %rd81, %rd202;
	cvt.u64.u32 	%rd203, %r628;
	add.s64 	%rd204, %rd83, %rd203;
	shl.b64 	%rd205, %rd204, 2;
	add.s64 	%rd68, %rd81, %rd205;
	shr.u32 	%r630, %r89, 1;
	mul.lo.s32 	%r631, %r630, 97;
	add.s32 	%r632, %r631, %r517;
	mul.wide.u32 	%rd206, %r632, 4;
	add.s64 	%rd69, %rd81, %rd206;
	cvt.u64.u32 	%rd207, %r631;
	add.s64 	%rd208, %rd83, %rd207;
	shl.b64 	%rd209, %rd208, 2;
	add.s64 	%rd70, %rd81, %rd209;
	mul.wide.u32 	%rd210, %r533, 4;
	add.s64 	%rd71, %rd81, %rd210;
	mov.u32 	%r3047, %r3046;
	mov.u32 	%r3052, %r3046;
	mov.u32 	%r3051, %r3046;
	mov.u32 	%r94, %r3046;
	bra.uni 	$L__BB0_31;
$L__BB0_35:                             // %pass29849
                                        //   in Loop: Header=BB0_31 Depth=1
	shl.b32 	%r2887, %r96, 9;
	and.b32  	%r2888, %r2887, 33553408;
	or.b32  	%r2889, %r2888, %r22;
	or.b32  	%r2890, %r2889, %r23;
	or.b32  	%r2891, %r2890, %r90;
	cvt.u64.u32 	%rd289, %r2891;
	add.s64 	%rd290, %rd289, %rd6;
	shr.u64 	%rd291, %rd290, 39;
	add.s64 	%rd292, %rd290, %rd291;
	shr.s64 	%rd293, %rd292, 25;
	setp.lt.s64 	%p242, %rd290, 0;
	and.b64  	%rd294, %rd292, -33554432;
	setp.ne.s64 	%p243, %rd294, %rd290;
	and.pred  	%p244, %p242, %p243;
	selp.u64 	%rd295, 1, 0, %p244;
	sub.s64 	%rd296, %rd295, %rd293;
	shl.b64 	%rd297, %rd296, 25;
	add.s64 	%rd298, %rd297, %rd290;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd300, %rd3, %rd299;
	st.global.v4.u32 	[%rd300], {%r138, %r140, %r139, %r141};
	shl.b32 	%r2892, %r97, 9;
	and.b32  	%r2893, %r2892, 33553408;
	or.b32  	%r2894, %r2893, %r22;
	or.b32  	%r2895, %r2894, %r23;
	or.b32  	%r2896, %r2895, %r90;
	cvt.u64.u32 	%rd301, %r2896;
	add.s64 	%rd302, %rd301, %rd6;
	shr.u64 	%rd303, %rd302, 39;
	add.s64 	%rd304, %rd302, %rd303;
	shr.s64 	%rd305, %rd304, 25;
	setp.lt.s64 	%p245, %rd302, 0;
	and.b64  	%rd306, %rd304, -33554432;
	setp.ne.s64 	%p246, %rd306, %rd302;
	and.pred  	%p247, %p245, %p246;
	selp.u64 	%rd307, 1, 0, %p247;
	sub.s64 	%rd308, %rd307, %rd305;
	shl.b64 	%rd309, %rd308, 25;
	add.s64 	%rd310, %rd309, %rd302;
	shl.b64 	%rd311, %rd310, 2;
	add.s64 	%rd312, %rd3, %rd311;
	st.global.v4.u32 	[%rd312], {%r142, %r144, %r143, %r145};
	shl.b32 	%r2897, %r98, 9;
	and.b32  	%r2898, %r2897, 33553408;
	or.b32  	%r2899, %r2898, %r22;
	or.b32  	%r2900, %r2899, %r23;
	or.b32  	%r2901, %r2900, %r90;
	cvt.u64.u32 	%rd313, %r2901;
	add.s64 	%rd314, %rd313, %rd6;
	shr.u64 	%rd315, %rd314, 39;
	add.s64 	%rd316, %rd314, %rd315;
	shr.s64 	%rd317, %rd316, 25;
	setp.lt.s64 	%p248, %rd314, 0;
	and.b64  	%rd318, %rd316, -33554432;
	setp.ne.s64 	%p249, %rd318, %rd314;
	and.pred  	%p250, %p248, %p249;
	selp.u64 	%rd319, 1, 0, %p250;
	sub.s64 	%rd320, %rd319, %rd317;
	shl.b64 	%rd321, %rd320, 25;
	add.s64 	%rd322, %rd321, %rd314;
	shl.b64 	%rd323, %rd322, 2;
	add.s64 	%rd324, %rd3, %rd323;
	st.global.v4.u32 	[%rd324], {%r146, %r148, %r147, %r149};
	shl.b32 	%r2902, %r99, 9;
	and.b32  	%r2903, %r2902, 33553408;
	or.b32  	%r2904, %r2903, %r22;
	or.b32  	%r2905, %r2904, %r23;
	or.b32  	%r2906, %r2905, %r90;
	cvt.u64.u32 	%rd325, %r2906;
	add.s64 	%rd326, %rd325, %rd6;
	shr.u64 	%rd327, %rd326, 39;
	add.s64 	%rd328, %rd326, %rd327;
	shr.s64 	%rd329, %rd328, 25;
	setp.lt.s64 	%p251, %rd326, 0;
	and.b64  	%rd330, %rd328, -33554432;
	setp.ne.s64 	%p252, %rd330, %rd326;
	and.pred  	%p253, %p251, %p252;
	selp.u64 	%rd331, 1, 0, %p253;
	sub.s64 	%rd332, %rd331, %rd329;
	shl.b64 	%rd333, %rd332, 25;
	add.s64 	%rd334, %rd333, %rd326;
	shl.b64 	%rd335, %rd334, 2;
	add.s64 	%rd336, %rd3, %rd335;
	st.global.v4.u32 	[%rd336], {%r150, %r152, %r151, %r153};
	shl.b32 	%r2907, %r100, 9;
	and.b32  	%r2908, %r2907, 33553408;
	or.b32  	%r2909, %r2908, %r22;
	or.b32  	%r2910, %r2909, %r23;
	or.b32  	%r2911, %r2910, %r90;
	cvt.u64.u32 	%rd337, %r2911;
	add.s64 	%rd338, %rd337, %rd6;
	shr.u64 	%rd339, %rd338, 39;
	add.s64 	%rd340, %rd338, %rd339;
	shr.s64 	%rd341, %rd340, 25;
	setp.lt.s64 	%p254, %rd338, 0;
	and.b64  	%rd342, %rd340, -33554432;
	setp.ne.s64 	%p255, %rd342, %rd338;
	and.pred  	%p256, %p254, %p255;
	selp.u64 	%rd343, 1, 0, %p256;
	sub.s64 	%rd344, %rd343, %rd341;
	shl.b64 	%rd345, %rd344, 25;
	add.s64 	%rd346, %rd345, %rd338;
	shl.b64 	%rd347, %rd346, 2;
	add.s64 	%rd348, %rd3, %rd347;
	st.global.v4.u32 	[%rd348], {%r154, %r156, %r155, %r157};
	shl.b32 	%r2912, %r101, 9;
	and.b32  	%r2913, %r2912, 33553408;
	or.b32  	%r2914, %r2913, %r22;
	or.b32  	%r2915, %r2914, %r23;
	or.b32  	%r2916, %r2915, %r90;
	cvt.u64.u32 	%rd349, %r2916;
	add.s64 	%rd350, %rd349, %rd6;
	shr.u64 	%rd351, %rd350, 39;
	add.s64 	%rd352, %rd350, %rd351;
	shr.s64 	%rd353, %rd352, 25;
	setp.lt.s64 	%p257, %rd350, 0;
	and.b64  	%rd354, %rd352, -33554432;
	setp.ne.s64 	%p258, %rd354, %rd350;
	and.pred  	%p259, %p257, %p258;
	selp.u64 	%rd355, 1, 0, %p259;
	sub.s64 	%rd356, %rd355, %rd353;
	shl.b64 	%rd357, %rd356, 25;
	add.s64 	%rd358, %rd357, %rd350;
	shl.b64 	%rd359, %rd358, 2;
	add.s64 	%rd360, %rd3, %rd359;
	st.global.v4.u32 	[%rd360], {%r158, %r160, %r159, %r161};
	shl.b32 	%r2917, %r102, 9;
	and.b32  	%r2918, %r2917, 33553408;
	or.b32  	%r2919, %r2918, %r22;
	or.b32  	%r2920, %r2919, %r23;
	or.b32  	%r2921, %r2920, %r90;
	cvt.u64.u32 	%rd361, %r2921;
	add.s64 	%rd362, %rd361, %rd6;
	shr.u64 	%rd363, %rd362, 39;
	add.s64 	%rd364, %rd362, %rd363;
	shr.s64 	%rd365, %rd364, 25;
	setp.lt.s64 	%p260, %rd362, 0;
	and.b64  	%rd366, %rd364, -33554432;
	setp.ne.s64 	%p261, %rd366, %rd362;
	and.pred  	%p262, %p260, %p261;
	selp.u64 	%rd367, 1, 0, %p262;
	sub.s64 	%rd368, %rd367, %rd365;
	shl.b64 	%rd369, %rd368, 25;
	add.s64 	%rd370, %rd369, %rd362;
	shl.b64 	%rd371, %rd370, 2;
	add.s64 	%rd372, %rd3, %rd371;
	st.global.v4.u32 	[%rd372], {%r162, %r164, %r163, %r165};
	shl.b32 	%r2922, %r103, 9;
	and.b32  	%r2923, %r2922, 33553408;
	or.b32  	%r2924, %r2923, %r22;
	or.b32  	%r2925, %r2924, %r23;
	or.b32  	%r2926, %r2925, %r90;
	cvt.u64.u32 	%rd373, %r2926;
	add.s64 	%rd374, %rd373, %rd6;
	shr.u64 	%rd375, %rd374, 39;
	add.s64 	%rd376, %rd374, %rd375;
	shr.s64 	%rd377, %rd376, 25;
	setp.lt.s64 	%p263, %rd374, 0;
	and.b64  	%rd378, %rd376, -33554432;
	setp.ne.s64 	%p264, %rd378, %rd374;
	and.pred  	%p265, %p263, %p264;
	selp.u64 	%rd379, 1, 0, %p265;
	sub.s64 	%rd380, %rd379, %rd377;
	shl.b64 	%rd381, %rd380, 25;
	add.s64 	%rd382, %rd381, %rd374;
	shl.b64 	%rd383, %rd382, 2;
	add.s64 	%rd384, %rd3, %rd383;
	st.global.v4.u32 	[%rd384], {%r166, %r168, %r167, %r169};
	shl.b32 	%r2927, %r104, 9;
	and.b32  	%r2928, %r2927, 33553408;
	or.b32  	%r2929, %r2928, %r22;
	or.b32  	%r2930, %r2929, %r23;
	or.b32  	%r2931, %r2930, %r90;
	cvt.u64.u32 	%rd385, %r2931;
	add.s64 	%rd386, %rd385, %rd6;
	shr.u64 	%rd387, %rd386, 39;
	add.s64 	%rd388, %rd386, %rd387;
	shr.s64 	%rd389, %rd388, 25;
	setp.lt.s64 	%p266, %rd386, 0;
	and.b64  	%rd390, %rd388, -33554432;
	setp.ne.s64 	%p267, %rd390, %rd386;
	and.pred  	%p268, %p266, %p267;
	selp.u64 	%rd391, 1, 0, %p268;
	sub.s64 	%rd392, %rd391, %rd389;
	shl.b64 	%rd393, %rd392, 25;
	add.s64 	%rd394, %rd393, %rd386;
	shl.b64 	%rd395, %rd394, 2;
	add.s64 	%rd396, %rd3, %rd395;
	st.global.v4.u32 	[%rd396], {%r170, %r172, %r171, %r173};
	shl.b32 	%r2932, %r105, 9;
	and.b32  	%r2933, %r2932, 33553408;
	or.b32  	%r2934, %r2933, %r22;
	or.b32  	%r2935, %r2934, %r23;
	or.b32  	%r2936, %r2935, %r90;
	cvt.u64.u32 	%rd397, %r2936;
	add.s64 	%rd398, %rd397, %rd6;
	shr.u64 	%rd399, %rd398, 39;
	add.s64 	%rd400, %rd398, %rd399;
	shr.s64 	%rd401, %rd400, 25;
	setp.lt.s64 	%p269, %rd398, 0;
	and.b64  	%rd402, %rd400, -33554432;
	setp.ne.s64 	%p270, %rd402, %rd398;
	and.pred  	%p271, %p269, %p270;
	selp.u64 	%rd403, 1, 0, %p271;
	sub.s64 	%rd404, %rd403, %rd401;
	shl.b64 	%rd405, %rd404, 25;
	add.s64 	%rd406, %rd405, %rd398;
	shl.b64 	%rd407, %rd406, 2;
	add.s64 	%rd408, %rd3, %rd407;
	st.global.v4.u32 	[%rd408], {%r174, %r176, %r175, %r177};
	shl.b32 	%r2937, %r106, 9;
	and.b32  	%r2938, %r2937, 33553408;
	or.b32  	%r2939, %r2938, %r22;
	or.b32  	%r2940, %r2939, %r23;
	or.b32  	%r2941, %r2940, %r90;
	cvt.u64.u32 	%rd409, %r2941;
	add.s64 	%rd410, %rd409, %rd6;
	shr.u64 	%rd411, %rd410, 39;
	add.s64 	%rd412, %rd410, %rd411;
	shr.s64 	%rd413, %rd412, 25;
	setp.lt.s64 	%p272, %rd410, 0;
	and.b64  	%rd414, %rd412, -33554432;
	setp.ne.s64 	%p273, %rd414, %rd410;
	and.pred  	%p274, %p272, %p273;
	selp.u64 	%rd415, 1, 0, %p274;
	sub.s64 	%rd416, %rd415, %rd413;
	shl.b64 	%rd417, %rd416, 25;
	add.s64 	%rd418, %rd417, %rd410;
	shl.b64 	%rd419, %rd418, 2;
	add.s64 	%rd420, %rd3, %rd419;
	st.global.v4.u32 	[%rd420], {%r178, %r180, %r179, %r181};
	shl.b32 	%r2942, %r107, 9;
	and.b32  	%r2943, %r2942, 33553408;
	or.b32  	%r2944, %r2943, %r22;
	or.b32  	%r2945, %r2944, %r23;
	or.b32  	%r2946, %r2945, %r90;
	cvt.u64.u32 	%rd421, %r2946;
	add.s64 	%rd422, %rd421, %rd6;
	shr.u64 	%rd423, %rd422, 39;
	add.s64 	%rd424, %rd422, %rd423;
	shr.s64 	%rd425, %rd424, 25;
	setp.lt.s64 	%p275, %rd422, 0;
	and.b64  	%rd426, %rd424, -33554432;
	setp.ne.s64 	%p276, %rd426, %rd422;
	and.pred  	%p277, %p275, %p276;
	selp.u64 	%rd427, 1, 0, %p277;
	sub.s64 	%rd428, %rd427, %rd425;
	shl.b64 	%rd429, %rd428, 25;
	add.s64 	%rd430, %rd429, %rd422;
	shl.b64 	%rd431, %rd430, 2;
	add.s64 	%rd432, %rd3, %rd431;
	st.global.v4.u32 	[%rd432], {%r182, %r184, %r183, %r185};
	shl.b32 	%r2947, %r108, 9;
	and.b32  	%r2948, %r2947, 33553408;
	or.b32  	%r2949, %r2948, %r22;
	or.b32  	%r2950, %r2949, %r23;
	or.b32  	%r2951, %r2950, %r90;
	cvt.u64.u32 	%rd433, %r2951;
	add.s64 	%rd434, %rd433, %rd6;
	shr.u64 	%rd435, %rd434, 39;
	add.s64 	%rd436, %rd434, %rd435;
	shr.s64 	%rd437, %rd436, 25;
	setp.lt.s64 	%p278, %rd434, 0;
	and.b64  	%rd438, %rd436, -33554432;
	setp.ne.s64 	%p279, %rd438, %rd434;
	and.pred  	%p280, %p278, %p279;
	selp.u64 	%rd439, 1, 0, %p280;
	sub.s64 	%rd440, %rd439, %rd437;
	shl.b64 	%rd441, %rd440, 25;
	add.s64 	%rd442, %rd441, %rd434;
	shl.b64 	%rd443, %rd442, 2;
	add.s64 	%rd444, %rd3, %rd443;
	st.global.v4.u32 	[%rd444], {%r186, %r188, %r187, %r189};
	shl.b32 	%r2952, %r109, 9;
	and.b32  	%r2953, %r2952, 33553408;
	or.b32  	%r2954, %r2953, %r22;
	or.b32  	%r2955, %r2954, %r23;
	or.b32  	%r2956, %r2955, %r90;
	cvt.u64.u32 	%rd445, %r2956;
	add.s64 	%rd446, %rd445, %rd6;
	shr.u64 	%rd447, %rd446, 39;
	add.s64 	%rd448, %rd446, %rd447;
	shr.s64 	%rd449, %rd448, 25;
	setp.lt.s64 	%p281, %rd446, 0;
	and.b64  	%rd450, %rd448, -33554432;
	setp.ne.s64 	%p282, %rd450, %rd446;
	and.pred  	%p283, %p281, %p282;
	selp.u64 	%rd451, 1, 0, %p283;
	sub.s64 	%rd452, %rd451, %rd449;
	shl.b64 	%rd453, %rd452, 25;
	add.s64 	%rd454, %rd453, %rd446;
	shl.b64 	%rd455, %rd454, 2;
	add.s64 	%rd456, %rd3, %rd455;
	st.global.v4.u32 	[%rd456], {%r190, %r192, %r191, %r193};
	shl.b32 	%r2957, %r110, 9;
	and.b32  	%r2958, %r2957, 33553408;
	or.b32  	%r2959, %r2958, %r22;
	or.b32  	%r2960, %r2959, %r23;
	or.b32  	%r2961, %r2960, %r90;
	cvt.u64.u32 	%rd457, %r2961;
	add.s64 	%rd458, %rd457, %rd6;
	shr.u64 	%rd459, %rd458, 39;
	add.s64 	%rd460, %rd458, %rd459;
	shr.s64 	%rd461, %rd460, 25;
	setp.lt.s64 	%p284, %rd458, 0;
	and.b64  	%rd462, %rd460, -33554432;
	setp.ne.s64 	%p285, %rd462, %rd458;
	and.pred  	%p286, %p284, %p285;
	selp.u64 	%rd463, 1, 0, %p286;
	sub.s64 	%rd464, %rd463, %rd461;
	shl.b64 	%rd465, %rd464, 25;
	add.s64 	%rd466, %rd465, %rd458;
	shl.b64 	%rd467, %rd466, 2;
	add.s64 	%rd468, %rd3, %rd467;
	st.global.v4.u32 	[%rd468], {%r194, %r196, %r195, %r197};
	shl.b32 	%r2962, %r111, 9;
	and.b32  	%r2963, %r2962, 33553408;
	or.b32  	%r2964, %r2963, %r22;
	or.b32  	%r2965, %r2964, %r23;
	or.b32  	%r2966, %r2965, %r90;
	cvt.u64.u32 	%rd469, %r2966;
	add.s64 	%rd470, %rd469, %rd6;
	shr.u64 	%rd471, %rd470, 39;
	add.s64 	%rd472, %rd470, %rd471;
	shr.s64 	%rd473, %rd472, 25;
	setp.lt.s64 	%p287, %rd470, 0;
	and.b64  	%rd474, %rd472, -33554432;
	setp.ne.s64 	%p288, %rd474, %rd470;
	and.pred  	%p289, %p287, %p288;
	selp.u64 	%rd475, 1, 0, %p289;
	sub.s64 	%rd476, %rd475, %rd473;
	shl.b64 	%rd477, %rd476, 25;
	add.s64 	%rd478, %rd477, %rd470;
	shl.b64 	%rd479, %rd478, 2;
	add.s64 	%rd480, %rd3, %rd479;
	st.global.v4.u32 	[%rd480], {%r198, %r200, %r199, %r201};
	shl.b32 	%r2967, %r112, 9;
	and.b32  	%r2968, %r2967, 33553408;
	or.b32  	%r2969, %r2968, %r22;
	or.b32  	%r2970, %r2969, %r23;
	or.b32  	%r2971, %r2970, %r90;
	cvt.u64.u32 	%rd481, %r2971;
	add.s64 	%rd482, %rd481, %rd6;
	shr.u64 	%rd483, %rd482, 39;
	add.s64 	%rd484, %rd482, %rd483;
	shr.s64 	%rd485, %rd484, 25;
	setp.lt.s64 	%p290, %rd482, 0;
	and.b64  	%rd486, %rd484, -33554432;
	setp.ne.s64 	%p291, %rd486, %rd482;
	and.pred  	%p292, %p290, %p291;
	selp.u64 	%rd487, 1, 0, %p292;
	sub.s64 	%rd488, %rd487, %rd485;
	shl.b64 	%rd489, %rd488, 25;
	add.s64 	%rd490, %rd489, %rd482;
	shl.b64 	%rd491, %rd490, 2;
	add.s64 	%rd492, %rd3, %rd491;
	st.global.v4.u32 	[%rd492], {%r202, %r204, %r203, %r205};
	shl.b32 	%r2972, %r113, 9;
	and.b32  	%r2973, %r2972, 33553408;
	or.b32  	%r2974, %r2973, %r22;
	or.b32  	%r2975, %r2974, %r23;
	or.b32  	%r2976, %r2975, %r90;
	cvt.u64.u32 	%rd493, %r2976;
	add.s64 	%rd494, %rd493, %rd6;
	shr.u64 	%rd495, %rd494, 39;
	add.s64 	%rd496, %rd494, %rd495;
	shr.s64 	%rd497, %rd496, 25;
	setp.lt.s64 	%p293, %rd494, 0;
	and.b64  	%rd498, %rd496, -33554432;
	setp.ne.s64 	%p294, %rd498, %rd494;
	and.pred  	%p295, %p293, %p294;
	selp.u64 	%rd499, 1, 0, %p295;
	sub.s64 	%rd500, %rd499, %rd497;
	shl.b64 	%rd501, %rd500, 25;
	add.s64 	%rd502, %rd501, %rd494;
	shl.b64 	%rd503, %rd502, 2;
	add.s64 	%rd504, %rd3, %rd503;
	st.global.v4.u32 	[%rd504], {%r206, %r208, %r207, %r209};
	shl.b32 	%r2977, %r114, 9;
	and.b32  	%r2978, %r2977, 33553408;
	or.b32  	%r2979, %r2978, %r22;
	or.b32  	%r2980, %r2979, %r23;
	or.b32  	%r2981, %r2980, %r90;
	cvt.u64.u32 	%rd505, %r2981;
	add.s64 	%rd506, %rd505, %rd6;
	shr.u64 	%rd507, %rd506, 39;
	add.s64 	%rd508, %rd506, %rd507;
	shr.s64 	%rd509, %rd508, 25;
	setp.lt.s64 	%p296, %rd506, 0;
	and.b64  	%rd510, %rd508, -33554432;
	setp.ne.s64 	%p297, %rd510, %rd506;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd511, 1, 0, %p298;
	sub.s64 	%rd512, %rd511, %rd509;
	shl.b64 	%rd513, %rd512, 25;
	add.s64 	%rd514, %rd513, %rd506;
	shl.b64 	%rd515, %rd514, 2;
	add.s64 	%rd516, %rd3, %rd515;
	st.global.v4.u32 	[%rd516], {%r210, %r212, %r211, %r213};
	shl.b32 	%r2982, %r115, 9;
	and.b32  	%r2983, %r2982, 33553408;
	or.b32  	%r2984, %r2983, %r22;
	or.b32  	%r2985, %r2984, %r23;
	or.b32  	%r2986, %r2985, %r90;
	cvt.u64.u32 	%rd517, %r2986;
	add.s64 	%rd518, %rd517, %rd6;
	shr.u64 	%rd519, %rd518, 39;
	add.s64 	%rd520, %rd518, %rd519;
	shr.s64 	%rd521, %rd520, 25;
	setp.lt.s64 	%p299, %rd518, 0;
	and.b64  	%rd522, %rd520, -33554432;
	setp.ne.s64 	%p300, %rd522, %rd518;
	and.pred  	%p301, %p299, %p300;
	selp.u64 	%rd523, 1, 0, %p301;
	sub.s64 	%rd524, %rd523, %rd521;
	shl.b64 	%rd525, %rd524, 25;
	add.s64 	%rd526, %rd525, %rd518;
	shl.b64 	%rd527, %rd526, 2;
	add.s64 	%rd528, %rd3, %rd527;
	st.global.v4.u32 	[%rd528], {%r214, %r216, %r215, %r217};
	shl.b32 	%r2987, %r116, 9;
	and.b32  	%r2988, %r2987, 33553408;
	or.b32  	%r2989, %r2988, %r22;
	or.b32  	%r2990, %r2989, %r23;
	or.b32  	%r2991, %r2990, %r90;
	cvt.u64.u32 	%rd529, %r2991;
	add.s64 	%rd530, %rd529, %rd6;
	shr.u64 	%rd531, %rd530, 39;
	add.s64 	%rd532, %rd530, %rd531;
	shr.s64 	%rd533, %rd532, 25;
	setp.lt.s64 	%p302, %rd530, 0;
	and.b64  	%rd534, %rd532, -33554432;
	setp.ne.s64 	%p303, %rd534, %rd530;
	and.pred  	%p304, %p302, %p303;
	selp.u64 	%rd535, 1, 0, %p304;
	sub.s64 	%rd536, %rd535, %rd533;
	shl.b64 	%rd537, %rd536, 25;
	add.s64 	%rd538, %rd537, %rd530;
	shl.b64 	%rd539, %rd538, 2;
	add.s64 	%rd540, %rd3, %rd539;
	st.global.v4.u32 	[%rd540], {%r218, %r220, %r219, %r221};
	shl.b32 	%r2992, %r117, 9;
	and.b32  	%r2993, %r2992, 33553408;
	or.b32  	%r2994, %r2993, %r22;
	or.b32  	%r2995, %r2994, %r23;
	or.b32  	%r2996, %r2995, %r90;
	cvt.u64.u32 	%rd541, %r2996;
	add.s64 	%rd542, %rd541, %rd6;
	shr.u64 	%rd543, %rd542, 39;
	add.s64 	%rd544, %rd542, %rd543;
	shr.s64 	%rd545, %rd544, 25;
	setp.lt.s64 	%p305, %rd542, 0;
	and.b64  	%rd546, %rd544, -33554432;
	setp.ne.s64 	%p306, %rd546, %rd542;
	and.pred  	%p307, %p305, %p306;
	selp.u64 	%rd547, 1, 0, %p307;
	sub.s64 	%rd548, %rd547, %rd545;
	shl.b64 	%rd549, %rd548, 25;
	add.s64 	%rd550, %rd549, %rd542;
	shl.b64 	%rd551, %rd550, 2;
	add.s64 	%rd552, %rd3, %rd551;
	st.global.v4.u32 	[%rd552], {%r222, %r224, %r223, %r225};
	shl.b32 	%r2997, %r118, 9;
	and.b32  	%r2998, %r2997, 33553408;
	or.b32  	%r2999, %r2998, %r22;
	or.b32  	%r3000, %r2999, %r23;
	or.b32  	%r3001, %r3000, %r90;
	cvt.u64.u32 	%rd553, %r3001;
	add.s64 	%rd554, %rd553, %rd6;
	shr.u64 	%rd555, %rd554, 39;
	add.s64 	%rd556, %rd554, %rd555;
	shr.s64 	%rd557, %rd556, 25;
	setp.lt.s64 	%p308, %rd554, 0;
	and.b64  	%rd558, %rd556, -33554432;
	setp.ne.s64 	%p309, %rd558, %rd554;
	and.pred  	%p310, %p308, %p309;
	selp.u64 	%rd559, 1, 0, %p310;
	sub.s64 	%rd560, %rd559, %rd557;
	shl.b64 	%rd561, %rd560, 25;
	add.s64 	%rd562, %rd561, %rd554;
	shl.b64 	%rd563, %rd562, 2;
	add.s64 	%rd564, %rd3, %rd563;
	st.global.v4.u32 	[%rd564], {%r226, %r228, %r227, %r229};
	shl.b32 	%r3002, %r119, 9;
	and.b32  	%r3003, %r3002, 33553408;
	or.b32  	%r3004, %r3003, %r22;
	or.b32  	%r3005, %r3004, %r23;
	or.b32  	%r3006, %r3005, %r90;
	cvt.u64.u32 	%rd565, %r3006;
	add.s64 	%rd566, %rd565, %rd6;
	shr.u64 	%rd567, %rd566, 39;
	add.s64 	%rd568, %rd566, %rd567;
	shr.s64 	%rd569, %rd568, 25;
	setp.lt.s64 	%p311, %rd566, 0;
	and.b64  	%rd570, %rd568, -33554432;
	setp.ne.s64 	%p312, %rd570, %rd566;
	and.pred  	%p313, %p311, %p312;
	selp.u64 	%rd571, 1, 0, %p313;
	sub.s64 	%rd572, %rd571, %rd569;
	shl.b64 	%rd573, %rd572, 25;
	add.s64 	%rd574, %rd573, %rd566;
	shl.b64 	%rd575, %rd574, 2;
	add.s64 	%rd576, %rd3, %rd575;
	st.global.v4.u32 	[%rd576], {%r230, %r232, %r231, %r233};
	shl.b32 	%r3007, %r120, 9;
	and.b32  	%r3008, %r3007, 33553408;
	or.b32  	%r3009, %r3008, %r22;
	or.b32  	%r3010, %r3009, %r23;
	or.b32  	%r3011, %r3010, %r90;
	cvt.u64.u32 	%rd577, %r3011;
	add.s64 	%rd578, %rd577, %rd6;
	shr.u64 	%rd579, %rd578, 39;
	add.s64 	%rd580, %rd578, %rd579;
	shr.s64 	%rd581, %rd580, 25;
	setp.lt.s64 	%p314, %rd578, 0;
	and.b64  	%rd582, %rd580, -33554432;
	setp.ne.s64 	%p315, %rd582, %rd578;
	and.pred  	%p316, %p314, %p315;
	selp.u64 	%rd583, 1, 0, %p316;
	sub.s64 	%rd584, %rd583, %rd581;
	shl.b64 	%rd585, %rd584, 25;
	add.s64 	%rd586, %rd585, %rd578;
	shl.b64 	%rd587, %rd586, 2;
	add.s64 	%rd588, %rd3, %rd587;
	st.global.v4.u32 	[%rd588], {%r234, %r236, %r235, %r237};
	shl.b32 	%r3012, %r121, 9;
	and.b32  	%r3013, %r3012, 33553408;
	or.b32  	%r3014, %r3013, %r22;
	or.b32  	%r3015, %r3014, %r23;
	or.b32  	%r3016, %r3015, %r90;
	cvt.u64.u32 	%rd589, %r3016;
	add.s64 	%rd590, %rd589, %rd6;
	shr.u64 	%rd591, %rd590, 39;
	add.s64 	%rd592, %rd590, %rd591;
	shr.s64 	%rd593, %rd592, 25;
	setp.lt.s64 	%p317, %rd590, 0;
	and.b64  	%rd594, %rd592, -33554432;
	setp.ne.s64 	%p318, %rd594, %rd590;
	and.pred  	%p319, %p317, %p318;
	selp.u64 	%rd595, 1, 0, %p319;
	sub.s64 	%rd596, %rd595, %rd593;
	shl.b64 	%rd597, %rd596, 25;
	add.s64 	%rd598, %rd597, %rd590;
	shl.b64 	%rd599, %rd598, 2;
	add.s64 	%rd600, %rd3, %rd599;
	st.global.v4.u32 	[%rd600], {%r238, %r240, %r239, %r241};
	shl.b32 	%r3017, %r122, 9;
	and.b32  	%r3018, %r3017, 33553408;
	or.b32  	%r3019, %r3018, %r22;
	or.b32  	%r3020, %r3019, %r23;
	or.b32  	%r3021, %r3020, %r90;
	cvt.u64.u32 	%rd601, %r3021;
	add.s64 	%rd602, %rd601, %rd6;
	shr.u64 	%rd603, %rd602, 39;
	add.s64 	%rd604, %rd602, %rd603;
	shr.s64 	%rd605, %rd604, 25;
	setp.lt.s64 	%p320, %rd602, 0;
	and.b64  	%rd606, %rd604, -33554432;
	setp.ne.s64 	%p321, %rd606, %rd602;
	and.pred  	%p322, %p320, %p321;
	selp.u64 	%rd607, 1, 0, %p322;
	sub.s64 	%rd608, %rd607, %rd605;
	shl.b64 	%rd609, %rd608, 25;
	add.s64 	%rd610, %rd609, %rd602;
	shl.b64 	%rd611, %rd610, 2;
	add.s64 	%rd612, %rd3, %rd611;
	st.global.v4.u32 	[%rd612], {%r242, %r244, %r243, %r245};
	shl.b32 	%r3022, %r123, 9;
	and.b32  	%r3023, %r3022, 33553408;
	or.b32  	%r3024, %r3023, %r22;
	or.b32  	%r3025, %r3024, %r23;
	or.b32  	%r3026, %r3025, %r90;
	cvt.u64.u32 	%rd613, %r3026;
	add.s64 	%rd614, %rd613, %rd6;
	shr.u64 	%rd615, %rd614, 39;
	add.s64 	%rd616, %rd614, %rd615;
	shr.s64 	%rd617, %rd616, 25;
	setp.lt.s64 	%p323, %rd614, 0;
	and.b64  	%rd618, %rd616, -33554432;
	setp.ne.s64 	%p324, %rd618, %rd614;
	and.pred  	%p325, %p323, %p324;
	selp.u64 	%rd619, 1, 0, %p325;
	sub.s64 	%rd620, %rd619, %rd617;
	shl.b64 	%rd621, %rd620, 25;
	add.s64 	%rd622, %rd621, %rd614;
	shl.b64 	%rd623, %rd622, 2;
	add.s64 	%rd624, %rd3, %rd623;
	st.global.v4.u32 	[%rd624], {%r246, %r248, %r247, %r249};
	shl.b32 	%r3027, %r124, 9;
	and.b32  	%r3028, %r3027, 33553408;
	or.b32  	%r3029, %r3028, %r22;
	or.b32  	%r3030, %r3029, %r23;
	or.b32  	%r3031, %r3030, %r90;
	cvt.u64.u32 	%rd625, %r3031;
	add.s64 	%rd626, %rd625, %rd6;
	shr.u64 	%rd627, %rd626, 39;
	add.s64 	%rd628, %rd626, %rd627;
	shr.s64 	%rd629, %rd628, 25;
	setp.lt.s64 	%p326, %rd626, 0;
	and.b64  	%rd630, %rd628, -33554432;
	setp.ne.s64 	%p327, %rd630, %rd626;
	and.pred  	%p328, %p326, %p327;
	selp.u64 	%rd631, 1, 0, %p328;
	sub.s64 	%rd632, %rd631, %rd629;
	shl.b64 	%rd633, %rd632, 25;
	add.s64 	%rd634, %rd633, %rd626;
	shl.b64 	%rd635, %rd634, 2;
	add.s64 	%rd636, %rd3, %rd635;
	st.global.v4.u32 	[%rd636], {%r250, %r252, %r251, %r253};
	shl.b32 	%r3032, %r125, 9;
	and.b32  	%r3033, %r3032, 33553408;
	or.b32  	%r3034, %r3033, %r22;
	or.b32  	%r3035, %r3034, %r23;
	or.b32  	%r3036, %r3035, %r90;
	cvt.u64.u32 	%rd637, %r3036;
	add.s64 	%rd638, %rd637, %rd6;
	shr.u64 	%rd639, %rd638, 39;
	add.s64 	%rd640, %rd638, %rd639;
	shr.s64 	%rd641, %rd640, 25;
	setp.lt.s64 	%p329, %rd638, 0;
	and.b64  	%rd642, %rd640, -33554432;
	setp.ne.s64 	%p330, %rd642, %rd638;
	and.pred  	%p331, %p329, %p330;
	selp.u64 	%rd643, 1, 0, %p331;
	sub.s64 	%rd644, %rd643, %rd641;
	shl.b64 	%rd645, %rd644, 25;
	add.s64 	%rd646, %rd645, %rd638;
	shl.b64 	%rd647, %rd646, 2;
	add.s64 	%rd648, %rd3, %rd647;
	st.global.v4.u32 	[%rd648], {%r254, %r256, %r255, %r257};
	shl.b32 	%r3037, %r126, 9;
	and.b32  	%r3038, %r3037, 33553408;
	or.b32  	%r3039, %r3038, %r22;
	or.b32  	%r3040, %r3039, %r23;
	or.b32  	%r3041, %r3040, %r90;
	cvt.u64.u32 	%rd649, %r3041;
	add.s64 	%rd650, %rd649, %rd6;
	shr.u64 	%rd651, %rd650, 39;
	add.s64 	%rd652, %rd650, %rd651;
	shr.s64 	%rd653, %rd652, 25;
	setp.lt.s64 	%p332, %rd650, 0;
	and.b64  	%rd654, %rd652, -33554432;
	setp.ne.s64 	%p333, %rd654, %rd650;
	and.pred  	%p334, %p332, %p333;
	selp.u64 	%rd655, 1, 0, %p334;
	sub.s64 	%rd656, %rd655, %rd653;
	shl.b64 	%rd657, %rd656, 25;
	add.s64 	%rd658, %rd657, %rd650;
	shl.b64 	%rd659, %rd658, 2;
	add.s64 	%rd660, %rd3, %rd659;
	st.global.v4.u32 	[%rd660], {%r258, %r260, %r259, %r261};
	setp.ne.s32 	%p335, %r94, 65280;
	add.s32 	%r94, %r94, 256;
	add.s32 	%r3042, %r94, %r263;
	setp.lt.s32 	%p336, %r3042, %r264;
	and.pred  	%p337, %p335, %p336;
	@%p337 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_36;
$L__BB0_31:                             // %L976
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p138, %r57, 0;
	and.b32  	%r1145, %r94, 65280;
	or.b32  	%r1146, %r24, %r1145;
	shl.b32 	%r1147, %r1146, 13;
	add.s32 	%r1148, %r25, %r1147;
	shr.s32 	%r1149, %r1148, 31;
	shr.u32 	%r1150, %r1149, 3;
	add.s32 	%r1151, %r1148, %r1150;
	shr.s32 	%r1152, %r1151, 29;
	setp.lt.s32 	%p139, %r1148, 0;
	and.b32  	%r1153, %r1151, -536870912;
	setp.ne.s32 	%p140, %r1153, %r1148;
	and.pred  	%p141, %p139, %p140;
	selp.u32 	%r1154, 1, 0, %p141;
	sub.s32 	%r1155, %r1154, %r1152;
	shl.b32 	%r1156, %r1155, 29;
	or.b32  	%r1157, %r1148, 1;
	add.s32 	%r1158, %r1157, %r1156;
	mul.wide.s32 	%rd212, %r1158, 4;
	add.s64 	%rd213, %rd2, %rd212;
	ld.global.v4.u32 	{%r1159, %r1160, %r1161, %r1162}, [%rd213+-4];
	or.b32  	%r1163, %r26, %r1145;
	shl.b32 	%r1164, %r1163, 13;
	add.s32 	%r1165, %r25, %r1164;
	shr.s32 	%r1166, %r1165, 31;
	shr.u32 	%r1167, %r1166, 3;
	add.s32 	%r1168, %r1165, %r1167;
	shr.s32 	%r1169, %r1168, 29;
	setp.lt.s32 	%p142, %r1165, 0;
	and.b32  	%r1170, %r1168, -536870912;
	setp.ne.s32 	%p143, %r1170, %r1165;
	and.pred  	%p144, %p142, %p143;
	selp.u32 	%r1171, 1, 0, %p144;
	sub.s32 	%r1172, %r1171, %r1169;
	shl.b32 	%r1173, %r1172, 29;
	or.b32  	%r1174, %r1165, 1;
	add.s32 	%r1175, %r1174, %r1173;
	mul.wide.s32 	%rd214, %r1175, 4;
	add.s64 	%rd215, %rd2, %rd214;
	ld.global.v4.u32 	{%r1176, %r1177, %r1178, %r1179}, [%rd215+-4];
	or.b32  	%r1180, %r27, %r1145;
	shl.b32 	%r1181, %r1180, 13;
	add.s32 	%r1182, %r25, %r1181;
	shr.s32 	%r1183, %r1182, 31;
	shr.u32 	%r1184, %r1183, 3;
	add.s32 	%r1185, %r1182, %r1184;
	shr.s32 	%r1186, %r1185, 29;
	setp.lt.s32 	%p145, %r1182, 0;
	and.b32  	%r1187, %r1185, -536870912;
	setp.ne.s32 	%p146, %r1187, %r1182;
	and.pred  	%p147, %p145, %p146;
	selp.u32 	%r1188, 1, 0, %p147;
	sub.s32 	%r1189, %r1188, %r1186;
	shl.b32 	%r1190, %r1189, 29;
	or.b32  	%r1191, %r1182, 1;
	add.s32 	%r1192, %r1191, %r1190;
	mul.wide.s32 	%rd216, %r1192, 4;
	add.s64 	%rd217, %rd2, %rd216;
	ld.global.v4.u32 	{%r1193, %r1194, %r1195, %r1196}, [%rd217+-4];
	or.b32  	%r1197, %r28, %r1145;
	shl.b32 	%r1198, %r1197, 13;
	add.s32 	%r1199, %r25, %r1198;
	shr.s32 	%r1200, %r1199, 31;
	shr.u32 	%r1201, %r1200, 3;
	add.s32 	%r1202, %r1199, %r1201;
	shr.s32 	%r1203, %r1202, 29;
	setp.lt.s32 	%p148, %r1199, 0;
	and.b32  	%r1204, %r1202, -536870912;
	setp.ne.s32 	%p149, %r1204, %r1199;
	and.pred  	%p150, %p148, %p149;
	selp.u32 	%r1205, 1, 0, %p150;
	sub.s32 	%r1206, %r1205, %r1203;
	shl.b32 	%r1207, %r1206, 29;
	or.b32  	%r1208, %r1199, 1;
	add.s32 	%r1209, %r1208, %r1207;
	mul.wide.s32 	%rd218, %r1209, 4;
	add.s64 	%rd219, %rd2, %rd218;
	ld.global.v4.u32 	{%r1210, %r1211, %r1212, %r1213}, [%rd219+-4];
	or.b32  	%r1214, %r29, %r1145;
	shl.b32 	%r1215, %r1214, 13;
	add.s32 	%r1216, %r25, %r1215;
	shr.s32 	%r1217, %r1216, 31;
	shr.u32 	%r1218, %r1217, 3;
	add.s32 	%r1219, %r1216, %r1218;
	shr.s32 	%r1220, %r1219, 29;
	setp.lt.s32 	%p151, %r1216, 0;
	and.b32  	%r1221, %r1219, -536870912;
	setp.ne.s32 	%p152, %r1221, %r1216;
	and.pred  	%p153, %p151, %p152;
	selp.u32 	%r1222, 1, 0, %p153;
	sub.s32 	%r1223, %r1222, %r1220;
	shl.b32 	%r1224, %r1223, 29;
	or.b32  	%r1225, %r1216, 1;
	add.s32 	%r1226, %r1225, %r1224;
	mul.wide.s32 	%rd220, %r1226, 4;
	add.s64 	%rd221, %rd2, %rd220;
	ld.global.v4.u32 	{%r1227, %r1228, %r1229, %r1230}, [%rd221+-4];
	or.b32  	%r1231, %r30, %r1145;
	shl.b32 	%r1232, %r1231, 13;
	add.s32 	%r1233, %r25, %r1232;
	shr.s32 	%r1234, %r1233, 31;
	shr.u32 	%r1235, %r1234, 3;
	add.s32 	%r1236, %r1233, %r1235;
	shr.s32 	%r1237, %r1236, 29;
	setp.lt.s32 	%p154, %r1233, 0;
	and.b32  	%r1238, %r1236, -536870912;
	setp.ne.s32 	%p155, %r1238, %r1233;
	and.pred  	%p156, %p154, %p155;
	selp.u32 	%r1239, 1, 0, %p156;
	sub.s32 	%r1240, %r1239, %r1237;
	shl.b32 	%r1241, %r1240, 29;
	or.b32  	%r1242, %r1233, 1;
	add.s32 	%r1243, %r1242, %r1241;
	mul.wide.s32 	%rd222, %r1243, 4;
	add.s64 	%rd223, %rd2, %rd222;
	ld.global.v4.u32 	{%r1244, %r1245, %r1246, %r1247}, [%rd223+-4];
	or.b32  	%r1248, %r31, %r1145;
	shl.b32 	%r1249, %r1248, 13;
	add.s32 	%r1250, %r25, %r1249;
	shr.s32 	%r1251, %r1250, 31;
	shr.u32 	%r1252, %r1251, 3;
	add.s32 	%r1253, %r1250, %r1252;
	shr.s32 	%r1254, %r1253, 29;
	setp.lt.s32 	%p157, %r1250, 0;
	and.b32  	%r1255, %r1253, -536870912;
	setp.ne.s32 	%p158, %r1255, %r1250;
	and.pred  	%p159, %p157, %p158;
	selp.u32 	%r1256, 1, 0, %p159;
	sub.s32 	%r1257, %r1256, %r1254;
	shl.b32 	%r1258, %r1257, 29;
	or.b32  	%r1259, %r1250, 1;
	add.s32 	%r1260, %r1259, %r1258;
	mul.wide.s32 	%rd224, %r1260, 4;
	add.s64 	%rd225, %rd2, %rd224;
	ld.global.v4.u32 	{%r1261, %r1262, %r1263, %r1264}, [%rd225+-4];
	or.b32  	%r1265, %r32, %r1145;
	shl.b32 	%r1266, %r1265, 13;
	add.s32 	%r1267, %r25, %r1266;
	shr.s32 	%r1268, %r1267, 31;
	shr.u32 	%r1269, %r1268, 3;
	add.s32 	%r1270, %r1267, %r1269;
	shr.s32 	%r1271, %r1270, 29;
	setp.lt.s32 	%p160, %r1267, 0;
	and.b32  	%r1272, %r1270, -536870912;
	setp.ne.s32 	%p161, %r1272, %r1267;
	and.pred  	%p162, %p160, %p161;
	selp.u32 	%r1273, 1, 0, %p162;
	sub.s32 	%r1274, %r1273, %r1271;
	shl.b32 	%r1275, %r1274, 29;
	or.b32  	%r1276, %r1267, 1;
	add.s32 	%r1277, %r1276, %r1275;
	mul.wide.s32 	%rd226, %r1277, 4;
	add.s64 	%rd227, %rd2, %rd226;
	ld.global.v4.u32 	{%r1278, %r1279, %r1280, %r1281}, [%rd227+-4];
	or.b32  	%r1282, %r33, %r1145;
	shl.b32 	%r1283, %r1282, 13;
	add.s32 	%r1284, %r25, %r1283;
	shr.s32 	%r1285, %r1284, 31;
	shr.u32 	%r1286, %r1285, 3;
	add.s32 	%r1287, %r1284, %r1286;
	shr.s32 	%r1288, %r1287, 29;
	setp.lt.s32 	%p163, %r1284, 0;
	and.b32  	%r1289, %r1287, -536870912;
	setp.ne.s32 	%p164, %r1289, %r1284;
	and.pred  	%p165, %p163, %p164;
	selp.u32 	%r1290, 1, 0, %p165;
	sub.s32 	%r1291, %r1290, %r1288;
	shl.b32 	%r1292, %r1291, 29;
	or.b32  	%r1293, %r1284, 1;
	add.s32 	%r1294, %r1293, %r1292;
	mul.wide.s32 	%rd228, %r1294, 4;
	add.s64 	%rd229, %rd2, %rd228;
	ld.global.v4.u32 	{%r1295, %r1296, %r1297, %r1298}, [%rd229+-4];
	or.b32  	%r1299, %r34, %r1145;
	shl.b32 	%r1300, %r1299, 13;
	add.s32 	%r1301, %r25, %r1300;
	shr.s32 	%r1302, %r1301, 31;
	shr.u32 	%r1303, %r1302, 3;
	add.s32 	%r1304, %r1301, %r1303;
	shr.s32 	%r1305, %r1304, 29;
	setp.lt.s32 	%p166, %r1301, 0;
	and.b32  	%r1306, %r1304, -536870912;
	setp.ne.s32 	%p167, %r1306, %r1301;
	and.pred  	%p168, %p166, %p167;
	selp.u32 	%r1307, 1, 0, %p168;
	sub.s32 	%r1308, %r1307, %r1305;
	shl.b32 	%r1309, %r1308, 29;
	or.b32  	%r1310, %r1301, 1;
	add.s32 	%r1311, %r1310, %r1309;
	mul.wide.s32 	%rd230, %r1311, 4;
	add.s64 	%rd231, %rd2, %rd230;
	ld.global.v4.u32 	{%r1312, %r1313, %r1314, %r1315}, [%rd231+-4];
	or.b32  	%r1316, %r35, %r1145;
	shl.b32 	%r1317, %r1316, 13;
	add.s32 	%r1318, %r25, %r1317;
	shr.s32 	%r1319, %r1318, 31;
	shr.u32 	%r1320, %r1319, 3;
	add.s32 	%r1321, %r1318, %r1320;
	shr.s32 	%r1322, %r1321, 29;
	setp.lt.s32 	%p169, %r1318, 0;
	and.b32  	%r1323, %r1321, -536870912;
	setp.ne.s32 	%p170, %r1323, %r1318;
	and.pred  	%p171, %p169, %p170;
	selp.u32 	%r1324, 1, 0, %p171;
	sub.s32 	%r1325, %r1324, %r1322;
	shl.b32 	%r1326, %r1325, 29;
	or.b32  	%r1327, %r1318, 1;
	add.s32 	%r1328, %r1327, %r1326;
	mul.wide.s32 	%rd232, %r1328, 4;
	add.s64 	%rd233, %rd2, %rd232;
	ld.global.v4.u32 	{%r1329, %r1330, %r1331, %r1332}, [%rd233+-4];
	or.b32  	%r1333, %r36, %r1145;
	shl.b32 	%r1334, %r1333, 13;
	add.s32 	%r1335, %r25, %r1334;
	shr.s32 	%r1336, %r1335, 31;
	shr.u32 	%r1337, %r1336, 3;
	add.s32 	%r1338, %r1335, %r1337;
	shr.s32 	%r1339, %r1338, 29;
	setp.lt.s32 	%p172, %r1335, 0;
	and.b32  	%r1340, %r1338, -536870912;
	setp.ne.s32 	%p173, %r1340, %r1335;
	and.pred  	%p174, %p172, %p173;
	selp.u32 	%r1341, 1, 0, %p174;
	sub.s32 	%r1342, %r1341, %r1339;
	shl.b32 	%r1343, %r1342, 29;
	or.b32  	%r1344, %r1335, 1;
	add.s32 	%r1345, %r1344, %r1343;
	mul.wide.s32 	%rd234, %r1345, 4;
	add.s64 	%rd235, %rd2, %rd234;
	ld.global.v4.u32 	{%r1346, %r1347, %r1348, %r1349}, [%rd235+-4];
	or.b32  	%r1350, %r37, %r1145;
	shl.b32 	%r1351, %r1350, 13;
	add.s32 	%r1352, %r25, %r1351;
	shr.s32 	%r1353, %r1352, 31;
	shr.u32 	%r1354, %r1353, 3;
	add.s32 	%r1355, %r1352, %r1354;
	shr.s32 	%r1356, %r1355, 29;
	setp.lt.s32 	%p175, %r1352, 0;
	and.b32  	%r1357, %r1355, -536870912;
	setp.ne.s32 	%p176, %r1357, %r1352;
	and.pred  	%p177, %p175, %p176;
	selp.u32 	%r1358, 1, 0, %p177;
	sub.s32 	%r1359, %r1358, %r1356;
	shl.b32 	%r1360, %r1359, 29;
	or.b32  	%r1361, %r1352, 1;
	add.s32 	%r1362, %r1361, %r1360;
	mul.wide.s32 	%rd236, %r1362, 4;
	add.s64 	%rd237, %rd2, %rd236;
	ld.global.v4.u32 	{%r1363, %r1364, %r1365, %r1366}, [%rd237+-4];
	or.b32  	%r1367, %r38, %r1145;
	shl.b32 	%r1368, %r1367, 13;
	add.s32 	%r1369, %r25, %r1368;
	shr.s32 	%r1370, %r1369, 31;
	shr.u32 	%r1371, %r1370, 3;
	add.s32 	%r1372, %r1369, %r1371;
	shr.s32 	%r1373, %r1372, 29;
	setp.lt.s32 	%p178, %r1369, 0;
	and.b32  	%r1374, %r1372, -536870912;
	setp.ne.s32 	%p179, %r1374, %r1369;
	and.pred  	%p180, %p178, %p179;
	selp.u32 	%r1375, 1, 0, %p180;
	sub.s32 	%r1376, %r1375, %r1373;
	shl.b32 	%r1377, %r1376, 29;
	or.b32  	%r1378, %r1369, 1;
	add.s32 	%r1379, %r1378, %r1377;
	mul.wide.s32 	%rd238, %r1379, 4;
	add.s64 	%rd239, %rd2, %rd238;
	ld.global.v4.u32 	{%r1380, %r1381, %r1382, %r1383}, [%rd239+-4];
	or.b32  	%r1384, %r39, %r1145;
	shl.b32 	%r1385, %r1384, 13;
	add.s32 	%r1386, %r25, %r1385;
	shr.s32 	%r1387, %r1386, 31;
	shr.u32 	%r1388, %r1387, 3;
	add.s32 	%r1389, %r1386, %r1388;
	shr.s32 	%r1390, %r1389, 29;
	setp.lt.s32 	%p181, %r1386, 0;
	and.b32  	%r1391, %r1389, -536870912;
	setp.ne.s32 	%p182, %r1391, %r1386;
	and.pred  	%p183, %p181, %p182;
	selp.u32 	%r1392, 1, 0, %p183;
	sub.s32 	%r1393, %r1392, %r1390;
	shl.b32 	%r1394, %r1393, 29;
	or.b32  	%r1395, %r1386, 1;
	add.s32 	%r1396, %r1395, %r1394;
	mul.wide.s32 	%rd240, %r1396, 4;
	add.s64 	%rd241, %rd2, %rd240;
	ld.global.v4.u32 	{%r1397, %r1398, %r1399, %r1400}, [%rd241+-4];
	or.b32  	%r1401, %r40, %r1145;
	shl.b32 	%r1402, %r1401, 13;
	add.s32 	%r1403, %r25, %r1402;
	shr.s32 	%r1404, %r1403, 31;
	shr.u32 	%r1405, %r1404, 3;
	add.s32 	%r1406, %r1403, %r1405;
	shr.s32 	%r1407, %r1406, 29;
	setp.lt.s32 	%p184, %r1403, 0;
	and.b32  	%r1408, %r1406, -536870912;
	setp.ne.s32 	%p185, %r1408, %r1403;
	and.pred  	%p186, %p184, %p185;
	selp.u32 	%r1409, 1, 0, %p186;
	sub.s32 	%r1410, %r1409, %r1407;
	shl.b32 	%r1411, %r1410, 29;
	or.b32  	%r1412, %r1403, 1;
	add.s32 	%r1413, %r1412, %r1411;
	mul.wide.s32 	%rd242, %r1413, 4;
	add.s64 	%rd243, %rd2, %rd242;
	ld.global.v4.u32 	{%r1414, %r1415, %r1416, %r1417}, [%rd243+-4];
	or.b32  	%r1418, %r41, %r1145;
	shl.b32 	%r1419, %r1418, 13;
	add.s32 	%r1420, %r25, %r1419;
	shr.s32 	%r1421, %r1420, 31;
	shr.u32 	%r1422, %r1421, 3;
	add.s32 	%r1423, %r1420, %r1422;
	shr.s32 	%r1424, %r1423, 29;
	setp.lt.s32 	%p187, %r1420, 0;
	and.b32  	%r1425, %r1423, -536870912;
	setp.ne.s32 	%p188, %r1425, %r1420;
	and.pred  	%p189, %p187, %p188;
	selp.u32 	%r1426, 1, 0, %p189;
	sub.s32 	%r1427, %r1426, %r1424;
	shl.b32 	%r1428, %r1427, 29;
	or.b32  	%r1429, %r1420, 1;
	add.s32 	%r1430, %r1429, %r1428;
	mul.wide.s32 	%rd244, %r1430, 4;
	add.s64 	%rd245, %rd2, %rd244;
	ld.global.v4.u32 	{%r1431, %r1432, %r1433, %r1434}, [%rd245+-4];
	or.b32  	%r1435, %r42, %r1145;
	shl.b32 	%r1436, %r1435, 13;
	add.s32 	%r1437, %r25, %r1436;
	shr.s32 	%r1438, %r1437, 31;
	shr.u32 	%r1439, %r1438, 3;
	add.s32 	%r1440, %r1437, %r1439;
	shr.s32 	%r1441, %r1440, 29;
	setp.lt.s32 	%p190, %r1437, 0;
	and.b32  	%r1442, %r1440, -536870912;
	setp.ne.s32 	%p191, %r1442, %r1437;
	and.pred  	%p192, %p190, %p191;
	selp.u32 	%r1443, 1, 0, %p192;
	sub.s32 	%r1444, %r1443, %r1441;
	shl.b32 	%r1445, %r1444, 29;
	or.b32  	%r1446, %r1437, 1;
	add.s32 	%r1447, %r1446, %r1445;
	mul.wide.s32 	%rd246, %r1447, 4;
	add.s64 	%rd247, %rd2, %rd246;
	ld.global.v4.u32 	{%r1448, %r1449, %r1450, %r1451}, [%rd247+-4];
	or.b32  	%r1452, %r43, %r1145;
	shl.b32 	%r1453, %r1452, 13;
	add.s32 	%r1454, %r25, %r1453;
	shr.s32 	%r1455, %r1454, 31;
	shr.u32 	%r1456, %r1455, 3;
	add.s32 	%r1457, %r1454, %r1456;
	shr.s32 	%r1458, %r1457, 29;
	setp.lt.s32 	%p193, %r1454, 0;
	and.b32  	%r1459, %r1457, -536870912;
	setp.ne.s32 	%p194, %r1459, %r1454;
	and.pred  	%p195, %p193, %p194;
	selp.u32 	%r1460, 1, 0, %p195;
	sub.s32 	%r1461, %r1460, %r1458;
	shl.b32 	%r1462, %r1461, 29;
	or.b32  	%r1463, %r1454, 1;
	add.s32 	%r1464, %r1463, %r1462;
	mul.wide.s32 	%rd248, %r1464, 4;
	add.s64 	%rd249, %rd2, %rd248;
	ld.global.v4.u32 	{%r1465, %r1466, %r1467, %r1468}, [%rd249+-4];
	or.b32  	%r1469, %r44, %r1145;
	shl.b32 	%r1470, %r1469, 13;
	add.s32 	%r1471, %r25, %r1470;
	shr.s32 	%r1472, %r1471, 31;
	shr.u32 	%r1473, %r1472, 3;
	add.s32 	%r1474, %r1471, %r1473;
	shr.s32 	%r1475, %r1474, 29;
	setp.lt.s32 	%p196, %r1471, 0;
	and.b32  	%r1476, %r1474, -536870912;
	setp.ne.s32 	%p197, %r1476, %r1471;
	and.pred  	%p198, %p196, %p197;
	selp.u32 	%r1477, 1, 0, %p198;
	sub.s32 	%r1478, %r1477, %r1475;
	shl.b32 	%r1479, %r1478, 29;
	or.b32  	%r1480, %r1471, 1;
	add.s32 	%r1481, %r1480, %r1479;
	mul.wide.s32 	%rd250, %r1481, 4;
	add.s64 	%rd251, %rd2, %rd250;
	ld.global.v4.u32 	{%r1482, %r1483, %r1484, %r1485}, [%rd251+-4];
	or.b32  	%r1486, %r45, %r1145;
	shl.b32 	%r1487, %r1486, 13;
	add.s32 	%r1488, %r25, %r1487;
	shr.s32 	%r1489, %r1488, 31;
	shr.u32 	%r1490, %r1489, 3;
	add.s32 	%r1491, %r1488, %r1490;
	shr.s32 	%r1492, %r1491, 29;
	setp.lt.s32 	%p199, %r1488, 0;
	and.b32  	%r1493, %r1491, -536870912;
	setp.ne.s32 	%p200, %r1493, %r1488;
	and.pred  	%p201, %p199, %p200;
	selp.u32 	%r1494, 1, 0, %p201;
	sub.s32 	%r1495, %r1494, %r1492;
	shl.b32 	%r1496, %r1495, 29;
	or.b32  	%r1497, %r1488, 1;
	add.s32 	%r1498, %r1497, %r1496;
	mul.wide.s32 	%rd252, %r1498, 4;
	add.s64 	%rd253, %rd2, %rd252;
	ld.global.v4.u32 	{%r1499, %r1500, %r1501, %r1502}, [%rd253+-4];
	or.b32  	%r1503, %r46, %r1145;
	shl.b32 	%r1504, %r1503, 13;
	add.s32 	%r1505, %r25, %r1504;
	shr.s32 	%r1506, %r1505, 31;
	shr.u32 	%r1507, %r1506, 3;
	add.s32 	%r1508, %r1505, %r1507;
	shr.s32 	%r1509, %r1508, 29;
	setp.lt.s32 	%p202, %r1505, 0;
	and.b32  	%r1510, %r1508, -536870912;
	setp.ne.s32 	%p203, %r1510, %r1505;
	and.pred  	%p204, %p202, %p203;
	selp.u32 	%r1511, 1, 0, %p204;
	sub.s32 	%r1512, %r1511, %r1509;
	shl.b32 	%r1513, %r1512, 29;
	or.b32  	%r1514, %r1505, 1;
	add.s32 	%r1515, %r1514, %r1513;
	mul.wide.s32 	%rd254, %r1515, 4;
	add.s64 	%rd255, %rd2, %rd254;
	ld.global.v4.u32 	{%r1516, %r1517, %r1518, %r1519}, [%rd255+-4];
	or.b32  	%r1520, %r47, %r1145;
	shl.b32 	%r1521, %r1520, 13;
	add.s32 	%r1522, %r25, %r1521;
	shr.s32 	%r1523, %r1522, 31;
	shr.u32 	%r1524, %r1523, 3;
	add.s32 	%r1525, %r1522, %r1524;
	shr.s32 	%r1526, %r1525, 29;
	setp.lt.s32 	%p205, %r1522, 0;
	and.b32  	%r1527, %r1525, -536870912;
	setp.ne.s32 	%p206, %r1527, %r1522;
	and.pred  	%p207, %p205, %p206;
	selp.u32 	%r1528, 1, 0, %p207;
	sub.s32 	%r1529, %r1528, %r1526;
	shl.b32 	%r1530, %r1529, 29;
	or.b32  	%r1531, %r1522, 1;
	add.s32 	%r1532, %r1531, %r1530;
	mul.wide.s32 	%rd256, %r1532, 4;
	add.s64 	%rd257, %rd2, %rd256;
	ld.global.v4.u32 	{%r1533, %r1534, %r1535, %r1536}, [%rd257+-4];
	or.b32  	%r1537, %r48, %r1145;
	shl.b32 	%r1538, %r1537, 13;
	add.s32 	%r1539, %r25, %r1538;
	shr.s32 	%r1540, %r1539, 31;
	shr.u32 	%r1541, %r1540, 3;
	add.s32 	%r1542, %r1539, %r1541;
	shr.s32 	%r1543, %r1542, 29;
	setp.lt.s32 	%p208, %r1539, 0;
	and.b32  	%r1544, %r1542, -536870912;
	setp.ne.s32 	%p209, %r1544, %r1539;
	and.pred  	%p210, %p208, %p209;
	selp.u32 	%r1545, 1, 0, %p210;
	sub.s32 	%r1546, %r1545, %r1543;
	shl.b32 	%r1547, %r1546, 29;
	or.b32  	%r1548, %r1539, 1;
	add.s32 	%r1549, %r1548, %r1547;
	mul.wide.s32 	%rd258, %r1549, 4;
	add.s64 	%rd259, %rd2, %rd258;
	ld.global.v4.u32 	{%r1550, %r1551, %r1552, %r1553}, [%rd259+-4];
	or.b32  	%r1554, %r49, %r1145;
	shl.b32 	%r1555, %r1554, 13;
	add.s32 	%r1556, %r25, %r1555;
	shr.s32 	%r1557, %r1556, 31;
	shr.u32 	%r1558, %r1557, 3;
	add.s32 	%r1559, %r1556, %r1558;
	shr.s32 	%r1560, %r1559, 29;
	setp.lt.s32 	%p211, %r1556, 0;
	and.b32  	%r1561, %r1559, -536870912;
	setp.ne.s32 	%p212, %r1561, %r1556;
	and.pred  	%p213, %p211, %p212;
	selp.u32 	%r1562, 1, 0, %p213;
	sub.s32 	%r1563, %r1562, %r1560;
	shl.b32 	%r1564, %r1563, 29;
	or.b32  	%r1565, %r1556, 1;
	add.s32 	%r1566, %r1565, %r1564;
	mul.wide.s32 	%rd260, %r1566, 4;
	add.s64 	%rd261, %rd2, %rd260;
	ld.global.v4.u32 	{%r1567, %r1568, %r1569, %r1570}, [%rd261+-4];
	or.b32  	%r1571, %r50, %r1145;
	shl.b32 	%r1572, %r1571, 13;
	add.s32 	%r1573, %r25, %r1572;
	shr.s32 	%r1574, %r1573, 31;
	shr.u32 	%r1575, %r1574, 3;
	add.s32 	%r1576, %r1573, %r1575;
	shr.s32 	%r1577, %r1576, 29;
	setp.lt.s32 	%p214, %r1573, 0;
	and.b32  	%r1578, %r1576, -536870912;
	setp.ne.s32 	%p215, %r1578, %r1573;
	and.pred  	%p216, %p214, %p215;
	selp.u32 	%r1579, 1, 0, %p216;
	sub.s32 	%r1580, %r1579, %r1577;
	shl.b32 	%r1581, %r1580, 29;
	or.b32  	%r1582, %r1573, 1;
	add.s32 	%r1583, %r1582, %r1581;
	mul.wide.s32 	%rd262, %r1583, 4;
	add.s64 	%rd263, %rd2, %rd262;
	ld.global.v4.u32 	{%r1584, %r1585, %r1586, %r1587}, [%rd263+-4];
	or.b32  	%r1588, %r51, %r1145;
	shl.b32 	%r1589, %r1588, 13;
	add.s32 	%r1590, %r25, %r1589;
	shr.s32 	%r1591, %r1590, 31;
	shr.u32 	%r1592, %r1591, 3;
	add.s32 	%r1593, %r1590, %r1592;
	shr.s32 	%r1594, %r1593, 29;
	setp.lt.s32 	%p217, %r1590, 0;
	and.b32  	%r1595, %r1593, -536870912;
	setp.ne.s32 	%p218, %r1595, %r1590;
	and.pred  	%p219, %p217, %p218;
	selp.u32 	%r1596, 1, 0, %p219;
	sub.s32 	%r1597, %r1596, %r1594;
	shl.b32 	%r1598, %r1597, 29;
	or.b32  	%r1599, %r1590, 1;
	add.s32 	%r1600, %r1599, %r1598;
	mul.wide.s32 	%rd264, %r1600, 4;
	add.s64 	%rd265, %rd2, %rd264;
	ld.global.v4.u32 	{%r1601, %r1602, %r1603, %r1604}, [%rd265+-4];
	or.b32  	%r1605, %r52, %r1145;
	shl.b32 	%r1606, %r1605, 13;
	add.s32 	%r1607, %r25, %r1606;
	shr.s32 	%r1608, %r1607, 31;
	shr.u32 	%r1609, %r1608, 3;
	add.s32 	%r1610, %r1607, %r1609;
	shr.s32 	%r1611, %r1610, 29;
	setp.lt.s32 	%p220, %r1607, 0;
	and.b32  	%r1612, %r1610, -536870912;
	setp.ne.s32 	%p221, %r1612, %r1607;
	and.pred  	%p222, %p220, %p221;
	selp.u32 	%r1613, 1, 0, %p222;
	sub.s32 	%r1614, %r1613, %r1611;
	shl.b32 	%r1615, %r1614, 29;
	or.b32  	%r1616, %r1607, 1;
	add.s32 	%r1617, %r1616, %r1615;
	mul.wide.s32 	%rd266, %r1617, 4;
	add.s64 	%rd267, %rd2, %rd266;
	ld.global.v4.u32 	{%r1618, %r1619, %r1620, %r1621}, [%rd267+-4];
	or.b32  	%r1622, %r53, %r1145;
	shl.b32 	%r1623, %r1622, 13;
	add.s32 	%r1624, %r25, %r1623;
	shr.s32 	%r1625, %r1624, 31;
	shr.u32 	%r1626, %r1625, 3;
	add.s32 	%r1627, %r1624, %r1626;
	shr.s32 	%r1628, %r1627, 29;
	setp.lt.s32 	%p223, %r1624, 0;
	and.b32  	%r1629, %r1627, -536870912;
	setp.ne.s32 	%p224, %r1629, %r1624;
	and.pred  	%p225, %p223, %p224;
	selp.u32 	%r1630, 1, 0, %p225;
	sub.s32 	%r1631, %r1630, %r1628;
	shl.b32 	%r1632, %r1631, 29;
	or.b32  	%r1633, %r1624, 1;
	add.s32 	%r1634, %r1633, %r1632;
	mul.wide.s32 	%rd268, %r1634, 4;
	add.s64 	%rd269, %rd2, %rd268;
	ld.global.v4.u32 	{%r1635, %r1636, %r1637, %r1638}, [%rd269+-4];
	or.b32  	%r1639, %r54, %r1145;
	shl.b32 	%r1640, %r1639, 13;
	add.s32 	%r1641, %r25, %r1640;
	shr.s32 	%r1642, %r1641, 31;
	shr.u32 	%r1643, %r1642, 3;
	add.s32 	%r1644, %r1641, %r1643;
	shr.s32 	%r1645, %r1644, 29;
	setp.lt.s32 	%p226, %r1641, 0;
	and.b32  	%r1646, %r1644, -536870912;
	setp.ne.s32 	%p227, %r1646, %r1641;
	and.pred  	%p228, %p226, %p227;
	selp.u32 	%r1647, 1, 0, %p228;
	sub.s32 	%r1648, %r1647, %r1645;
	shl.b32 	%r1649, %r1648, 29;
	or.b32  	%r1650, %r1641, 1;
	add.s32 	%r1651, %r1650, %r1649;
	mul.wide.s32 	%rd270, %r1651, 4;
	add.s64 	%rd271, %rd2, %rd270;
	ld.global.v4.u32 	{%r1652, %r1653, %r1654, %r1655}, [%rd271+-4];
	or.b32  	%r1656, %r55, %r1145;
	shl.b32 	%r1657, %r1656, 13;
	add.s32 	%r1658, %r25, %r1657;
	shr.s32 	%r1659, %r1658, 31;
	shr.u32 	%r1660, %r1659, 3;
	add.s32 	%r1661, %r1658, %r1660;
	shr.s32 	%r1662, %r1661, 29;
	setp.lt.s32 	%p229, %r1658, 0;
	and.b32  	%r1663, %r1661, -536870912;
	setp.ne.s32 	%p230, %r1663, %r1658;
	and.pred  	%p231, %p229, %p230;
	selp.u32 	%r1664, 1, 0, %p231;
	sub.s32 	%r1665, %r1664, %r1662;
	shl.b32 	%r1666, %r1665, 29;
	or.b32  	%r1667, %r1658, 1;
	add.s32 	%r1668, %r1667, %r1666;
	mul.wide.s32 	%rd272, %r1668, 4;
	add.s64 	%rd273, %rd2, %rd272;
	ld.global.v4.u32 	{%r1669, %r1670, %r1671, %r1672}, [%rd273+-4];
	or.b32  	%r1673, %r56, %r1145;
	shl.b32 	%r1674, %r1673, 13;
	add.s32 	%r1675, %r25, %r1674;
	shr.s32 	%r1676, %r1675, 31;
	shr.u32 	%r1677, %r1676, 3;
	add.s32 	%r1678, %r1675, %r1677;
	shr.s32 	%r1679, %r1678, 29;
	setp.lt.s32 	%p232, %r1675, 0;
	and.b32  	%r1680, %r1678, -536870912;
	setp.ne.s32 	%p233, %r1680, %r1675;
	and.pred  	%p234, %p232, %p233;
	selp.u32 	%r1681, 1, 0, %p234;
	sub.s32 	%r1682, %r1681, %r1679;
	shl.b32 	%r1683, %r1682, 29;
	or.b32  	%r1684, %r1675, 1;
	add.s32 	%r1685, %r1684, %r1683;
	mul.wide.s32 	%rd274, %r1685, 4;
	add.s64 	%rd275, %rd2, %rd274;
	ld.global.v4.u32 	{%r1686, %r1687, %r1688, %r1689}, [%rd275+-4];
	selp.b32 	%r1690, %r1161, %r1159, %p138;
	shfl.sync.bfly.b32	%r1691, %r1690, 8, 31, -1;
	selp.b32 	%r634, %r1159, %r1691, %p138;
	selp.b32 	%r635, %r1691, %r1161, %p138;
	selp.b32 	%r1692, %r1162, %r1160, %p138;
	shfl.sync.bfly.b32	%r1693, %r1692, 8, 31, -1;
	selp.b32 	%r642, %r1160, %r1693, %p138;
	selp.b32 	%r643, %r1693, %r1162, %p138;
	selp.b32 	%r1694, %r1178, %r1176, %p138;
	shfl.sync.bfly.b32	%r1695, %r1694, 8, 31, -1;
	selp.b32 	%r650, %r1176, %r1695, %p138;
	selp.b32 	%r651, %r1695, %r1178, %p138;
	selp.b32 	%r1696, %r1179, %r1177, %p138;
	shfl.sync.bfly.b32	%r1697, %r1696, 8, 31, -1;
	selp.b32 	%r658, %r1177, %r1697, %p138;
	selp.b32 	%r659, %r1697, %r1179, %p138;
	selp.b32 	%r1698, %r1195, %r1193, %p138;
	shfl.sync.bfly.b32	%r1699, %r1698, 8, 31, -1;
	selp.b32 	%r666, %r1193, %r1699, %p138;
	selp.b32 	%r667, %r1699, %r1195, %p138;
	selp.b32 	%r1700, %r1196, %r1194, %p138;
	shfl.sync.bfly.b32	%r1701, %r1700, 8, 31, -1;
	selp.b32 	%r674, %r1194, %r1701, %p138;
	selp.b32 	%r675, %r1701, %r1196, %p138;
	selp.b32 	%r1702, %r1212, %r1210, %p138;
	shfl.sync.bfly.b32	%r1703, %r1702, 8, 31, -1;
	selp.b32 	%r682, %r1210, %r1703, %p138;
	selp.b32 	%r683, %r1703, %r1212, %p138;
	selp.b32 	%r1704, %r1213, %r1211, %p138;
	shfl.sync.bfly.b32	%r1705, %r1704, 8, 31, -1;
	selp.b32 	%r690, %r1211, %r1705, %p138;
	selp.b32 	%r691, %r1705, %r1213, %p138;
	selp.b32 	%r1706, %r1229, %r1227, %p138;
	shfl.sync.bfly.b32	%r1707, %r1706, 8, 31, -1;
	selp.b32 	%r698, %r1227, %r1707, %p138;
	selp.b32 	%r699, %r1707, %r1229, %p138;
	selp.b32 	%r1708, %r1230, %r1228, %p138;
	shfl.sync.bfly.b32	%r1709, %r1708, 8, 31, -1;
	selp.b32 	%r706, %r1228, %r1709, %p138;
	selp.b32 	%r707, %r1709, %r1230, %p138;
	selp.b32 	%r1710, %r1246, %r1244, %p138;
	shfl.sync.bfly.b32	%r1711, %r1710, 8, 31, -1;
	selp.b32 	%r714, %r1244, %r1711, %p138;
	selp.b32 	%r715, %r1711, %r1246, %p138;
	selp.b32 	%r1712, %r1247, %r1245, %p138;
	shfl.sync.bfly.b32	%r1713, %r1712, 8, 31, -1;
	selp.b32 	%r722, %r1245, %r1713, %p138;
	selp.b32 	%r723, %r1713, %r1247, %p138;
	selp.b32 	%r1714, %r1263, %r1261, %p138;
	shfl.sync.bfly.b32	%r1715, %r1714, 8, 31, -1;
	selp.b32 	%r730, %r1261, %r1715, %p138;
	selp.b32 	%r731, %r1715, %r1263, %p138;
	selp.b32 	%r1716, %r1264, %r1262, %p138;
	shfl.sync.bfly.b32	%r1717, %r1716, 8, 31, -1;
	selp.b32 	%r738, %r1262, %r1717, %p138;
	selp.b32 	%r739, %r1717, %r1264, %p138;
	selp.b32 	%r1718, %r1280, %r1278, %p138;
	shfl.sync.bfly.b32	%r1719, %r1718, 8, 31, -1;
	selp.b32 	%r746, %r1278, %r1719, %p138;
	selp.b32 	%r747, %r1719, %r1280, %p138;
	selp.b32 	%r1720, %r1281, %r1279, %p138;
	shfl.sync.bfly.b32	%r1721, %r1720, 8, 31, -1;
	selp.b32 	%r754, %r1279, %r1721, %p138;
	selp.b32 	%r755, %r1721, %r1281, %p138;
	selp.b32 	%r1722, %r1297, %r1295, %p138;
	shfl.sync.bfly.b32	%r1723, %r1722, 8, 31, -1;
	selp.b32 	%r762, %r1295, %r1723, %p138;
	selp.b32 	%r763, %r1723, %r1297, %p138;
	selp.b32 	%r1724, %r1298, %r1296, %p138;
	shfl.sync.bfly.b32	%r1725, %r1724, 8, 31, -1;
	selp.b32 	%r770, %r1296, %r1725, %p138;
	selp.b32 	%r771, %r1725, %r1298, %p138;
	selp.b32 	%r1726, %r1314, %r1312, %p138;
	shfl.sync.bfly.b32	%r1727, %r1726, 8, 31, -1;
	selp.b32 	%r778, %r1312, %r1727, %p138;
	selp.b32 	%r779, %r1727, %r1314, %p138;
	selp.b32 	%r1728, %r1315, %r1313, %p138;
	shfl.sync.bfly.b32	%r1729, %r1728, 8, 31, -1;
	selp.b32 	%r786, %r1313, %r1729, %p138;
	selp.b32 	%r787, %r1729, %r1315, %p138;
	selp.b32 	%r1730, %r1331, %r1329, %p138;
	shfl.sync.bfly.b32	%r1731, %r1730, 8, 31, -1;
	selp.b32 	%r794, %r1329, %r1731, %p138;
	selp.b32 	%r795, %r1731, %r1331, %p138;
	selp.b32 	%r1732, %r1332, %r1330, %p138;
	shfl.sync.bfly.b32	%r1733, %r1732, 8, 31, -1;
	selp.b32 	%r802, %r1330, %r1733, %p138;
	selp.b32 	%r803, %r1733, %r1332, %p138;
	selp.b32 	%r1734, %r1348, %r1346, %p138;
	shfl.sync.bfly.b32	%r1735, %r1734, 8, 31, -1;
	selp.b32 	%r810, %r1346, %r1735, %p138;
	selp.b32 	%r811, %r1735, %r1348, %p138;
	selp.b32 	%r1736, %r1349, %r1347, %p138;
	shfl.sync.bfly.b32	%r1737, %r1736, 8, 31, -1;
	selp.b32 	%r818, %r1347, %r1737, %p138;
	selp.b32 	%r819, %r1737, %r1349, %p138;
	selp.b32 	%r1738, %r1365, %r1363, %p138;
	shfl.sync.bfly.b32	%r1739, %r1738, 8, 31, -1;
	selp.b32 	%r826, %r1363, %r1739, %p138;
	selp.b32 	%r827, %r1739, %r1365, %p138;
	selp.b32 	%r1740, %r1366, %r1364, %p138;
	shfl.sync.bfly.b32	%r1741, %r1740, 8, 31, -1;
	selp.b32 	%r834, %r1364, %r1741, %p138;
	selp.b32 	%r835, %r1741, %r1366, %p138;
	selp.b32 	%r1742, %r1382, %r1380, %p138;
	shfl.sync.bfly.b32	%r1743, %r1742, 8, 31, -1;
	selp.b32 	%r842, %r1380, %r1743, %p138;
	selp.b32 	%r843, %r1743, %r1382, %p138;
	selp.b32 	%r1744, %r1383, %r1381, %p138;
	shfl.sync.bfly.b32	%r1745, %r1744, 8, 31, -1;
	selp.b32 	%r850, %r1381, %r1745, %p138;
	selp.b32 	%r851, %r1745, %r1383, %p138;
	selp.b32 	%r1746, %r1399, %r1397, %p138;
	shfl.sync.bfly.b32	%r1747, %r1746, 8, 31, -1;
	selp.b32 	%r858, %r1397, %r1747, %p138;
	selp.b32 	%r859, %r1747, %r1399, %p138;
	selp.b32 	%r1748, %r1400, %r1398, %p138;
	shfl.sync.bfly.b32	%r1749, %r1748, 8, 31, -1;
	selp.b32 	%r866, %r1398, %r1749, %p138;
	selp.b32 	%r867, %r1749, %r1400, %p138;
	selp.b32 	%r1750, %r1416, %r1414, %p138;
	shfl.sync.bfly.b32	%r1751, %r1750, 8, 31, -1;
	selp.b32 	%r874, %r1414, %r1751, %p138;
	selp.b32 	%r875, %r1751, %r1416, %p138;
	selp.b32 	%r1752, %r1417, %r1415, %p138;
	shfl.sync.bfly.b32	%r1753, %r1752, 8, 31, -1;
	selp.b32 	%r882, %r1415, %r1753, %p138;
	selp.b32 	%r883, %r1753, %r1417, %p138;
	selp.b32 	%r1754, %r1433, %r1431, %p138;
	shfl.sync.bfly.b32	%r1755, %r1754, 8, 31, -1;
	selp.b32 	%r890, %r1431, %r1755, %p138;
	selp.b32 	%r891, %r1755, %r1433, %p138;
	selp.b32 	%r1756, %r1434, %r1432, %p138;
	shfl.sync.bfly.b32	%r1757, %r1756, 8, 31, -1;
	selp.b32 	%r898, %r1432, %r1757, %p138;
	selp.b32 	%r899, %r1757, %r1434, %p138;
	selp.b32 	%r1758, %r1450, %r1448, %p138;
	shfl.sync.bfly.b32	%r1759, %r1758, 8, 31, -1;
	selp.b32 	%r906, %r1448, %r1759, %p138;
	selp.b32 	%r907, %r1759, %r1450, %p138;
	selp.b32 	%r1760, %r1451, %r1449, %p138;
	shfl.sync.bfly.b32	%r1761, %r1760, 8, 31, -1;
	selp.b32 	%r914, %r1449, %r1761, %p138;
	selp.b32 	%r915, %r1761, %r1451, %p138;
	selp.b32 	%r1762, %r1467, %r1465, %p138;
	shfl.sync.bfly.b32	%r1763, %r1762, 8, 31, -1;
	selp.b32 	%r922, %r1465, %r1763, %p138;
	selp.b32 	%r923, %r1763, %r1467, %p138;
	selp.b32 	%r1764, %r1468, %r1466, %p138;
	shfl.sync.bfly.b32	%r1765, %r1764, 8, 31, -1;
	selp.b32 	%r930, %r1466, %r1765, %p138;
	selp.b32 	%r931, %r1765, %r1468, %p138;
	selp.b32 	%r1766, %r1484, %r1482, %p138;
	shfl.sync.bfly.b32	%r1767, %r1766, 8, 31, -1;
	selp.b32 	%r938, %r1482, %r1767, %p138;
	selp.b32 	%r939, %r1767, %r1484, %p138;
	selp.b32 	%r1768, %r1485, %r1483, %p138;
	shfl.sync.bfly.b32	%r1769, %r1768, 8, 31, -1;
	selp.b32 	%r946, %r1483, %r1769, %p138;
	selp.b32 	%r947, %r1769, %r1485, %p138;
	selp.b32 	%r1770, %r1501, %r1499, %p138;
	shfl.sync.bfly.b32	%r1771, %r1770, 8, 31, -1;
	selp.b32 	%r954, %r1499, %r1771, %p138;
	selp.b32 	%r955, %r1771, %r1501, %p138;
	selp.b32 	%r1772, %r1502, %r1500, %p138;
	shfl.sync.bfly.b32	%r1773, %r1772, 8, 31, -1;
	selp.b32 	%r962, %r1500, %r1773, %p138;
	selp.b32 	%r963, %r1773, %r1502, %p138;
	selp.b32 	%r1774, %r1518, %r1516, %p138;
	shfl.sync.bfly.b32	%r1775, %r1774, 8, 31, -1;
	selp.b32 	%r970, %r1516, %r1775, %p138;
	selp.b32 	%r971, %r1775, %r1518, %p138;
	selp.b32 	%r1776, %r1519, %r1517, %p138;
	shfl.sync.bfly.b32	%r1777, %r1776, 8, 31, -1;
	selp.b32 	%r978, %r1517, %r1777, %p138;
	selp.b32 	%r979, %r1777, %r1519, %p138;
	selp.b32 	%r1778, %r1535, %r1533, %p138;
	shfl.sync.bfly.b32	%r1779, %r1778, 8, 31, -1;
	selp.b32 	%r986, %r1533, %r1779, %p138;
	selp.b32 	%r987, %r1779, %r1535, %p138;
	selp.b32 	%r1780, %r1536, %r1534, %p138;
	shfl.sync.bfly.b32	%r1781, %r1780, 8, 31, -1;
	selp.b32 	%r994, %r1534, %r1781, %p138;
	selp.b32 	%r995, %r1781, %r1536, %p138;
	selp.b32 	%r1782, %r1552, %r1550, %p138;
	shfl.sync.bfly.b32	%r1783, %r1782, 8, 31, -1;
	selp.b32 	%r1002, %r1550, %r1783, %p138;
	selp.b32 	%r1003, %r1783, %r1552, %p138;
	selp.b32 	%r1784, %r1553, %r1551, %p138;
	shfl.sync.bfly.b32	%r1785, %r1784, 8, 31, -1;
	selp.b32 	%r1010, %r1551, %r1785, %p138;
	selp.b32 	%r1011, %r1785, %r1553, %p138;
	selp.b32 	%r1786, %r1569, %r1567, %p138;
	shfl.sync.bfly.b32	%r1787, %r1786, 8, 31, -1;
	selp.b32 	%r1018, %r1567, %r1787, %p138;
	selp.b32 	%r1019, %r1787, %r1569, %p138;
	selp.b32 	%r1788, %r1570, %r1568, %p138;
	shfl.sync.bfly.b32	%r1789, %r1788, 8, 31, -1;
	selp.b32 	%r1026, %r1568, %r1789, %p138;
	selp.b32 	%r1027, %r1789, %r1570, %p138;
	selp.b32 	%r1790, %r1586, %r1584, %p138;
	shfl.sync.bfly.b32	%r1791, %r1790, 8, 31, -1;
	selp.b32 	%r1034, %r1584, %r1791, %p138;
	selp.b32 	%r1035, %r1791, %r1586, %p138;
	selp.b32 	%r1792, %r1587, %r1585, %p138;
	shfl.sync.bfly.b32	%r1793, %r1792, 8, 31, -1;
	selp.b32 	%r1042, %r1585, %r1793, %p138;
	selp.b32 	%r1043, %r1793, %r1587, %p138;
	selp.b32 	%r1794, %r1603, %r1601, %p138;
	shfl.sync.bfly.b32	%r1795, %r1794, 8, 31, -1;
	selp.b32 	%r1050, %r1601, %r1795, %p138;
	selp.b32 	%r1051, %r1795, %r1603, %p138;
	selp.b32 	%r1796, %r1604, %r1602, %p138;
	shfl.sync.bfly.b32	%r1797, %r1796, 8, 31, -1;
	selp.b32 	%r1058, %r1602, %r1797, %p138;
	selp.b32 	%r1059, %r1797, %r1604, %p138;
	selp.b32 	%r1798, %r1620, %r1618, %p138;
	shfl.sync.bfly.b32	%r1799, %r1798, 8, 31, -1;
	selp.b32 	%r1066, %r1618, %r1799, %p138;
	selp.b32 	%r1067, %r1799, %r1620, %p138;
	selp.b32 	%r1800, %r1621, %r1619, %p138;
	shfl.sync.bfly.b32	%r1801, %r1800, 8, 31, -1;
	selp.b32 	%r1074, %r1619, %r1801, %p138;
	selp.b32 	%r1075, %r1801, %r1621, %p138;
	selp.b32 	%r1802, %r1637, %r1635, %p138;
	shfl.sync.bfly.b32	%r1803, %r1802, 8, 31, -1;
	selp.b32 	%r1082, %r1635, %r1803, %p138;
	selp.b32 	%r1083, %r1803, %r1637, %p138;
	selp.b32 	%r1804, %r1638, %r1636, %p138;
	shfl.sync.bfly.b32	%r1805, %r1804, 8, 31, -1;
	selp.b32 	%r1090, %r1636, %r1805, %p138;
	selp.b32 	%r1091, %r1805, %r1638, %p138;
	selp.b32 	%r1806, %r1654, %r1652, %p138;
	shfl.sync.bfly.b32	%r1807, %r1806, 8, 31, -1;
	selp.b32 	%r1098, %r1652, %r1807, %p138;
	selp.b32 	%r1099, %r1807, %r1654, %p138;
	selp.b32 	%r1808, %r1655, %r1653, %p138;
	shfl.sync.bfly.b32	%r1809, %r1808, 8, 31, -1;
	selp.b32 	%r1106, %r1653, %r1809, %p138;
	selp.b32 	%r1107, %r1809, %r1655, %p138;
	selp.b32 	%r1810, %r1671, %r1669, %p138;
	shfl.sync.bfly.b32	%r1811, %r1810, 8, 31, -1;
	selp.b32 	%r1114, %r1669, %r1811, %p138;
	selp.b32 	%r1115, %r1811, %r1671, %p138;
	selp.b32 	%r1812, %r1672, %r1670, %p138;
	shfl.sync.bfly.b32	%r1813, %r1812, 8, 31, -1;
	selp.b32 	%r1122, %r1670, %r1813, %p138;
	selp.b32 	%r1123, %r1813, %r1672, %p138;
	selp.b32 	%r1814, %r1688, %r1686, %p138;
	shfl.sync.bfly.b32	%r1815, %r1814, 8, 31, -1;
	selp.b32 	%r1130, %r1686, %r1815, %p138;
	selp.b32 	%r1131, %r1815, %r1688, %p138;
	selp.b32 	%r1816, %r1689, %r1687, %p138;
	shfl.sync.bfly.b32	%r1817, %r1816, 8, 31, -1;
	selp.b32 	%r1138, %r1687, %r1817, %p138;
	selp.b32 	%r1139, %r1817, %r1689, %p138;
	mov.u32 	%r1140, 21520;
	// begin inline asm
	prmt.b32 %r633, %r634, %r635, %r1140;
	// end inline asm
	mov.u32 	%r1144, 30258;
	// begin inline asm
	prmt.b32 %r637, %r634, %r635, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r641, %r642, %r643, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r645, %r642, %r643, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r649, %r650, %r651, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r653, %r650, %r651, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r657, %r658, %r659, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r661, %r658, %r659, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r666, %r667, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r666, %r667, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r674, %r675, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r677, %r674, %r675, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r682, %r683, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r685, %r682, %r683, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r690, %r691, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r693, %r690, %r691, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r697, %r698, %r699, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r698, %r699, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r705, %r706, %r707, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r706, %r707, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r713, %r714, %r715, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r717, %r714, %r715, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r721, %r722, %r723, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r725, %r722, %r723, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r729, %r730, %r731, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r733, %r730, %r731, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r737, %r738, %r739, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r741, %r738, %r739, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r745, %r746, %r747, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r749, %r746, %r747, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r753, %r754, %r755, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r757, %r754, %r755, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r761, %r762, %r763, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r765, %r762, %r763, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r769, %r770, %r771, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r773, %r770, %r771, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r777, %r778, %r779, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r781, %r778, %r779, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r785, %r786, %r787, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r786, %r787, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r793, %r794, %r795, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r797, %r794, %r795, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r801, %r802, %r803, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r805, %r802, %r803, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r809, %r810, %r811, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r813, %r810, %r811, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r817, %r818, %r819, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r821, %r818, %r819, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r825, %r826, %r827, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r829, %r826, %r827, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r833, %r834, %r835, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r837, %r834, %r835, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r841, %r842, %r843, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r845, %r842, %r843, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r849, %r850, %r851, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r853, %r850, %r851, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r857, %r858, %r859, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r861, %r858, %r859, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r865, %r866, %r867, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r869, %r866, %r867, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r873, %r874, %r875, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r877, %r874, %r875, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r881, %r882, %r883, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r885, %r882, %r883, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r889, %r890, %r891, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r893, %r890, %r891, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r897, %r898, %r899, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r901, %r898, %r899, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r905, %r906, %r907, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r909, %r906, %r907, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r913, %r914, %r915, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r917, %r914, %r915, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r921, %r922, %r923, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r925, %r922, %r923, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r929, %r930, %r931, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r933, %r930, %r931, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r937, %r938, %r939, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r941, %r938, %r939, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r945, %r946, %r947, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r949, %r946, %r947, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r953, %r954, %r955, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r957, %r954, %r955, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r961, %r962, %r963, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r965, %r962, %r963, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r969, %r970, %r971, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r973, %r970, %r971, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r977, %r978, %r979, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r981, %r978, %r979, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r985, %r986, %r987, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r989, %r986, %r987, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r993, %r994, %r995, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r997, %r994, %r995, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1001, %r1002, %r1003, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1005, %r1002, %r1003, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1009, %r1010, %r1011, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1013, %r1010, %r1011, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1017, %r1018, %r1019, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1021, %r1018, %r1019, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1025, %r1026, %r1027, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1029, %r1026, %r1027, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1033, %r1034, %r1035, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1037, %r1034, %r1035, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1041, %r1042, %r1043, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1045, %r1042, %r1043, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1049, %r1050, %r1051, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1053, %r1050, %r1051, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1057, %r1058, %r1059, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1061, %r1058, %r1059, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1065, %r1066, %r1067, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1069, %r1066, %r1067, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1073, %r1074, %r1075, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1077, %r1074, %r1075, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1081, %r1082, %r1083, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1085, %r1082, %r1083, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1089, %r1090, %r1091, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1093, %r1090, %r1091, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1097, %r1098, %r1099, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1101, %r1098, %r1099, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1105, %r1106, %r1107, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1109, %r1106, %r1107, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1113, %r1114, %r1115, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1117, %r1114, %r1115, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1121, %r1122, %r1123, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1125, %r1122, %r1123, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1129, %r1130, %r1131, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1133, %r1130, %r1131, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1137, %r1138, %r1139, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1141, %r1138, %r1139, %r1144;
	// end inline asm
	or.b32  	%r95, %r58, %r94;
	st.shared.u32 	[%rd7], %r633;
	st.shared.u32 	[%rd8+128], %r637;
	st.shared.u32 	[%rd8+4], %r641;
	st.shared.u32 	[%rd8+132], %r645;
	or.b32  	%r96, %r59, %r94;
	st.shared.u32 	[%rd9], %r649;
	st.shared.u32 	[%rd10+128], %r653;
	st.shared.u32 	[%rd10+4], %r657;
	st.shared.u32 	[%rd10+132], %r661;
	or.b32  	%r97, %r60, %r94;
	st.shared.u32 	[%rd11], %r665;
	st.shared.u32 	[%rd12+128], %r669;
	st.shared.u32 	[%rd12+4], %r673;
	st.shared.u32 	[%rd12+132], %r677;
	or.b32  	%r98, %r61, %r94;
	st.shared.u32 	[%rd13], %r681;
	st.shared.u32 	[%rd14+128], %r685;
	st.shared.u32 	[%rd14+4], %r689;
	st.shared.u32 	[%rd14+132], %r693;
	or.b32  	%r99, %r62, %r94;
	st.shared.u32 	[%rd15], %r697;
	st.shared.u32 	[%rd16+128], %r701;
	st.shared.u32 	[%rd16+4], %r705;
	st.shared.u32 	[%rd16+132], %r709;
	or.b32  	%r100, %r63, %r94;
	st.shared.u32 	[%rd17], %r713;
	st.shared.u32 	[%rd18+128], %r717;
	st.shared.u32 	[%rd18+4], %r721;
	st.shared.u32 	[%rd18+132], %r725;
	or.b32  	%r101, %r64, %r94;
	st.shared.u32 	[%rd19], %r729;
	st.shared.u32 	[%rd20+128], %r733;
	st.shared.u32 	[%rd20+4], %r737;
	st.shared.u32 	[%rd20+132], %r741;
	or.b32  	%r102, %r65, %r94;
	st.shared.u32 	[%rd21], %r745;
	st.shared.u32 	[%rd22+128], %r749;
	st.shared.u32 	[%rd22+4], %r753;
	st.shared.u32 	[%rd22+132], %r757;
	or.b32  	%r103, %r66, %r94;
	st.shared.u32 	[%rd23], %r761;
	st.shared.u32 	[%rd24+128], %r765;
	st.shared.u32 	[%rd24+4], %r769;
	st.shared.u32 	[%rd24+132], %r773;
	or.b32  	%r104, %r67, %r94;
	st.shared.u32 	[%rd25], %r777;
	st.shared.u32 	[%rd26+128], %r781;
	st.shared.u32 	[%rd26+4], %r785;
	st.shared.u32 	[%rd26+132], %r789;
	or.b32  	%r105, %r68, %r94;
	st.shared.u32 	[%rd27], %r793;
	st.shared.u32 	[%rd28+128], %r797;
	st.shared.u32 	[%rd28+4], %r801;
	st.shared.u32 	[%rd28+132], %r805;
	or.b32  	%r106, %r69, %r94;
	st.shared.u32 	[%rd29], %r809;
	st.shared.u32 	[%rd30+128], %r813;
	st.shared.u32 	[%rd30+4], %r817;
	st.shared.u32 	[%rd30+132], %r821;
	or.b32  	%r107, %r70, %r94;
	st.shared.u32 	[%rd31], %r825;
	st.shared.u32 	[%rd32+128], %r829;
	st.shared.u32 	[%rd32+4], %r833;
	st.shared.u32 	[%rd32+132], %r837;
	or.b32  	%r108, %r71, %r94;
	st.shared.u32 	[%rd33], %r841;
	st.shared.u32 	[%rd34+128], %r845;
	st.shared.u32 	[%rd34+4], %r849;
	st.shared.u32 	[%rd34+132], %r853;
	or.b32  	%r109, %r72, %r94;
	st.shared.u32 	[%rd35], %r857;
	st.shared.u32 	[%rd36+128], %r861;
	st.shared.u32 	[%rd36+4], %r865;
	st.shared.u32 	[%rd36+132], %r869;
	or.b32  	%r110, %r73, %r94;
	st.shared.u32 	[%rd37], %r873;
	st.shared.u32 	[%rd38+128], %r877;
	st.shared.u32 	[%rd38+4], %r881;
	st.shared.u32 	[%rd38+132], %r885;
	or.b32  	%r111, %r74, %r94;
	st.shared.u32 	[%rd39], %r889;
	st.shared.u32 	[%rd40+128], %r893;
	st.shared.u32 	[%rd40+4], %r897;
	st.shared.u32 	[%rd40+132], %r901;
	or.b32  	%r112, %r75, %r94;
	st.shared.u32 	[%rd41], %r905;
	st.shared.u32 	[%rd42+128], %r909;
	st.shared.u32 	[%rd42+4], %r913;
	st.shared.u32 	[%rd42+132], %r917;
	or.b32  	%r113, %r76, %r94;
	st.shared.u32 	[%rd43], %r921;
	st.shared.u32 	[%rd44+128], %r925;
	st.shared.u32 	[%rd44+4], %r929;
	st.shared.u32 	[%rd44+132], %r933;
	or.b32  	%r114, %r77, %r94;
	st.shared.u32 	[%rd45], %r937;
	st.shared.u32 	[%rd46+128], %r941;
	st.shared.u32 	[%rd46+4], %r945;
	st.shared.u32 	[%rd46+132], %r949;
	or.b32  	%r115, %r78, %r94;
	st.shared.u32 	[%rd47], %r953;
	st.shared.u32 	[%rd48+128], %r957;
	st.shared.u32 	[%rd48+4], %r961;
	st.shared.u32 	[%rd48+132], %r965;
	or.b32  	%r116, %r79, %r94;
	st.shared.u32 	[%rd49], %r969;
	st.shared.u32 	[%rd50+128], %r973;
	st.shared.u32 	[%rd50+4], %r977;
	st.shared.u32 	[%rd50+132], %r981;
	or.b32  	%r117, %r80, %r94;
	st.shared.u32 	[%rd51], %r985;
	st.shared.u32 	[%rd52+128], %r989;
	st.shared.u32 	[%rd52+4], %r993;
	st.shared.u32 	[%rd52+132], %r997;
	or.b32  	%r118, %r81, %r94;
	st.shared.u32 	[%rd53], %r1001;
	st.shared.u32 	[%rd54+128], %r1005;
	st.shared.u32 	[%rd54+4], %r1009;
	st.shared.u32 	[%rd54+132], %r1013;
	or.b32  	%r119, %r82, %r94;
	st.shared.u32 	[%rd55], %r1017;
	st.shared.u32 	[%rd56+128], %r1021;
	st.shared.u32 	[%rd56+4], %r1025;
	st.shared.u32 	[%rd56+132], %r1029;
	or.b32  	%r120, %r83, %r94;
	st.shared.u32 	[%rd57], %r1033;
	st.shared.u32 	[%rd58+128], %r1037;
	st.shared.u32 	[%rd58+4], %r1041;
	st.shared.u32 	[%rd58+132], %r1045;
	or.b32  	%r121, %r84, %r94;
	st.shared.u32 	[%rd59], %r1049;
	st.shared.u32 	[%rd60+128], %r1053;
	st.shared.u32 	[%rd60+4], %r1057;
	st.shared.u32 	[%rd60+132], %r1061;
	or.b32  	%r122, %r85, %r94;
	st.shared.u32 	[%rd61], %r1065;
	st.shared.u32 	[%rd62+128], %r1069;
	st.shared.u32 	[%rd62+4], %r1073;
	st.shared.u32 	[%rd62+132], %r1077;
	or.b32  	%r123, %r86, %r94;
	st.shared.u32 	[%rd63], %r1081;
	st.shared.u32 	[%rd64+128], %r1085;
	st.shared.u32 	[%rd64+4], %r1089;
	st.shared.u32 	[%rd64+132], %r1093;
	or.b32  	%r124, %r87, %r94;
	st.shared.u32 	[%rd65], %r1097;
	st.shared.u32 	[%rd66+128], %r1101;
	st.shared.u32 	[%rd66+4], %r1105;
	st.shared.u32 	[%rd66+132], %r1109;
	or.b32  	%r125, %r88, %r94;
	st.shared.u32 	[%rd67], %r1113;
	st.shared.u32 	[%rd68+128], %r1117;
	st.shared.u32 	[%rd68+4], %r1121;
	st.shared.u32 	[%rd68+132], %r1125;
	or.b32  	%r126, %r89, %r94;
	st.shared.u32 	[%rd69], %r1129;
	st.shared.u32 	[%rd70+128], %r1133;
	st.shared.u32 	[%rd70+4], %r1137;
	st.shared.u32 	[%rd70+132], %r1141;
	bar.sync 	0;
	mov.u64 	%rd665, 0;
	mov.u32 	%r3053, %r3047;
$L__BB0_32:                             // %pass16366
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r3047, %r3052;
	mov.u32 	%r3052, %r3051;
	add.s64 	%rd276, %rd71, %rd665;
	ld.shared.u32 	%r3051, [%rd276];
	mov.u16 	%rs27, 25600;
	// begin inline asm
	mov.b32 %r1823, {%rs27, %rs27};
	// end inline asm
	mov.u16 	%rs29, 21504;
	// begin inline asm
	mov.b32 %r1834, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r1822, %r3051, -2004318072;
	mov.u32 	%r1821, 983055;
	// begin inline asm
	lop3.b32 %r1820, %r1821, %r1822, %r1823, 202;
	// end inline asm
	mov.u16 	%rs31, 18432;
	// begin inline asm
	mov.b32 %r1824, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1825, %r1823, %r1824;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1828, %r1820, %r1825;
	// end inline asm
	mov.u32 	%r1832, 15728880;
	// begin inline asm
	lop3.b32 %r1831, %r1832, %r1822, %r1834, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1835, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1836, %r1834, %r1835;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1839, %r1831, %r1836;
	// end inline asm
	shr.u32 	%r1844, %r1822, 8;
	// begin inline asm
	lop3.b32 %r1842, %r1821, %r1844, %r1823, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1846, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1847, %r1823, %r1846;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1850, %r1842, %r1847;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1853, %r1832, %r1844, %r1834, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1857, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1858, %r1834, %r1857;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1861, %r1853, %r1858;
	// end inline asm
	// begin inline asm
	mov.b32 %r1869, {%rs27, %rs27};
	// end inline asm
	// begin inline asm
	mov.b32 %r1880, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r1868, %r3053, -2004318072;
	// begin inline asm
	lop3.b32 %r1866, %r1821, %r1868, %r1869, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1870, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1871, %r1869, %r1870;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1874, %r1866, %r1871;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1877, %r1832, %r1868, %r1880, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1881, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1882, %r1880, %r1881;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1885, %r1877, %r1882;
	// end inline asm
	shr.u32 	%r1890, %r1868, 8;
	// begin inline asm
	lop3.b32 %r1888, %r1821, %r1890, %r1869, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1892, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1893, %r1869, %r1892;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1896, %r1888, %r1893;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1899, %r1832, %r1890, %r1880, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1903, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1904, %r1880, %r1903;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1907, %r1899, %r1904;
	// end inline asm
	mov.u32 	%r1915, 0;
	// begin inline asm
	fma.rn.f16x2 %r1912, %r306, %r1874, %r1915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1918, %r306, %r1885, %r1915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r306, %r1896, %r1915;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1930, %r306, %r1907, %r1915;
	// end inline asm
	// begin inline asm
	mov.b32 %r1939, {%rs27, %rs27};
	// end inline asm
	// begin inline asm
	mov.b32 %r1950, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r1938, %r3047, -2004318072;
	// begin inline asm
	lop3.b32 %r1936, %r1821, %r1938, %r1939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1940, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1941, %r1939, %r1940;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1944, %r1936, %r1941;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1947, %r1832, %r1938, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1951, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1952, %r1950, %r1951;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1955, %r1947, %r1952;
	// end inline asm
	shr.u32 	%r1960, %r1938, 8;
	// begin inline asm
	lop3.b32 %r1958, %r1821, %r1960, %r1939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1962, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1963, %r1939, %r1962;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1966, %r1958, %r1963;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1969, %r1832, %r1960, %r1950, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1973, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1974, %r1950, %r1973;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1977, %r1969, %r1974;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1980, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1982, %r1980, %r1944, %r1912;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1986, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1988, %r1986, %r1955, %r1918;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1992, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1994, %r1992, %r1966, %r1924;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1998, %r335;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2000, %r1998, %r1977, %r1930;
	// end inline asm
	// begin inline asm
	mov.b32 %r2009, {%rs27, %rs27};
	// end inline asm
	// begin inline asm
	mov.b32 %r2020, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r2008, %r3052, -2004318072;
	// begin inline asm
	lop3.b32 %r2006, %r1821, %r2008, %r2009, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2010, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2011, %r2009, %r2010;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2014, %r2006, %r2011;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2017, %r1832, %r2008, %r2020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2021, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2022, %r2020, %r2021;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2025, %r2017, %r2022;
	// end inline asm
	shr.u32 	%r2030, %r2008, 8;
	// begin inline asm
	lop3.b32 %r2028, %r1821, %r2030, %r2009, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2032, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2033, %r2009, %r2032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2036, %r2028, %r2033;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2039, %r1832, %r2030, %r2020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2043, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2044, %r2020, %r2043;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2047, %r2039, %r2044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2052, %r364, %r2014, %r1982;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2058, %r364, %r2025, %r1988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2064, %r364, %r2036, %r1994;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2070, %r364, %r2047, %r2000;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2074, %r393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2105, %r2074, %r1828, %r2052;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2080, %r393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2102, %r2080, %r1839, %r2058;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2086, %r393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2114, %r2086, %r1850, %r2064;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2092, %r393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2111, %r2092, %r1861, %r2070;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2098, %r399;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2100, %r2098, %r2102;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2103, %r396, %r2105, %r2100;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2107, %r399;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2109, %r2107, %r2111;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r396, %r2114, %r2109;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2116, %r399, %r2105;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2119, %r396, %r2102, %r2116;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2123, %r399, %r2114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2126, %r396, %r2111, %r2123;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2130, %r2131}, {%r402, %r408, %r405, %r411}, {%r2103, %r2119}, {%r1915, %r1915};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2140, %r2141}, {%r402, %r408, %r405, %r411}, {%r2112, %r2126}, {%r1915, %r1915};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2150, %r2151}, {%r414, %r420, %r417, %r423}, {%r2130, %r2131}, {%r1915, %r1915};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2160, %r2161}, {%r414, %r420, %r417, %r423}, {%r2140, %r2141}, {%r1915, %r1915};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2170, %r5, %r2150;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2173, %r5, %r2151;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2176, %r5, %r2160;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2179, %r5, %r2161;
	// end inline asm
	mov.u16 	%rs75, -14592;
	// begin inline asm
	mov.b32 %r2182, {%rs75, %rs75};
	// end inline asm
	mov.u16 	%rs77, 18176;
	// begin inline asm
	mov.b32 %r2183, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2184, %r2170, %r2182;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2187, %r2184, %r2183;
	// end inline asm
	// begin inline asm
	mov.b32 %r2190, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r2191, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2192, %r2173, %r2190;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2195, %r2192, %r2191;
	// end inline asm
	// begin inline asm
	mov.b32 %r2198, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r2199, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2200, %r2176, %r2198;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2203, %r2200, %r2199;
	// end inline asm
	// begin inline asm
	mov.b32 %r2206, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r2207, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2208, %r2179, %r2206;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2211, %r2208, %r2207;
	// end inline asm
	mov.u16 	%rs91, 26112;
	// begin inline asm
	mov.b32 %r2217, {%rs91, %rs91};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2215, %r2187, %r2217;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2218, %r2195, %r2217;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2221, %r2203, %r2217;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2224, %r2211, %r2217;
	// end inline asm
	mov.u32 	%r2230, 25152;
	// begin inline asm
	prmt.b32 %r2227, %r2215, %r2221, %r2230;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2231, %r2218, %r2224, %r2230;
	// end inline asm
	shl.b32 	%r2238, %r2231, 4;
	mov.u32 	%r2236, 252645135;
	// begin inline asm
	lop3.b32 %r2235, %r2236, %r2227, %r2238, 202;
	// end inline asm
	st.shared.u32 	[%rd276], %r2235;
	add.s64 	%rd665, %rd665, 388;
	cvt.u32.u64 	%r2239, %rd665;
	setp.eq.s32 	%p235, %r2239, 49664;
	mov.u32 	%r3053, %r3047;
	@%p235 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit34280
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2245, [%rd7];
	ld.shared.u32 	%r2246, [%rd8+128];
	ld.shared.u32 	%r2253, [%rd8+4];
	ld.shared.u32 	%r2254, [%rd8+132];
	ld.shared.u32 	%r2261, [%rd9];
	ld.shared.u32 	%r2262, [%rd10+128];
	ld.shared.u32 	%r2269, [%rd10+4];
	ld.shared.u32 	%r2270, [%rd10+132];
	ld.shared.u32 	%r2277, [%rd11];
	ld.shared.u32 	%r2278, [%rd12+128];
	ld.shared.u32 	%r2285, [%rd12+4];
	ld.shared.u32 	%r2286, [%rd12+132];
	ld.shared.u32 	%r2293, [%rd13];
	ld.shared.u32 	%r2294, [%rd14+128];
	ld.shared.u32 	%r2301, [%rd14+4];
	ld.shared.u32 	%r2302, [%rd14+132];
	ld.shared.u32 	%r2309, [%rd15];
	ld.shared.u32 	%r2310, [%rd16+128];
	ld.shared.u32 	%r2317, [%rd16+4];
	ld.shared.u32 	%r2318, [%rd16+132];
	ld.shared.u32 	%r2325, [%rd17];
	ld.shared.u32 	%r2326, [%rd18+128];
	ld.shared.u32 	%r2333, [%rd18+4];
	ld.shared.u32 	%r2334, [%rd18+132];
	ld.shared.u32 	%r2341, [%rd19];
	ld.shared.u32 	%r2342, [%rd20+128];
	ld.shared.u32 	%r2349, [%rd20+4];
	ld.shared.u32 	%r2350, [%rd20+132];
	ld.shared.u32 	%r2357, [%rd21];
	ld.shared.u32 	%r2358, [%rd22+128];
	ld.shared.u32 	%r2365, [%rd22+4];
	ld.shared.u32 	%r2366, [%rd22+132];
	ld.shared.u32 	%r2373, [%rd23];
	ld.shared.u32 	%r2374, [%rd24+128];
	ld.shared.u32 	%r2381, [%rd24+4];
	ld.shared.u32 	%r2382, [%rd24+132];
	ld.shared.u32 	%r2389, [%rd25];
	ld.shared.u32 	%r2390, [%rd26+128];
	ld.shared.u32 	%r2397, [%rd26+4];
	ld.shared.u32 	%r2398, [%rd26+132];
	ld.shared.u32 	%r2405, [%rd27];
	ld.shared.u32 	%r2406, [%rd28+128];
	ld.shared.u32 	%r2413, [%rd28+4];
	ld.shared.u32 	%r2414, [%rd28+132];
	ld.shared.u32 	%r2421, [%rd29];
	ld.shared.u32 	%r2422, [%rd30+128];
	ld.shared.u32 	%r2429, [%rd30+4];
	ld.shared.u32 	%r2430, [%rd30+132];
	ld.shared.u32 	%r2437, [%rd31];
	ld.shared.u32 	%r2438, [%rd32+128];
	ld.shared.u32 	%r2445, [%rd32+4];
	ld.shared.u32 	%r2446, [%rd32+132];
	ld.shared.u32 	%r2453, [%rd33];
	ld.shared.u32 	%r2454, [%rd34+128];
	ld.shared.u32 	%r2461, [%rd34+4];
	ld.shared.u32 	%r2462, [%rd34+132];
	ld.shared.u32 	%r2469, [%rd35];
	ld.shared.u32 	%r2470, [%rd36+128];
	ld.shared.u32 	%r2477, [%rd36+4];
	ld.shared.u32 	%r2478, [%rd36+132];
	ld.shared.u32 	%r2485, [%rd37];
	ld.shared.u32 	%r2486, [%rd38+128];
	ld.shared.u32 	%r2493, [%rd38+4];
	ld.shared.u32 	%r2494, [%rd38+132];
	ld.shared.u32 	%r2501, [%rd39];
	ld.shared.u32 	%r2502, [%rd40+128];
	ld.shared.u32 	%r2509, [%rd40+4];
	ld.shared.u32 	%r2510, [%rd40+132];
	ld.shared.u32 	%r2517, [%rd41];
	ld.shared.u32 	%r2518, [%rd42+128];
	ld.shared.u32 	%r2525, [%rd42+4];
	ld.shared.u32 	%r2526, [%rd42+132];
	ld.shared.u32 	%r2533, [%rd43];
	ld.shared.u32 	%r2534, [%rd44+128];
	ld.shared.u32 	%r2541, [%rd44+4];
	ld.shared.u32 	%r2542, [%rd44+132];
	ld.shared.u32 	%r2549, [%rd45];
	ld.shared.u32 	%r2550, [%rd46+128];
	ld.shared.u32 	%r2557, [%rd46+4];
	ld.shared.u32 	%r2558, [%rd46+132];
	ld.shared.u32 	%r2565, [%rd47];
	ld.shared.u32 	%r2566, [%rd48+128];
	ld.shared.u32 	%r2573, [%rd48+4];
	ld.shared.u32 	%r2574, [%rd48+132];
	ld.shared.u32 	%r2581, [%rd49];
	ld.shared.u32 	%r2582, [%rd50+128];
	ld.shared.u32 	%r2589, [%rd50+4];
	ld.shared.u32 	%r2590, [%rd50+132];
	ld.shared.u32 	%r2597, [%rd51];
	ld.shared.u32 	%r2598, [%rd52+128];
	ld.shared.u32 	%r2605, [%rd52+4];
	ld.shared.u32 	%r2606, [%rd52+132];
	ld.shared.u32 	%r2613, [%rd53];
	ld.shared.u32 	%r2614, [%rd54+128];
	ld.shared.u32 	%r2621, [%rd54+4];
	ld.shared.u32 	%r2622, [%rd54+132];
	ld.shared.u32 	%r2629, [%rd55];
	ld.shared.u32 	%r2630, [%rd56+128];
	ld.shared.u32 	%r2637, [%rd56+4];
	ld.shared.u32 	%r2638, [%rd56+132];
	ld.shared.u32 	%r2645, [%rd57];
	ld.shared.u32 	%r2646, [%rd58+128];
	ld.shared.u32 	%r2653, [%rd58+4];
	ld.shared.u32 	%r2654, [%rd58+132];
	ld.shared.u32 	%r2661, [%rd59];
	ld.shared.u32 	%r2662, [%rd60+128];
	ld.shared.u32 	%r2669, [%rd60+4];
	ld.shared.u32 	%r2670, [%rd60+132];
	ld.shared.u32 	%r2677, [%rd61];
	ld.shared.u32 	%r2678, [%rd62+128];
	ld.shared.u32 	%r2685, [%rd62+4];
	ld.shared.u32 	%r2686, [%rd62+132];
	ld.shared.u32 	%r2693, [%rd63];
	ld.shared.u32 	%r2694, [%rd64+128];
	ld.shared.u32 	%r2701, [%rd64+4];
	ld.shared.u32 	%r2702, [%rd64+132];
	ld.shared.u32 	%r2709, [%rd65];
	ld.shared.u32 	%r2710, [%rd66+128];
	ld.shared.u32 	%r2717, [%rd66+4];
	ld.shared.u32 	%r2718, [%rd66+132];
	ld.shared.u32 	%r2725, [%rd67];
	ld.shared.u32 	%r2726, [%rd68+128];
	ld.shared.u32 	%r2733, [%rd68+4];
	ld.shared.u32 	%r2734, [%rd68+132];
	ld.shared.u32 	%r2741, [%rd69];
	ld.shared.u32 	%r2742, [%rd70+128];
	ld.shared.u32 	%r2749, [%rd70+4];
	ld.shared.u32 	%r2750, [%rd70+132];
	// begin inline asm
	prmt.b32 %r2240, %r2245, %r2246, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2244, %r2245, %r2246, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2248, %r2253, %r2254, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2252, %r2253, %r2254, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2256, %r2261, %r2262, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2260, %r2261, %r2262, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2264, %r2269, %r2270, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2268, %r2269, %r2270, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2272, %r2277, %r2278, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2276, %r2277, %r2278, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2280, %r2285, %r2286, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2284, %r2285, %r2286, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2288, %r2293, %r2294, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2292, %r2293, %r2294, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2296, %r2301, %r2302, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2300, %r2301, %r2302, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2304, %r2309, %r2310, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2308, %r2309, %r2310, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2312, %r2317, %r2318, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2316, %r2317, %r2318, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2320, %r2325, %r2326, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2324, %r2325, %r2326, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2328, %r2333, %r2334, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2332, %r2333, %r2334, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2336, %r2341, %r2342, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2340, %r2341, %r2342, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2344, %r2349, %r2350, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2348, %r2349, %r2350, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2352, %r2357, %r2358, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2356, %r2357, %r2358, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2360, %r2365, %r2366, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2364, %r2365, %r2366, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2368, %r2373, %r2374, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2372, %r2373, %r2374, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2381, %r2382, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2381, %r2382, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2384, %r2389, %r2390, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2389, %r2390, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2397, %r2398, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2397, %r2398, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2405, %r2406, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2405, %r2406, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2413, %r2414, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2413, %r2414, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2421, %r2422, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2421, %r2422, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2429, %r2430, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2429, %r2430, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2437, %r2438, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2436, %r2437, %r2438, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2440, %r2445, %r2446, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2444, %r2445, %r2446, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2448, %r2453, %r2454, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2452, %r2453, %r2454, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2456, %r2461, %r2462, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2460, %r2461, %r2462, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2464, %r2469, %r2470, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2468, %r2469, %r2470, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2472, %r2477, %r2478, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2476, %r2477, %r2478, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2480, %r2485, %r2486, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2484, %r2485, %r2486, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2488, %r2493, %r2494, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2492, %r2493, %r2494, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2496, %r2501, %r2502, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2500, %r2501, %r2502, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2504, %r2509, %r2510, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2508, %r2509, %r2510, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2512, %r2517, %r2518, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2516, %r2517, %r2518, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2520, %r2525, %r2526, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2524, %r2525, %r2526, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2528, %r2533, %r2534, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2532, %r2533, %r2534, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2536, %r2541, %r2542, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2540, %r2541, %r2542, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2544, %r2549, %r2550, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2548, %r2549, %r2550, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2552, %r2557, %r2558, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2556, %r2557, %r2558, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2560, %r2565, %r2566, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2564, %r2565, %r2566, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2568, %r2573, %r2574, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2572, %r2573, %r2574, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2576, %r2581, %r2582, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2580, %r2581, %r2582, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2584, %r2589, %r2590, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2588, %r2589, %r2590, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2592, %r2597, %r2598, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2596, %r2597, %r2598, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2600, %r2605, %r2606, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2604, %r2605, %r2606, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2608, %r2613, %r2614, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2612, %r2613, %r2614, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2616, %r2621, %r2622, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2620, %r2621, %r2622, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2624, %r2629, %r2630, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2628, %r2629, %r2630, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2632, %r2637, %r2638, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2636, %r2637, %r2638, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2640, %r2645, %r2646, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2644, %r2645, %r2646, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2648, %r2653, %r2654, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2652, %r2653, %r2654, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2656, %r2661, %r2662, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2660, %r2661, %r2662, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2664, %r2669, %r2670, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2668, %r2669, %r2670, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2672, %r2677, %r2678, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2676, %r2677, %r2678, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2680, %r2685, %r2686, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2684, %r2685, %r2686, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2688, %r2693, %r2694, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2692, %r2693, %r2694, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2696, %r2701, %r2702, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2700, %r2701, %r2702, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2704, %r2709, %r2710, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2708, %r2709, %r2710, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2712, %r2717, %r2718, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2716, %r2717, %r2718, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2720, %r2725, %r2726, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2724, %r2725, %r2726, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2728, %r2733, %r2734, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2732, %r2733, %r2734, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2736, %r2741, %r2742, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2740, %r2741, %r2742, %r1144;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2744, %r2749, %r2750, %r1140;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2748, %r2749, %r2750, %r1144;
	// end inline asm
	selp.b32 	%r2752, %r2244, %r2240, %p138;
	shfl.sync.bfly.b32	%r136, %r2752, 8, 31, -1;
	selp.b32 	%r2753, %r2252, %r2248, %p138;
	shfl.sync.bfly.b32	%r137, %r2753, 8, 31, -1;
	selp.b32 	%r2754, %r2260, %r2256, %p138;
	shfl.sync.bfly.b32	%r2755, %r2754, 8, 31, -1;
	selp.b32 	%r138, %r2256, %r2755, %p138;
	selp.b32 	%r139, %r2755, %r2260, %p138;
	selp.b32 	%r2756, %r2268, %r2264, %p138;
	shfl.sync.bfly.b32	%r2757, %r2756, 8, 31, -1;
	selp.b32 	%r140, %r2264, %r2757, %p138;
	selp.b32 	%r141, %r2757, %r2268, %p138;
	selp.b32 	%r2758, %r2276, %r2272, %p138;
	shfl.sync.bfly.b32	%r2759, %r2758, 8, 31, -1;
	selp.b32 	%r142, %r2272, %r2759, %p138;
	selp.b32 	%r143, %r2759, %r2276, %p138;
	selp.b32 	%r2760, %r2284, %r2280, %p138;
	shfl.sync.bfly.b32	%r2761, %r2760, 8, 31, -1;
	selp.b32 	%r144, %r2280, %r2761, %p138;
	selp.b32 	%r145, %r2761, %r2284, %p138;
	selp.b32 	%r2762, %r2292, %r2288, %p138;
	shfl.sync.bfly.b32	%r2763, %r2762, 8, 31, -1;
	selp.b32 	%r146, %r2288, %r2763, %p138;
	selp.b32 	%r147, %r2763, %r2292, %p138;
	selp.b32 	%r2764, %r2300, %r2296, %p138;
	shfl.sync.bfly.b32	%r2765, %r2764, 8, 31, -1;
	selp.b32 	%r148, %r2296, %r2765, %p138;
	selp.b32 	%r149, %r2765, %r2300, %p138;
	selp.b32 	%r2766, %r2308, %r2304, %p138;
	shfl.sync.bfly.b32	%r2767, %r2766, 8, 31, -1;
	selp.b32 	%r150, %r2304, %r2767, %p138;
	selp.b32 	%r151, %r2767, %r2308, %p138;
	selp.b32 	%r2768, %r2316, %r2312, %p138;
	shfl.sync.bfly.b32	%r2769, %r2768, 8, 31, -1;
	selp.b32 	%r152, %r2312, %r2769, %p138;
	selp.b32 	%r153, %r2769, %r2316, %p138;
	selp.b32 	%r2770, %r2324, %r2320, %p138;
	shfl.sync.bfly.b32	%r2771, %r2770, 8, 31, -1;
	selp.b32 	%r154, %r2320, %r2771, %p138;
	selp.b32 	%r155, %r2771, %r2324, %p138;
	selp.b32 	%r2772, %r2332, %r2328, %p138;
	shfl.sync.bfly.b32	%r2773, %r2772, 8, 31, -1;
	selp.b32 	%r156, %r2328, %r2773, %p138;
	selp.b32 	%r157, %r2773, %r2332, %p138;
	selp.b32 	%r2774, %r2340, %r2336, %p138;
	shfl.sync.bfly.b32	%r2775, %r2774, 8, 31, -1;
	selp.b32 	%r158, %r2336, %r2775, %p138;
	selp.b32 	%r159, %r2775, %r2340, %p138;
	selp.b32 	%r2776, %r2348, %r2344, %p138;
	shfl.sync.bfly.b32	%r2777, %r2776, 8, 31, -1;
	selp.b32 	%r160, %r2344, %r2777, %p138;
	selp.b32 	%r161, %r2777, %r2348, %p138;
	selp.b32 	%r2778, %r2356, %r2352, %p138;
	shfl.sync.bfly.b32	%r2779, %r2778, 8, 31, -1;
	selp.b32 	%r162, %r2352, %r2779, %p138;
	selp.b32 	%r163, %r2779, %r2356, %p138;
	selp.b32 	%r2780, %r2364, %r2360, %p138;
	shfl.sync.bfly.b32	%r2781, %r2780, 8, 31, -1;
	selp.b32 	%r164, %r2360, %r2781, %p138;
	selp.b32 	%r165, %r2781, %r2364, %p138;
	selp.b32 	%r2782, %r2372, %r2368, %p138;
	shfl.sync.bfly.b32	%r2783, %r2782, 8, 31, -1;
	selp.b32 	%r166, %r2368, %r2783, %p138;
	selp.b32 	%r167, %r2783, %r2372, %p138;
	selp.b32 	%r2784, %r2380, %r2376, %p138;
	shfl.sync.bfly.b32	%r2785, %r2784, 8, 31, -1;
	selp.b32 	%r168, %r2376, %r2785, %p138;
	selp.b32 	%r169, %r2785, %r2380, %p138;
	selp.b32 	%r2786, %r2388, %r2384, %p138;
	shfl.sync.bfly.b32	%r2787, %r2786, 8, 31, -1;
	selp.b32 	%r170, %r2384, %r2787, %p138;
	selp.b32 	%r171, %r2787, %r2388, %p138;
	selp.b32 	%r2788, %r2396, %r2392, %p138;
	shfl.sync.bfly.b32	%r2789, %r2788, 8, 31, -1;
	selp.b32 	%r172, %r2392, %r2789, %p138;
	selp.b32 	%r173, %r2789, %r2396, %p138;
	selp.b32 	%r2790, %r2404, %r2400, %p138;
	shfl.sync.bfly.b32	%r2791, %r2790, 8, 31, -1;
	selp.b32 	%r174, %r2400, %r2791, %p138;
	selp.b32 	%r175, %r2791, %r2404, %p138;
	selp.b32 	%r2792, %r2412, %r2408, %p138;
	shfl.sync.bfly.b32	%r2793, %r2792, 8, 31, -1;
	selp.b32 	%r176, %r2408, %r2793, %p138;
	selp.b32 	%r177, %r2793, %r2412, %p138;
	selp.b32 	%r2794, %r2420, %r2416, %p138;
	shfl.sync.bfly.b32	%r2795, %r2794, 8, 31, -1;
	selp.b32 	%r178, %r2416, %r2795, %p138;
	selp.b32 	%r179, %r2795, %r2420, %p138;
	selp.b32 	%r2796, %r2428, %r2424, %p138;
	shfl.sync.bfly.b32	%r2797, %r2796, 8, 31, -1;
	selp.b32 	%r180, %r2424, %r2797, %p138;
	selp.b32 	%r181, %r2797, %r2428, %p138;
	selp.b32 	%r2798, %r2436, %r2432, %p138;
	shfl.sync.bfly.b32	%r2799, %r2798, 8, 31, -1;
	selp.b32 	%r182, %r2432, %r2799, %p138;
	selp.b32 	%r183, %r2799, %r2436, %p138;
	selp.b32 	%r2800, %r2444, %r2440, %p138;
	shfl.sync.bfly.b32	%r2801, %r2800, 8, 31, -1;
	selp.b32 	%r184, %r2440, %r2801, %p138;
	selp.b32 	%r185, %r2801, %r2444, %p138;
	selp.b32 	%r2802, %r2452, %r2448, %p138;
	shfl.sync.bfly.b32	%r2803, %r2802, 8, 31, -1;
	selp.b32 	%r186, %r2448, %r2803, %p138;
	selp.b32 	%r187, %r2803, %r2452, %p138;
	selp.b32 	%r2804, %r2460, %r2456, %p138;
	shfl.sync.bfly.b32	%r2805, %r2804, 8, 31, -1;
	selp.b32 	%r188, %r2456, %r2805, %p138;
	selp.b32 	%r189, %r2805, %r2460, %p138;
	selp.b32 	%r2806, %r2468, %r2464, %p138;
	shfl.sync.bfly.b32	%r2807, %r2806, 8, 31, -1;
	selp.b32 	%r190, %r2464, %r2807, %p138;
	selp.b32 	%r191, %r2807, %r2468, %p138;
	selp.b32 	%r2808, %r2476, %r2472, %p138;
	shfl.sync.bfly.b32	%r2809, %r2808, 8, 31, -1;
	selp.b32 	%r192, %r2472, %r2809, %p138;
	selp.b32 	%r193, %r2809, %r2476, %p138;
	selp.b32 	%r2810, %r2484, %r2480, %p138;
	shfl.sync.bfly.b32	%r2811, %r2810, 8, 31, -1;
	selp.b32 	%r194, %r2480, %r2811, %p138;
	selp.b32 	%r195, %r2811, %r2484, %p138;
	selp.b32 	%r2812, %r2492, %r2488, %p138;
	shfl.sync.bfly.b32	%r2813, %r2812, 8, 31, -1;
	selp.b32 	%r196, %r2488, %r2813, %p138;
	selp.b32 	%r197, %r2813, %r2492, %p138;
	selp.b32 	%r2814, %r2500, %r2496, %p138;
	shfl.sync.bfly.b32	%r2815, %r2814, 8, 31, -1;
	selp.b32 	%r198, %r2496, %r2815, %p138;
	selp.b32 	%r199, %r2815, %r2500, %p138;
	selp.b32 	%r2816, %r2508, %r2504, %p138;
	shfl.sync.bfly.b32	%r2817, %r2816, 8, 31, -1;
	selp.b32 	%r200, %r2504, %r2817, %p138;
	selp.b32 	%r201, %r2817, %r2508, %p138;
	selp.b32 	%r2818, %r2516, %r2512, %p138;
	shfl.sync.bfly.b32	%r2819, %r2818, 8, 31, -1;
	selp.b32 	%r202, %r2512, %r2819, %p138;
	selp.b32 	%r203, %r2819, %r2516, %p138;
	selp.b32 	%r2820, %r2524, %r2520, %p138;
	shfl.sync.bfly.b32	%r2821, %r2820, 8, 31, -1;
	selp.b32 	%r204, %r2520, %r2821, %p138;
	selp.b32 	%r205, %r2821, %r2524, %p138;
	selp.b32 	%r2822, %r2532, %r2528, %p138;
	shfl.sync.bfly.b32	%r2823, %r2822, 8, 31, -1;
	selp.b32 	%r206, %r2528, %r2823, %p138;
	selp.b32 	%r207, %r2823, %r2532, %p138;
	selp.b32 	%r2824, %r2540, %r2536, %p138;
	shfl.sync.bfly.b32	%r2825, %r2824, 8, 31, -1;
	selp.b32 	%r208, %r2536, %r2825, %p138;
	selp.b32 	%r209, %r2825, %r2540, %p138;
	selp.b32 	%r2826, %r2548, %r2544, %p138;
	shfl.sync.bfly.b32	%r2827, %r2826, 8, 31, -1;
	selp.b32 	%r210, %r2544, %r2827, %p138;
	selp.b32 	%r211, %r2827, %r2548, %p138;
	selp.b32 	%r2828, %r2556, %r2552, %p138;
	shfl.sync.bfly.b32	%r2829, %r2828, 8, 31, -1;
	selp.b32 	%r212, %r2552, %r2829, %p138;
	selp.b32 	%r213, %r2829, %r2556, %p138;
	selp.b32 	%r2830, %r2564, %r2560, %p138;
	shfl.sync.bfly.b32	%r2831, %r2830, 8, 31, -1;
	selp.b32 	%r214, %r2560, %r2831, %p138;
	selp.b32 	%r215, %r2831, %r2564, %p138;
	selp.b32 	%r2832, %r2572, %r2568, %p138;
	shfl.sync.bfly.b32	%r2833, %r2832, 8, 31, -1;
	selp.b32 	%r216, %r2568, %r2833, %p138;
	selp.b32 	%r217, %r2833, %r2572, %p138;
	selp.b32 	%r2834, %r2580, %r2576, %p138;
	shfl.sync.bfly.b32	%r2835, %r2834, 8, 31, -1;
	selp.b32 	%r218, %r2576, %r2835, %p138;
	selp.b32 	%r219, %r2835, %r2580, %p138;
	selp.b32 	%r2836, %r2588, %r2584, %p138;
	shfl.sync.bfly.b32	%r2837, %r2836, 8, 31, -1;
	selp.b32 	%r220, %r2584, %r2837, %p138;
	selp.b32 	%r221, %r2837, %r2588, %p138;
	selp.b32 	%r2838, %r2596, %r2592, %p138;
	shfl.sync.bfly.b32	%r2839, %r2838, 8, 31, -1;
	selp.b32 	%r222, %r2592, %r2839, %p138;
	selp.b32 	%r223, %r2839, %r2596, %p138;
	selp.b32 	%r2840, %r2604, %r2600, %p138;
	shfl.sync.bfly.b32	%r2841, %r2840, 8, 31, -1;
	selp.b32 	%r224, %r2600, %r2841, %p138;
	selp.b32 	%r225, %r2841, %r2604, %p138;
	selp.b32 	%r2842, %r2612, %r2608, %p138;
	shfl.sync.bfly.b32	%r2843, %r2842, 8, 31, -1;
	selp.b32 	%r226, %r2608, %r2843, %p138;
	selp.b32 	%r227, %r2843, %r2612, %p138;
	selp.b32 	%r2844, %r2620, %r2616, %p138;
	shfl.sync.bfly.b32	%r2845, %r2844, 8, 31, -1;
	selp.b32 	%r228, %r2616, %r2845, %p138;
	selp.b32 	%r229, %r2845, %r2620, %p138;
	selp.b32 	%r2846, %r2628, %r2624, %p138;
	shfl.sync.bfly.b32	%r2847, %r2846, 8, 31, -1;
	selp.b32 	%r230, %r2624, %r2847, %p138;
	selp.b32 	%r231, %r2847, %r2628, %p138;
	selp.b32 	%r2848, %r2636, %r2632, %p138;
	shfl.sync.bfly.b32	%r2849, %r2848, 8, 31, -1;
	selp.b32 	%r232, %r2632, %r2849, %p138;
	selp.b32 	%r233, %r2849, %r2636, %p138;
	selp.b32 	%r2850, %r2644, %r2640, %p138;
	shfl.sync.bfly.b32	%r2851, %r2850, 8, 31, -1;
	selp.b32 	%r234, %r2640, %r2851, %p138;
	selp.b32 	%r235, %r2851, %r2644, %p138;
	selp.b32 	%r2852, %r2652, %r2648, %p138;
	shfl.sync.bfly.b32	%r2853, %r2852, 8, 31, -1;
	selp.b32 	%r236, %r2648, %r2853, %p138;
	selp.b32 	%r237, %r2853, %r2652, %p138;
	selp.b32 	%r2854, %r2660, %r2656, %p138;
	shfl.sync.bfly.b32	%r2855, %r2854, 8, 31, -1;
	selp.b32 	%r238, %r2656, %r2855, %p138;
	selp.b32 	%r239, %r2855, %r2660, %p138;
	selp.b32 	%r2856, %r2668, %r2664, %p138;
	shfl.sync.bfly.b32	%r2857, %r2856, 8, 31, -1;
	selp.b32 	%r240, %r2664, %r2857, %p138;
	selp.b32 	%r241, %r2857, %r2668, %p138;
	selp.b32 	%r2858, %r2676, %r2672, %p138;
	shfl.sync.bfly.b32	%r2859, %r2858, 8, 31, -1;
	selp.b32 	%r242, %r2672, %r2859, %p138;
	selp.b32 	%r243, %r2859, %r2676, %p138;
	selp.b32 	%r2860, %r2684, %r2680, %p138;
	shfl.sync.bfly.b32	%r2861, %r2860, 8, 31, -1;
	selp.b32 	%r244, %r2680, %r2861, %p138;
	selp.b32 	%r245, %r2861, %r2684, %p138;
	selp.b32 	%r2862, %r2692, %r2688, %p138;
	shfl.sync.bfly.b32	%r2863, %r2862, 8, 31, -1;
	selp.b32 	%r246, %r2688, %r2863, %p138;
	selp.b32 	%r247, %r2863, %r2692, %p138;
	selp.b32 	%r2864, %r2700, %r2696, %p138;
	shfl.sync.bfly.b32	%r2865, %r2864, 8, 31, -1;
	selp.b32 	%r248, %r2696, %r2865, %p138;
	selp.b32 	%r249, %r2865, %r2700, %p138;
	selp.b32 	%r2866, %r2708, %r2704, %p138;
	shfl.sync.bfly.b32	%r2867, %r2866, 8, 31, -1;
	selp.b32 	%r250, %r2704, %r2867, %p138;
	selp.b32 	%r251, %r2867, %r2708, %p138;
	selp.b32 	%r2868, %r2716, %r2712, %p138;
	shfl.sync.bfly.b32	%r2869, %r2868, 8, 31, -1;
	selp.b32 	%r252, %r2712, %r2869, %p138;
	selp.b32 	%r253, %r2869, %r2716, %p138;
	selp.b32 	%r2870, %r2724, %r2720, %p138;
	shfl.sync.bfly.b32	%r2871, %r2870, 8, 31, -1;
	selp.b32 	%r254, %r2720, %r2871, %p138;
	selp.b32 	%r255, %r2871, %r2724, %p138;
	selp.b32 	%r2872, %r2732, %r2728, %p138;
	shfl.sync.bfly.b32	%r2873, %r2872, 8, 31, -1;
	selp.b32 	%r256, %r2728, %r2873, %p138;
	selp.b32 	%r257, %r2873, %r2732, %p138;
	selp.b32 	%r2874, %r2740, %r2736, %p138;
	shfl.sync.bfly.b32	%r2875, %r2874, 8, 31, -1;
	selp.b32 	%r258, %r2736, %r2875, %p138;
	selp.b32 	%r259, %r2875, %r2740, %p138;
	selp.b32 	%r2876, %r2748, %r2744, %p138;
	shfl.sync.bfly.b32	%r2877, %r2876, 8, 31, -1;
	selp.b32 	%r260, %r2744, %r2877, %p138;
	selp.b32 	%r261, %r2877, %r2748, %p138;
	setp.lt.u32 	%p237, %r95, 6;
	@%p237 bra 	$L__BB0_35;
// %bb.34:                              // %pass29715
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r2878, %r137, %r2252, %p138;
	selp.b32 	%r2879, %r2248, %r137, %p138;
	selp.b32 	%r2880, %r136, %r2244, %p138;
	selp.b32 	%r2881, %r2240, %r136, %p138;
	shl.b32 	%r2882, %r95, 9;
	and.b32  	%r2883, %r2882, 33426432;
	or.b32  	%r2884, %r2883, %r22;
	or.b32  	%r2885, %r2884, %r23;
	or.b32  	%r2886, %r2885, %r90;
	cvt.u64.u32 	%rd277, %r2886;
	add.s64 	%rd278, %rd277, %rd6;
	shr.u64 	%rd279, %rd278, 39;
	add.s64 	%rd280, %rd278, %rd279;
	shr.s64 	%rd281, %rd280, 25;
	setp.lt.s64 	%p239, %rd278, 0;
	and.b64  	%rd282, %rd280, -33554432;
	setp.ne.s64 	%p240, %rd282, %rd278;
	and.pred  	%p241, %p239, %p240;
	selp.u64 	%rd283, 1, 0, %p241;
	sub.s64 	%rd284, %rd283, %rd281;
	shl.b64 	%rd285, %rd284, 25;
	add.s64 	%rd286, %rd285, %rd278;
	shl.b64 	%rd287, %rd286, 2;
	add.s64 	%rd288, %rd3, %rd287;
	st.global.v4.u32 	[%rd288], {%r2881, %r2879, %r2880, %r2878};
	bra.uni 	$L__BB0_35;
$L__BB0_36:                             // %L78895
	st.global.u32 	[%rd5], %r3046;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r3045, 2;
	st.global.u32 	[%rd5], %r3045;
	mov.u64 	%rd663, exception6760;
	cvta.global.u64 	%rd664, %rd663;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd664;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r262;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r3044, 3;
	st.global.u32 	[%rd5], %r3044;
	mov.u64 	%rd661, exception6760;
	cvta.global.u64 	%rd662, %rd661;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd662;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r262;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd75, exception1;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd76;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r262;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd77, exception1;
	cvta.global.u64 	%rd78, %rd77;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd78;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r262;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
