`timescale 1ns / 100ps
module Addertest ();

reg [31:0] A;
reg [31:0] B;
wire C;

adder adder ( .A(A), .B(B), .C());

initial begin
    $display("Ranning testbench");
    #5 A = 32'b0_00000000_01000000000000000000000;B = 32'b0_00000000_01000000000000000000000;
    #5 A = 32'b0_00000000_10000000000000000000000;B = 32'b0_00000000_10000000000000000000000;
    #5 A = 32'b0_00000001_00000000000000000000000;B = 32'b1_00000000_10000000000000000000000;
    #5 A = 32'b0_00000001_10000000000000000000000;B = 32'b0_00010000_10000000000000000000000;
    #5 A = 32'b1_00010001_01000000000000000000000;B = 32'b0_00011000_00100000000000000000000;
    #5 A = 32'b0_00010001_01000000000000000000000;B = 32'b1_00011000_00100000000000000000000;
    #5 A = 32'b0_00010001_01000000000000000000000;B = 32'b1_00010001_01000000000000000000000;
    #5 A = 32'b0_00010001_00100000000000000000000;B = 32'b1_00010001_01000000000000000000000;
    #5 A = 32'b1_00010010_00100000000000000000000;B = 32'b1_00010001_01000000000000000000000;
    $display("Stoping testbench");
    #100 $stop();  
end

endmodule