$date
	Sat Dec 27 17:17:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module universalshiftregister_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # parallel_in [3:0] $end
$var reg 1 $ rst $end
$var reg 2 % sel [1:0] $end
$var reg 1 & serial_in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 ' parallel_in [3:0] $end
$var wire 1 $ rst $end
$var wire 2 ( sel [1:0] $end
$var wire 1 & serial_in $end
$var reg 4 ) q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b1011 #
b1011 '
b11 %
b11 (
0$
#15
b1011 !
b1011 )
1"
#20
0"
b10 %
b10 (
#25
b110 !
b110 )
1"
#30
0"
1&
b1 %
b1 (
#35
b1011 !
b1011 )
1"
#40
0"
b0 %
b0 (
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
