#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 20 21:32:37 2023
# Process ID: 56144
# Current directory: D:/destop/vivado/RVfpga_SoC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent63304 D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.xpr
# Log file: D:/destop/vivado/RVfpga_SoC/vivado.log
# Journal file: D:/destop/vivado/RVfpga_SoC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.xpr
INFO: [Project 1-313] Project file moved from 'C:/Peripheral/RVfpga_SoC' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'swerv_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
swerv_soc_axi_gpio_0_0
swerv_soc_axi_iic_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 875.078 ; gain = 222.594
open_bd_design {D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:module_ref:ptc_wrapper:1.0 - ptc_wrapper_0
Adding component instance block -- xilinx.com:module_ref:wb_spi_wrapper:1.0 - wb_spi_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:user:My_PWM:1.0 - My_PWM_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /ptc_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_spi_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /ptc_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_spi_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ptc_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/ptc_irq(intr)
Successfully read diagram <swerv_soc> from BD file <D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1513.098 ; gain = 33.641
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name My_PWM_v1_0_project -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.tmp/My_PWM_v1_0_project d:/destop/vivado/ip/My_PWM_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/vivado/ip/My_PWM_1.0/hdl/My_Controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/vivado/ip/My_PWM_1.0/hdl/My_PWM_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/vivado/ip/My_PWM_1.0/hdl/My_PWM_v1_0.v:]
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/destop/vivado/ip/My_PWM_1.0/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RVfpga_SoC
open_bd_design {D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
report_ip_status -name ip_status
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
swerv_soc_axi_gpio_0_0
swerv_soc_axi_iic_0_0
swerv_soc_My_PWM_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
set_property previous_version_for_upgrade xilinx.com:user:My_PWM:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {swerv_soc_axi_gpio_0_0 swerv_soc_My_PWM_0_0 swerv_soc_axi_iic_0_0}] -log ip_upgrade.log
Upgrading 'D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_My_PWM_0_0 from My_PWM_v2.0 1.0 to My_PWM_v2.0 2.0
INFO: [IP_Flow 19-3420] Updated swerv_soc_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated swerv_soc_axi_iic_0_0 to use current project options
Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/destop/vivado/RVfpga_SoC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {swerv_soc_axi_gpio_0_0 swerv_soc_My_PWM_0_0 swerv_soc_axi_iic_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_inta_o have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ptc_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_spi_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_PWM_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 79.044 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 79.044 MB.
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.539 ; gain = 0.000
launch_runs -jobs 6 {swerv_soc_axi_gpio_0_0_synth_1 swerv_soc_axi_iic_0_0_synth_1 swerv_soc_My_PWM_0_0_synth_1}
[Mon Nov 20 22:08:21 2023] Launched swerv_soc_axi_gpio_0_0_synth_1, swerv_soc_axi_iic_0_0_synth_1, swerv_soc_My_PWM_0_0_synth_1...
Run output will be captured here:
swerv_soc_axi_gpio_0_0_synth_1: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_axi_gpio_0_0_synth_1/runme.log
swerv_soc_axi_iic_0_0_synth_1: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_axi_iic_0_0_synth_1/runme.log
swerv_soc_My_PWM_0_0_synth_1: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_My_PWM_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Nov 20 22:09:11 2023] Launched synth_1...
Run output will be captured here: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/synth_1/runme.log
[Mon Nov 20 22:09:11 2023] Launched impl_1...
Run output will be captured here: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/impl_1/runme.log
current_project My_PWM_v1_0_project
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/destop/vivado/ip/My_PWM_1.0/component.xml' ignored by IP packager.
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RVfpga_SoC
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:My_PWM:2.0 [get_ips  swerv_soc_My_PWM_0_0] -log ip_upgrade.log
Upgrading 'D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_My_PWM_0_0 from My_PWM_v2.0 2.0 to My_PWM_v2.0 2.0
Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/destop/vivado/RVfpga_SoC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips swerv_soc_My_PWM_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_inta_o have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ptc_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_spi_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_PWM_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 81.183 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 81.183 MB.
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs  swerv_soc_My_PWM_0_0_synth_1
[Mon Nov 20 22:59:37 2023] Launched swerv_soc_My_PWM_0_0_synth_1...
Run output will be captured here: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_My_PWM_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Mon Nov 20 23:00:00 2023] Launched swerv_soc_My_PWM_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_My_PWM_0_0_synth_1: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_My_PWM_0_0_synth_1/runme.log
synth_1: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/synth_1/runme.log
[Mon Nov 20 23:00:00 2023] Launched impl_1...
Run output will be captured here: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/impl_1/runme.log
current_project My_PWM_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/destop/vivado/ip/My_PWM_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RVfpga_SoC
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:My_PWM:2.0 [get_ips  swerv_soc_My_PWM_0_0] -log ip_upgrade.log
Upgrading 'D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_My_PWM_0_0 from My_PWM_v2.0 2.0 to My_PWM_v2.0 2.0
Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/destop/vivado/RVfpga_SoC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips swerv_soc_My_PWM_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_inta_o have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ptc_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_spi_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_PWM_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 81.864 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 81.864 MB.
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs  swerv_soc_My_PWM_0_0_synth_1
[Mon Nov 20 23:48:22 2023] Launched swerv_soc_My_PWM_0_0_synth_1...
Run output will be captured here: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_My_PWM_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Mon Nov 20 23:48:52 2023] Launched swerv_soc_My_PWM_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_My_PWM_0_0_synth_1: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/swerv_soc_My_PWM_0_0_synth_1/runme.log
synth_1: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/synth_1/runme.log
[Mon Nov 20 23:48:52 2023] Launched impl_1...
Run output will be captured here: D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.runs/impl_1/runme.log
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project My_PWM_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/destop/vivado/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/destop/vivado/ip'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:My_PWM:2.0 [get_ips  swerv_soc_My_PWM_0_0] -log ip_upgrade.log
Upgrading 'D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_My_PWM_0_0 from My_PWM_v2.0 2.0 to My_PWM_v2.0 2.0
Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/destop/vivado/RVfpga_SoC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips swerv_soc_My_PWM_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_inta_o have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

Wrote  : <D:\destop\vivado\RVfpga_SoC\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ptc_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_spi_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block My_PWM_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_My_PWM_0_0, cache-ID = 3f0baa717b0d2ca8; cache size = 82.549 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 82.549 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 82.549 MB.
export_ip_user_files -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name My_PWM_v2_0_project -directory D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.tmp/My_PWM_v2_0_project d:/destop/vivado/ip/My_PWM_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/vivado/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/vivado/ip/My_PWM_1.0/hdl/My_Controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/vivado/ip/My_PWM_1.0/hdl/My_PWM_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/vivado/ip/My_PWM_1.0/hdl/My_PWM_v1_0.v:]
update_compile_order -fileset sources_1
current_project RVfpga_SoC
close_bd_design [get_bd_designs swerv_soc]
Wrote  : <D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
open_bd_design {D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:module_ref:ptc_wrapper:1.0 - ptc_wrapper_0
Adding component instance block -- xilinx.com:module_ref:wb_spi_wrapper:1.0 - wb_spi_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:user:My_PWM:2.0 - My_PWM_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /ptc_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_spi_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /ptc_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_spi_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ptc_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/ptc_irq(intr)
Successfully read diagram <swerv_soc> from BD file <D:/destop/vivado/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 02:03:43 2023...
