MAX_DEVSTAT_REGS	,	V_63
"ti,dscr-mac-fuse-regs"	,	L_4
spin_lock_init	,	F_25
shift	,	V_34
lock_addr	,	V_12
dscr	,	V_5
devstat	,	V_64
enable	,	V_38
lock	,	V_9
ctl	,	V_24
id	,	V_20
state	,	V_22
ctl_shift	,	V_30
rmii_reset_reg	,	V_42
val	,	V_8
locked_reg	,	V_1
soc_readl	,	F_8
node	,	V_48
size	,	V_59
enable_only	,	V_40
dscr_parse_devstate_stat_regs	,	F_23
lock0	,	V_13
lock1	,	V_15
vals	,	V_52
__be32	,	T_4
dscr_write_locked1	,	F_2
flags	,	V_32
nbits	,	V_35
dscr_write_locked2	,	F_4
of_get_property	,	F_17
device_node	,	V_47
dscr_devstate_t	,	V_21
fuse	,	V_54
MAX_DEVSTATE_IDS	,	V_33
key	,	V_7
"DEVSTAT: %08x\n"	,	L_2
be32_to_cpup	,	F_18
"ti,dscr-silicon-rev"	,	L_3
stat	,	V_26
start_id	,	V_36
err	,	V_49
f	,	V_55
c6x_fuse_mac	,	V_57
"ti,dscr-privperm"	,	L_6
devstate_info	,	V_27
i	,	V_3
kick_key	,	V_18
j	,	V_56
rmii_resets	,	V_45
p	,	V_58
r	,	V_43
devstate_ctl_reg	,	V_23
disable	,	V_41
__init	,	T_3
of_iomap	,	F_27
dscr_write	,	F_5
dscr_rmii_reset	,	F_10
of_node_put	,	F_28
key1	,	V_16
"ti,dscr-rmii-resets"	,	L_5
key0	,	V_14
dscr_parse_devstate_ctl_regs	,	F_22
devstate_stat_reg	,	V_25
dscr_parse_rmii_resets	,	F_16
__iomem	,	T_2
dscr_parse_kick_regs	,	F_21
of_find_matching_node	,	F_26
devctl	,	V_61
soc_writel	,	F_3
u32	,	T_1
reg	,	V_2
kick_reg	,	V_19
locked	,	V_6
info	,	V_28
DSCR_DEVSTATE_DISABLED	,	V_39
c6x_silicon_rev	,	V_53
dscr_parse_devstat	,	F_11
"ti,dscr-kick-regs"	,	L_8
"ti,dscr-devstat"	,	L_1
"ti,dscr-devstate-stat-regs"	,	L_10
ctl_mask	,	V_31
spin_unlock_irqrestore	,	F_9
spin_lock_irqsave	,	F_7
lockreg	,	V_17
dscr_parse_privperm	,	F_19
dscr_parse_silicon_rev	,	F_14
dscr_set_devstate	,	F_6
"ti,dscr-locked-regs"	,	L_7
num_ids	,	V_62
"ti,dscr-devstate-ctl-regs"	,	L_9
KERN_INFO	,	V_51
MAX_DEVCTL_REGS	,	V_60
printk	,	F_13
dscr_parse_locked_regs	,	F_20
of_property_read_u32_array	,	F_12
find_locked_reg	,	F_1
MAX_LOCKED_REGS	,	V_4
mask	,	V_46
c6x_devstat	,	V_50
ctl_val	,	V_29
MAX_SOC_EMACS	,	V_44
dscr_probe	,	F_24
dscr_ids	,	V_65
reg_addr	,	V_10
DSCR_DEVSTATE_ENABLED	,	V_37
dscr_parse_mac_fuse	,	F_15
base	,	V_11
