# Reading pref.tcl
# do Lab4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:30 on Nov 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture LogicFunc of mux2to1
# End time: 12:01:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/fulladd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:30 on Nov 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/fulladd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladd
# -- Compiling architecture LogicFunc of fulladd
# End time: 12:01:30 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:31 on Nov 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package components
# End time: 12:01:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/Lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:31 on Nov 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/Lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Lab4
# -- Compiling architecture Lab4_arch of Lab4
# End time: 12:01:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/ripplecarry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:31 on Nov 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/ripplecarry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ripple_carry
# -- Compiling architecture struc_behaviour of ripple_carry
# End time: 12:01:31 on Nov 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/mux4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:31 on Nov 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity mux4to1
# -- Compiling architecture struc_behaviour of mux4to1
# End time: 12:01:32 on Nov 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
do {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# ** Error: (vish-4014) No objects found matching 'NewSig:sim:/lab4/a'.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Error in macro C:\Users\seant\Nextcloud\Documents\School\2022 Fall\ECE 375 Digital Design 2\Labs\Lab4\simulation\modelsim\wave.do line 3
# (vish-4014) No objects found matching 'NewSig:sim:/lab4/a'.
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
#     while executing
# "add wave -editable 1 -driver freeze -pattern constant -value 11110110 -range 7 0 -starttime 0ps -endtime 1000ps sim:/lab4/a"
#     ("eval" body line 1)
#     invoked from within
# "eval add wave -editable 1 $args"
#     (procedure "wave_edit_create" line 2)
#     invoked from within
# "wave_edit_create -driver freeze -pattern constant -value 11110110 -range 7 0 -starttime 0ps -endtime 1000ps sim:/lab4/a"
#     ("eval" body line 1)
#     invoked from within
# "eval $procname $args"
#     (procedure "wave_edit_command" line 8)
#     invoked from within
# "wave_edit_command create {*}$args"
#     (procedure "::wave::create" line 3)
#     invoked from within
# "wave create -driver freeze -pattern constant -value 11110110 -range 7 0 -starttime 0ps -endtime 1000ps sim:/lab4/a "
vsim work.lab4
# vsim work.lab4 
# Start time: 12:02:06 on Nov 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading work.components
# Loading work.lab4(lab4_arch)
# Loading work.mux4to1(struc_behaviour)
# Loading work.mux2to1(logicfunc)
# Loading work.ripple_carry(struc_behaviour)
# Loading work.fulladd(logicfunc)
do {C:/Users/seant/Nextcloud/Documents/School/2022 Fall/ECE 375 Digital Design 2/Labs/Lab4/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
# 1
add wave -position insertpoint  \
sim:/lab4/result \
sim:/lab4/multiplier \
sim:/lab4/multiplicand \
sim:/lab4/mux_out \
sim:/lab4/partial \
sim:/lab4/mux_en \
sim:/lab4/mux_sel \
sim:/lab4/Cin \
sim:/lab4/Cout_trash \
sim:/lab4/mux_in \
sim:/lab4/adder_x \
sim:/lab4/adder_y \
sim:/lab4/adder_out \
sim:/lab4/present_state \
sim:/lab4/next_state
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 13:05:04 on Nov 21,2022, Elapsed time: 1:02:58
# Errors: 0, Warnings: 0
