module ledblink(
	input clk,
	ouput led
	);
	reg [31:0] counter=0;
    always @(posedge clk) begin
		  counter <= counter + 1;
        if (counter == 12_000_000) begin  // For 1 Hz from 100 MHz
            counter <= 1;
            led<= ~led;
        end
    end
endmodule