{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618361804428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618361804429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:56:44 2021 " "Processing started: Tue Apr 13 21:56:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618361804429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361804429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361804429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618361804850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618361804850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_v2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_v2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_v2_1-controller " "Found design unit 1: lcd_controller_v2_1-controller" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814774 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_v2_1 " "Found entity 1: lcd_controller_v2_1" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814777 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-Behavior " "Found design unit 1: menu-Behavior" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814779 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor2s-Behavioral " "Found design unit 1: divisor2s-Behavioral" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814782 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor2s " "Found entity 1: divisor2s" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecontdisp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecontdisp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecontdisp " "Found entity 1: testecontdisp" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_3favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_3favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_3favs-behavior " "Found design unit 1: lcd_example_3favs-behavior" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814789 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_3favs " "Found entity 1: lcd_example_3favs" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_favs-behavior " "Found design unit 1: lcd_example_favs-behavior" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814793 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_favs " "Found entity 1: lcd_example_favs" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_lcd-beh " "Found design unit 1: MUX_lcd-beh" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814796 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_lcd " "Found entity 1: MUX_lcd" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_bruno-seta " "Found design unit 1: set_alarme_bruno-seta" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814801 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_bruno " "Found entity 1: set_alarme_bruno" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_victor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_victor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_victor-seta " "Found design unit 1: set_alarme_victor-seta" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814805 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_victor " "Found entity 1: set_alarme_victor" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_vinicius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_vinicius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_vinicius-seta " "Found design unit 1: set_alarme_vinicius-seta" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814808 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_vinicius " "Found entity 1: set_alarme_vinicius" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_hora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hora-seta " "Found design unit 1: set_hora-seta" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814812 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_hora " "Found entity 1: set_hora" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio_feedback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio_feedback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio_feedback-contar " "Found design unit 1: contador_relogio_feedback-contar" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814815 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio_feedback " "Found entity 1: contador_relogio_feedback" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_3favs_botoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_3favs_botoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_3favs_botoes-behavior " "Found design unit 1: lcd_example_3favs_botoes-behavior" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814819 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_3favs_botoes " "Found entity 1: lcd_example_3favs_botoes" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_victor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_victor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_victor-comparar " "Found design unit 1: comparador_victor-comparar" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814821 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_victor " "Found entity 1: comparador_victor" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_bruno-comparar " "Found design unit 1: comparador_bruno-comparar" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814824 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_bruno " "Found entity 1: comparador_bruno" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_vinicius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_vinicius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_vinicius-comparar " "Found design unit 1: comparador_vinicius-comparar" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814827 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_vinicius " "Found entity 1: comparador_vinicius" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814830 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618361814830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361814830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecontdisp " "Elaborating entity \"testecontdisp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618361814886 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data " "Converted elements in bus name \"lcd_data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data\[7..0\] lcd_data7..0 " "Converted element name(s) from \"lcd_data\[7..0\]\" to \"lcd_data7..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1618361814887 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1618361814887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data1 " "Converted elements in bus name \"lcd_data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data1\[7..0\] lcd_data17..0 " "Converted element name(s) from \"lcd_data1\[7..0\]\" to \"lcd_data17..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1618361814887 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1618361814887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data2 " "Converted elements in bus name \"lcd_data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data2\[7..0\] lcd_data27..0 " "Converted element name(s) from \"lcd_data2\[7..0\]\" to \"lcd_data27..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1618361814887 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1618361814887 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data3 " "Converted elements in bus name \"lcd_data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data3\[7..0\] lcd_data37..0 " "Converted element name(s) from \"lcd_data3\[7..0\]\" to \"lcd_data37..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1618361814887 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1618361814887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_lcd MUX_lcd:inst24 " "Elaborating entity \"MUX_lcd\" for hierarchy \"MUX_lcd:inst24\"" {  } { { "testecontdisp.bdf" "inst24" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1368 1584 336 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_favs lcd_example_favs:inst19 " "Elaborating entity \"lcd_example_favs\" for hierarchy \"lcd_example_favs:inst19\"" {  } { { "testecontdisp.bdf" "inst19" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 1000 -152 64 1240 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_favs.vhd(65) " "VHDL Process Statement warning at lcd_example_favs.vhd(65): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814891 "|testecontdisp|lcd_example_favs:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_favs.vhd(66) " "VHDL Process Statement warning at lcd_example_favs.vhd(66): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814891 "|testecontdisp|lcd_example_favs:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_favs.vhd(67) " "VHDL Process Statement warning at lcd_example_favs.vhd(67): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814891 "|testecontdisp|lcd_example_favs:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_favs.vhd(68) " "VHDL Process Statement warning at lcd_example_favs.vhd(68): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814891 "|testecontdisp|lcd_example_favs:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_favs.vhd(69) " "VHDL Process Statement warning at lcd_example_favs.vhd(69): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814891 "|testecontdisp|lcd_example_favs:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_favs.vhd(70) " "VHDL Process Statement warning at lcd_example_favs.vhd(70): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814891 "|testecontdisp|lcd_example_favs:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller_v2_1 lcd_example_favs:inst19\|lcd_controller_v2_1:dut " "Elaborating entity \"lcd_controller_v2_1\" for hierarchy \"lcd_example_favs:inst19\|lcd_controller_v2_1:dut\"" {  } { { "lcd_example_favs.vhd" "dut" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bruno comparador_bruno:inst3 " "Elaborating entity \"comparador_bruno\" for hierarchy \"comparador_bruno:inst3\"" {  } { { "testecontdisp.bdf" "inst3" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 600 -96 56 936 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador_bruno.vhd(24) " "VHDL Process Statement warning at comparador_bruno.vhd(24): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsl comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"fsl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsh comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"fsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fml comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"fml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmh comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"fmh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhl comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"fhl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhh comparador_bruno.vhd(26) " "VHDL Process Statement warning at comparador_bruno.vhd(26): signal \"fhh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador_bruno.vhd(31) " "VHDL Process Statement warning at comparador_bruno.vhd(31): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comparador_bruno.vhd(33) " "VHDL Process Statement warning at comparador_bruno.vhd(33): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 comparador_bruno.vhd(38) " "VHDL Process Statement warning at comparador_bruno.vhd(38): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_bruno.vhd(38) " "VHDL Process Statement warning at comparador_bruno.vhd(38): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 comparador_bruno.vhd(43) " "VHDL Process Statement warning at comparador_bruno.vhd(43): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_bruno.vhd(43) " "VHDL Process Statement warning at comparador_bruno.vhd(43): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_bruno.vhd(43) " "VHDL Process Statement warning at comparador_bruno.vhd(43): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 comparador_bruno.vhd(48) " "VHDL Process Statement warning at comparador_bruno.vhd(48): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814896 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_bruno.vhd(48) " "VHDL Process Statement warning at comparador_bruno.vhd(48): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_bruno.vhd(48) " "VHDL Process Statement warning at comparador_bruno.vhd(48): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_bruno.vhd(48) " "VHDL Process Statement warning at comparador_bruno.vhd(48): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_bruno.vhd(53) " "VHDL Process Statement warning at comparador_bruno.vhd(53): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_bruno.vhd(53) " "VHDL Process Statement warning at comparador_bruno.vhd(53): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_bruno.vhd(53) " "VHDL Process Statement warning at comparador_bruno.vhd(53): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_bruno.vhd(53) " "VHDL Process Statement warning at comparador_bruno.vhd(53): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_bruno.vhd(55) " "VHDL Process Statement warning at comparador_bruno.vhd(55): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_bruno.vhd(56) " "VHDL Process Statement warning at comparador_bruno.vhd(56): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_bruno.vhd(57) " "VHDL Process Statement warning at comparador_bruno.vhd(57): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_bruno.vhd(58) " "VHDL Process Statement warning at comparador_bruno.vhd(58): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814897 "|testecontdisp|comparador_bruno:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst8\"" {  } { { "testecontdisp.bdf" "inst8" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { -56 -160 -16 24 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_bruno set_alarme_bruno:inst31 " "Elaborating entity \"set_alarme_bruno\" for hierarchy \"set_alarme_bruno:inst31\"" {  } { { "testecontdisp.bdf" "inst31" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 776 -384 -208 952 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_bruno.vhd(89) " "VHDL Process Statement warning at set_alarme_bruno.vhd(89): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_bruno.vhd(90) " "VHDL Process Statement warning at set_alarme_bruno.vhd(90): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_bruno.vhd(91) " "VHDL Process Statement warning at set_alarme_bruno.vhd(91): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_bruno.vhd(92) " "VHDL Process Statement warning at set_alarme_bruno.vhd(92): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_bruno.vhd(93) " "VHDL Process Statement warning at set_alarme_bruno.vhd(93): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_bruno.vhd(94) " "VHDL Process Statement warning at set_alarme_bruno.vhd(94): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814901 "|testecontdisp|set_alarme_bruno:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:inst4 " "Elaborating entity \"menu\" for hierarchy \"menu:inst4\"" {  } { { "testecontdisp.bdf" "inst4" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 72 688 848 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena menu.vhd(17) " "VHDL Process Statement warning at menu.vhd(17): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814903 "|testecontdisp|menu:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena menu.vhd(23) " "VHDL Process Statement warning at menu.vhd(23): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814903 "|testecontdisp|menu:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor2s divisor2s:inst1 " "Elaborating entity \"divisor2s\" for hierarchy \"divisor2s:inst1\"" {  } { { "testecontdisp.bdf" "inst1" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 72 272 416 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_victor comparador_victor:inst12 " "Elaborating entity \"comparador_victor\" for hierarchy \"comparador_victor:inst12\"" {  } { { "testecontdisp.bdf" "inst12" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 552 592 744 888 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814905 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador_victor.vhd(24) " "VHDL Process Statement warning at comparador_victor.vhd(24): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsl comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"fsl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsh comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"fsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fml comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"fml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmh comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"fmh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814906 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhl comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"fhl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhh comparador_victor.vhd(26) " "VHDL Process Statement warning at comparador_victor.vhd(26): signal \"fhh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador_victor.vhd(31) " "VHDL Process Statement warning at comparador_victor.vhd(31): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 comparador_victor.vhd(33) " "VHDL Process Statement warning at comparador_victor.vhd(33): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 comparador_victor.vhd(38) " "VHDL Process Statement warning at comparador_victor.vhd(38): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_victor.vhd(38) " "VHDL Process Statement warning at comparador_victor.vhd(38): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 comparador_victor.vhd(43) " "VHDL Process Statement warning at comparador_victor.vhd(43): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_victor.vhd(43) " "VHDL Process Statement warning at comparador_victor.vhd(43): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_victor.vhd(43) " "VHDL Process Statement warning at comparador_victor.vhd(43): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comparador_victor.vhd(48) " "VHDL Process Statement warning at comparador_victor.vhd(48): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_victor.vhd(48) " "VHDL Process Statement warning at comparador_victor.vhd(48): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_victor.vhd(48) " "VHDL Process Statement warning at comparador_victor.vhd(48): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_victor.vhd(48) " "VHDL Process Statement warning at comparador_victor.vhd(48): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_victor.vhd(53) " "VHDL Process Statement warning at comparador_victor.vhd(53): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_victor.vhd(53) " "VHDL Process Statement warning at comparador_victor.vhd(53): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_victor.vhd(53) " "VHDL Process Statement warning at comparador_victor.vhd(53): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_victor.vhd(53) " "VHDL Process Statement warning at comparador_victor.vhd(53): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_victor.vhd(55) " "VHDL Process Statement warning at comparador_victor.vhd(55): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_victor.vhd(56) " "VHDL Process Statement warning at comparador_victor.vhd(56): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_victor.vhd(57) " "VHDL Process Statement warning at comparador_victor.vhd(57): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_victor.vhd(58) " "VHDL Process Statement warning at comparador_victor.vhd(58): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814907 "|testecontdisp|comparador_victor:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_victor set_alarme_victor:inst26 " "Elaborating entity \"set_alarme_victor\" for hierarchy \"set_alarme_victor:inst26\"" {  } { { "testecontdisp.bdf" "inst26" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 728 256 432 904 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814908 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_victor.vhd(89) " "VHDL Process Statement warning at set_alarme_victor.vhd(89): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_victor.vhd(90) " "VHDL Process Statement warning at set_alarme_victor.vhd(90): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_victor.vhd(91) " "VHDL Process Statement warning at set_alarme_victor.vhd(91): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_victor.vhd(92) " "VHDL Process Statement warning at set_alarme_victor.vhd(92): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_victor.vhd(93) " "VHDL Process Statement warning at set_alarme_victor.vhd(93): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_victor.vhd(94) " "VHDL Process Statement warning at set_alarme_victor.vhd(94): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814909 "|testecontdisp|set_alarme_victor:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_relogio_feedback contador_relogio_feedback:inst6 " "Elaborating entity \"contador_relogio_feedback\" for hierarchy \"contador_relogio_feedback:inst6\"" {  } { { "testecontdisp.bdf" "inst6" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 496 664 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "testecontdisp.bdf" "inst2" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { -24 312 456 56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hora set_hora:inst5 " "Elaborating entity \"set_hora\" for hierarchy \"set_hora:inst5\"" {  } { { "testecontdisp.bdf" "inst5" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 256 232 408 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_hora.vhd(26) " "VHDL Process Statement warning at set_hora.vhd(26): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_hora.vhd(26) " "VHDL Process Statement warning at set_hora.vhd(26): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr set_hora.vhd(87) " "VHDL Process Statement warning at set_hora.vhd(87): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shr set_hora.vhd(88) " "VHDL Process Statement warning at set_hora.vhd(88): signal \"shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mlr set_hora.vhd(89) " "VHDL Process Statement warning at set_hora.vhd(89): signal \"mlr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mhr set_hora.vhd(90) " "VHDL Process Statement warning at set_hora.vhd(90): signal \"mhr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hlr set_hora.vhd(91) " "VHDL Process Statement warning at set_hora.vhd(91): signal \"hlr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hhr set_hora.vhd(92) " "VHDL Process Statement warning at set_hora.vhd(92): signal \"hhr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_hora.vhd(94) " "VHDL Process Statement warning at set_hora.vhd(94): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_hora.vhd(95) " "VHDL Process Statement warning at set_hora.vhd(95): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_hora.vhd(96) " "VHDL Process Statement warning at set_hora.vhd(96): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_hora.vhd(97) " "VHDL Process Statement warning at set_hora.vhd(97): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_hora.vhd(98) " "VHDL Process Statement warning at set_hora.vhd(98): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814914 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_hora.vhd(99) " "VHDL Process Statement warning at set_hora.vhd(99): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814915 "|testecontdisp|set_hora:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_vinicius comparador_vinicius:inst14 " "Elaborating entity \"comparador_vinicius\" for hierarchy \"comparador_vinicius:inst14\"" {  } { { "testecontdisp.bdf" "inst14" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 544 1216 1368 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814915 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador_vinicius.vhd(24) " "VHDL Process Statement warning at comparador_vinicius.vhd(24): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsl comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"fsl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsh comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"fsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fml comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"fml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmh comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"fmh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhl comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"fhl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhh comparador_vinicius.vhd(26) " "VHDL Process Statement warning at comparador_vinicius.vhd(26): signal \"fhh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador_vinicius.vhd(31) " "VHDL Process Statement warning at comparador_vinicius.vhd(31): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 comparador_vinicius.vhd(33) " "VHDL Process Statement warning at comparador_vinicius.vhd(33): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comparador_vinicius.vhd(38) " "VHDL Process Statement warning at comparador_vinicius.vhd(38): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_vinicius.vhd(38) " "VHDL Process Statement warning at comparador_vinicius.vhd(38): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 comparador_vinicius.vhd(43) " "VHDL Process Statement warning at comparador_vinicius.vhd(43): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814917 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_vinicius.vhd(43) " "VHDL Process Statement warning at comparador_vinicius.vhd(43): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_vinicius.vhd(43) " "VHDL Process Statement warning at comparador_vinicius.vhd(43): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 comparador_vinicius.vhd(48) " "VHDL Process Statement warning at comparador_vinicius.vhd(48): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_vinicius.vhd(48) " "VHDL Process Statement warning at comparador_vinicius.vhd(48): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_vinicius.vhd(48) " "VHDL Process Statement warning at comparador_vinicius.vhd(48): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_vinicius.vhd(48) " "VHDL Process Statement warning at comparador_vinicius.vhd(48): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_vinicius.vhd(53) " "VHDL Process Statement warning at comparador_vinicius.vhd(53): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_vinicius.vhd(53) " "VHDL Process Statement warning at comparador_vinicius.vhd(53): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_vinicius.vhd(53) " "VHDL Process Statement warning at comparador_vinicius.vhd(53): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_vinicius.vhd(53) " "VHDL Process Statement warning at comparador_vinicius.vhd(53): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador_vinicius.vhd(55) " "VHDL Process Statement warning at comparador_vinicius.vhd(55): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador_vinicius.vhd(56) " "VHDL Process Statement warning at comparador_vinicius.vhd(56): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador_vinicius.vhd(57) " "VHDL Process Statement warning at comparador_vinicius.vhd(57): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador_vinicius.vhd(58) " "VHDL Process Statement warning at comparador_vinicius.vhd(58): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814918 "|testecontdisp|comparador_vinicius:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_vinicius set_alarme_vinicius:inst27 " "Elaborating entity \"set_alarme_vinicius\" for hierarchy \"set_alarme_vinicius:inst27\"" {  } { { "testecontdisp.bdf" "inst27" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 720 880 1056 896 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814919 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_vinicius.vhd(89) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(89): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_vinicius.vhd(90) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(90): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_vinicius.vhd(91) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(91): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_vinicius.vhd(92) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(92): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_vinicius.vhd(93) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(93): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_vinicius.vhd(94) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(94): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814920 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_3favs_botoes lcd_example_3favs_botoes:inst " "Elaborating entity \"lcd_example_3favs_botoes\" for hierarchy \"lcd_example_3favs_botoes:inst\"" {  } { { "testecontdisp.bdf" "inst" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361814924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_3favs_botoes.vhd(70) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(70): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814925 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_3favs_botoes.vhd(71) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(71): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814925 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_3favs_botoes.vhd(72) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(72): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814926 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_3favs_botoes.vhd(73) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(73): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814926 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_3favs_botoes.vhd(74) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(74): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814926 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_3favs_botoes.vhd(75) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(75): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814926 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulso lcd_example_3favs_botoes.vhd(84) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(84): signal \"pulso\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814926 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button lcd_example_3favs_botoes.vhd(85) " "VHDL Process Statement warning at lcd_example_3favs_botoes.vhd(85): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618361814926 "|testecontdisp|lcd_example_3favs_botoes:inst"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[0\] set_hora:inst5\|sh\[0\]~_emulated set_hora:inst5\|sh\[0\]~1 " "Register \"set_hora:inst5\|sh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[0\]~_emulated\" and latch \"set_hora:inst5\|sh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|sh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[1\] set_hora:inst5\|sh\[1\]~_emulated set_hora:inst5\|sh\[1\]~5 " "Register \"set_hora:inst5\|sh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[1\]~_emulated\" and latch \"set_hora:inst5\|sh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|sh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[2\] set_hora:inst5\|sh\[2\]~_emulated set_hora:inst5\|sh\[2\]~9 " "Register \"set_hora:inst5\|sh\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[2\]~_emulated\" and latch \"set_hora:inst5\|sh\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|sh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[0\] set_hora:inst5\|mh\[0\]~_emulated set_hora:inst5\|mh\[0\]~1 " "Register \"set_hora:inst5\|mh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[0\]~_emulated\" and latch \"set_hora:inst5\|mh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|mh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[1\] set_hora:inst5\|mh\[1\]~_emulated set_hora:inst5\|mh\[1\]~5 " "Register \"set_hora:inst5\|mh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[1\]~_emulated\" and latch \"set_hora:inst5\|mh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|mh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[2\] set_hora:inst5\|mh\[2\]~_emulated set_hora:inst5\|mh\[2\]~9 " "Register \"set_hora:inst5\|mh\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[2\]~_emulated\" and latch \"set_hora:inst5\|mh\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|mh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hh\[0\] set_hora:inst5\|hh\[0\]~_emulated set_hora:inst5\|hh\[0\]~1 " "Register \"set_hora:inst5\|hh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hh\[0\]~_emulated\" and latch \"set_hora:inst5\|hh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|hh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hh\[1\] set_hora:inst5\|hh\[1\]~_emulated set_hora:inst5\|hh\[1\]~5 " "Register \"set_hora:inst5\|hh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hh\[1\]~_emulated\" and latch \"set_hora:inst5\|hh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|hh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[0\] set_hora:inst5\|sl\[0\]~_emulated set_hora:inst5\|sl\[0\]~1 " "Register \"set_hora:inst5\|sl\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[0\]~_emulated\" and latch \"set_hora:inst5\|sl\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|sl[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[1\] set_hora:inst5\|sl\[1\]~_emulated set_hora:inst5\|sl\[1\]~5 " "Register \"set_hora:inst5\|sl\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[1\]~_emulated\" and latch \"set_hora:inst5\|sl\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|sl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[2\] set_hora:inst5\|sl\[2\]~_emulated set_hora:inst5\|sl\[2\]~9 " "Register \"set_hora:inst5\|sl\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[2\]~_emulated\" and latch \"set_hora:inst5\|sl\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|sl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[3\] set_hora:inst5\|sl\[3\]~_emulated set_hora:inst5\|sl\[3\]~13 " "Register \"set_hora:inst5\|sl\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[3\]~_emulated\" and latch \"set_hora:inst5\|sl\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|sl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[0\] set_hora:inst5\|ml\[0\]~_emulated set_hora:inst5\|ml\[0\]~1 " "Register \"set_hora:inst5\|ml\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[0\]~_emulated\" and latch \"set_hora:inst5\|ml\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|ml[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[1\] set_hora:inst5\|ml\[1\]~_emulated set_hora:inst5\|ml\[1\]~5 " "Register \"set_hora:inst5\|ml\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[1\]~_emulated\" and latch \"set_hora:inst5\|ml\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|ml[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[2\] set_hora:inst5\|ml\[2\]~_emulated set_hora:inst5\|ml\[2\]~9 " "Register \"set_hora:inst5\|ml\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[2\]~_emulated\" and latch \"set_hora:inst5\|ml\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|ml[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[3\] set_hora:inst5\|ml\[3\]~_emulated set_hora:inst5\|ml\[3\]~13 " "Register \"set_hora:inst5\|ml\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[3\]~_emulated\" and latch \"set_hora:inst5\|ml\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|ml[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[0\] set_hora:inst5\|hl\[0\]~_emulated set_hora:inst5\|hl\[0\]~1 " "Register \"set_hora:inst5\|hl\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[0\]~_emulated\" and latch \"set_hora:inst5\|hl\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|hl[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[1\] set_hora:inst5\|hl\[1\]~_emulated set_hora:inst5\|hl\[1\]~5 " "Register \"set_hora:inst5\|hl\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[1\]~_emulated\" and latch \"set_hora:inst5\|hl\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|hl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[2\] set_hora:inst5\|hl\[2\]~_emulated set_hora:inst5\|hl\[2\]~9 " "Register \"set_hora:inst5\|hl\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[2\]~_emulated\" and latch \"set_hora:inst5\|hl\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|hl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[3\] set_hora:inst5\|hl\[3\]~_emulated set_hora:inst5\|hl\[3\]~13 " "Register \"set_hora:inst5\|hl\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[3\]~_emulated\" and latch \"set_hora:inst5\|hl\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618361816893 "|testecontdisp|set_hora:inst5|hl[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1618361816893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 24 1640 1816 40 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618361817555 "|testecontdisp|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618361817555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618361817680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618361819475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618361819475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1154 " "Implemented 1154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618361819573 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618361819573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1137 " "Implemented 1137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618361819573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618361819573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 182 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618361819597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:56:59 2021 " "Processing ended: Tue Apr 13 21:56:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618361819597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618361819597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618361819597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618361819597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1618361820869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618361820869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:57:00 2021 " "Processing started: Tue Apr 13 21:57:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618361820869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618361820869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618361820869 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618361820974 ""}
{ "Info" "0" "" "Project  = Projeto2" {  } {  } 0 0 "Project  = Projeto2" 0 0 "Fitter" 0 0 1618361820974 ""}
{ "Info" "0" "" "Revision = Projeto2" {  } {  } 0 0 "Revision = Projeto2" 0 0 "Fitter" 0 0 1618361820974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1618361821061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1618361821062 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618361821075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618361821118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618361821118 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618361821231 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618361821237 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618361821361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618361821361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618361821361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618361821361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618361821367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618361821367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618361821367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618361821367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618361821367 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618361821367 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618361821369 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1618361821844 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618361821846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618361821846 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|combout " "Node \"inst12\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361821852 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|dataa " "Node \"inst12\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361821852 ""}  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1618361821852 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|igual~15\|combout " "Node \"inst3\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361821852 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|igual~15\|dataa " "Node \"inst3\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361821852 ""}  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1618361821852 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst14\|igual~15\|combout " "Node \"inst14\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361821853 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|igual~15\|dataa " "Node \"inst14\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361821853 ""}  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1618361821853 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618361821860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618361821861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618361821861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821953 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { -96 -304 -136 -80 "clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 2063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst11\|result  " "Automatically promoted node debounce:inst11\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst11\|result~5 " "Destination node debounce:inst11\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~0 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~0" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~1 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~1" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~2 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~2" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~3 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~3" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|digito~4 " "Destination node lcd_example_3favs_botoes:inst\|digito~4" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|digito~5 " "Destination node lcd_example_3favs_botoes:inst\|digito~5" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|button " "Destination node lcd_example_3favs_botoes:inst\|button" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618361821953 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst2\|aux  " "Automatically promoted node divisor:inst2\|aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst2\|aux~0 " "Destination node divisor:inst2\|aux~0" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618361821954 ""}  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set_hora:inst5\|process_0~0  " "Automatically promoted node set_hora:inst5\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|digito\[2\] " "Destination node set_hora:inst5\|digito\[2\]" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|digito\[0\] " "Destination node set_hora:inst5\|digito\[0\]" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|sh\[0\]~2 " "Destination node set_hora:inst5\|sh\[0\]~2" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|sh\[1\]~6 " "Destination node set_hora:inst5\|sh\[1\]~6" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|sh\[2\]~10 " "Destination node set_hora:inst5\|sh\[2\]~10" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|mh\[0\]~2 " "Destination node set_hora:inst5\|mh\[0\]~2" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|mh\[1\]~6 " "Destination node set_hora:inst5\|mh\[1\]~6" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|mh\[2\]~10 " "Destination node set_hora:inst5\|mh\[2\]~10" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|hh\[0\]~2 " "Destination node set_hora:inst5\|hh\[0\]~2" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_hora:inst5\|hh\[1\]~6 " "Destination node set_hora:inst5\|hh\[1\]~6" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1618361821954 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618361821954 ""}  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_example_3favs_botoes:inst\|button  " "Automatically promoted node lcd_example_3favs_botoes:inst\|button " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821954 ""}  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst10\|result  " "Automatically promoted node debounce:inst10\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst10\|result~5 " "Destination node debounce:inst10\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~0 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~0" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|botao\[3\]\[31\]~1 " "Destination node lcd_example_3favs_botoes:inst\|botao\[3\]\[31\]~1" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~1 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~1" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|botao\[0\]\[31\]~6 " "Destination node lcd_example_3favs_botoes:inst\|botao\[0\]\[31\]~6" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~2 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~2" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|botao\[2\]\[31\]~11 " "Destination node lcd_example_3favs_botoes:inst\|botao\[2\]\[31\]~11" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder3~3 " "Destination node lcd_example_3favs_botoes:inst\|Decoder3~3" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|botao\[1\]\[31\]~16 " "Destination node lcd_example_3favs_botoes:inst\|botao\[1\]\[31\]~16" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|digito~4 " "Destination node lcd_example_3favs_botoes:inst\|digito~4" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1618361821954 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618361821954 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst8\|result  " "Automatically promoted node debounce:inst8\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "menu:inst4\|process_0~0 " "Destination node menu:inst4\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "menu:inst4\|aux\[1\]~1 " "Destination node menu:inst4\|aux\[1\]~1" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst8\|result~5 " "Destination node debounce:inst8\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|digito~0 " "Destination node lcd_example_3favs_botoes:inst\|digito~0" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|digito~1 " "Destination node lcd_example_3favs_botoes:inst\|digito~1" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|botao\[3\]\[31\]~0 " "Destination node lcd_example_3favs_botoes:inst\|botao\[3\]\[31\]~0" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|digito~2 " "Destination node lcd_example_3favs_botoes:inst\|digito~2" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|digito~3 " "Destination node lcd_example_3favs_botoes:inst\|digito~3" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|Decoder1~0 " "Destination node lcd_example_3favs_botoes:inst\|Decoder1~0" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_example_3favs_botoes:inst\|botao\[0\]\[31\]~5 " "Destination node lcd_example_3favs_botoes:inst\|botao\[0\]\[31\]~5" {  } { { "lcd_example_3favs_botoes.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs_botoes.vhd" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1618361821955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618361821955 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst9\|result  " "Automatically promoted node debounce:inst9\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemML\[3\] " "Destination node contador_relogio_feedback:inst6\|contagemML\[3\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemML\[2\] " "Destination node contador_relogio_feedback:inst6\|contagemML\[2\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemML\[1\] " "Destination node contador_relogio_feedback:inst6\|contagemML\[1\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemSH\[0\] " "Destination node contador_relogio_feedback:inst6\|contagemSH\[0\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemSH\[1\] " "Destination node contador_relogio_feedback:inst6\|contagemSH\[1\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemSH\[2\] " "Destination node contador_relogio_feedback:inst6\|contagemSH\[2\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemMH\[0\] " "Destination node contador_relogio_feedback:inst6\|contagemMH\[0\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemMH\[1\] " "Destination node contador_relogio_feedback:inst6\|contagemMH\[1\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_relogio_feedback:inst6\|contagemMH\[2\] " "Destination node contador_relogio_feedback:inst6\|contagemMH\[2\]" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_alarme_vinicius:inst27\|edicao " "Destination node set_alarme_vinicius:inst27\|edicao" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618361821956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1618361821956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618361821956 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618361821956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618361822213 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618361822215 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618361822215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618361822217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618361822219 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618361822221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618361822221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618361822223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618361822349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1618361822350 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618361822350 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[0\] " "Node \"dig\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[1\] " "Node \"dig\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[2\] " "Node \"dig\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[3\] " "Node \"dig\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[0\] " "Node \"saida\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[1\] " "Node \"saida\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[2\] " "Node \"saida\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[3\] " "Node \"saida\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[4\] " "Node \"saida\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[5\] " "Node \"saida\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[6\] " "Node \"saida\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1618361822384 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1618361822384 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618361822384 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1618361822389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618361822876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618361823248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618361823267 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618361826077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618361826077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618361826439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.5% " "4e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1618361828398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1618361828741 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618361828741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1618361832498 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618361832498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618361832502 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.64 " "Total time spent on timing analysis during the Fitter is 3.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618361832633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618361832644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618361832873 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618361832874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618361833151 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618361833601 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1618361833813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudo/Eletronica_Digital/P2/output_files/Projeto2.fit.smsg " "Generated suppressed messages file D:/Estudo/Eletronica_Digital/P2/output_files/Projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618361833909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5522 " "Peak virtual memory: 5522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618361834397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:57:14 2021 " "Processing ended: Tue Apr 13 21:57:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618361834397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618361834397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618361834397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618361834397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618361835437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618361835438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:57:15 2021 " "Processing started: Tue Apr 13 21:57:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618361835438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618361835438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618361835438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1618361835735 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618361836055 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618361836070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618361836202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:57:16 2021 " "Processing ended: Tue Apr 13 21:57:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618361836202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618361836202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618361836202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618361836202 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618361836829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618361837472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618361837473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:57:17 2021 " "Processing started: Tue Apr 13 21:57:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618361837473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1618361837473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto2 -c Projeto2 " "Command: quartus_sta Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1618361837473 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1618361837588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1618361837765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1618361837765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361837809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361837809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1618361837972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1618361838006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361838007 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst2\|aux divisor:inst2\|aux " "create_clock -period 1.000 -name divisor:inst2\|aux divisor:inst2\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618361838010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst11\|result debounce:inst11\|result " "create_clock -period 1.000 -name debounce:inst11\|result debounce:inst11\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618361838010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst10\|result debounce:inst10\|result " "create_clock -period 1.000 -name debounce:inst10\|result debounce:inst10\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618361838010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618361838010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor2s:inst1\|aux divisor2s:inst1\|aux " "create_clock -period 1.000 -name divisor2s:inst1\|aux divisor2s:inst1\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618361838010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst9\|result debounce:inst9\|result " "create_clock -period 1.000 -name debounce:inst9\|result debounce:inst9\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618361838010 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst8\|result debounce:inst8\|result " "create_clock -period 1.000 -name debounce:inst8\|result debounce:inst8\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618361838010 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618361838010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|igual~15\|combout " "Node \"inst3\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361838013 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|igual~15\|datab " "Node \"inst3\|igual~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361838013 ""}  } { { "comparador_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_bruno.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1618361838013 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst14\|igual~15\|combout " "Node \"inst14\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361838013 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|igual~15\|datab " "Node \"inst14\|igual~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361838013 ""}  } { { "comparador_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_vinicius.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1618361838013 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|combout " "Node \"inst12\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361838013 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|dataa " "Node \"inst12\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618361838013 ""}  } { { "comparador_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador_victor.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1618361838013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1618361838018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618361838021 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1618361838022 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618361838032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618361838149 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618361838149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.995 " "Worst-case setup slack is -9.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.995           -1297.916 clock  " "   -9.995           -1297.916 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.413             -24.656 divisor2s:inst1\|aux  " "   -8.413             -24.656 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.323            -156.998 debounce:inst10\|result  " "   -7.323            -156.998 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.246            -141.019 debounce:inst8\|result  " "   -7.246            -141.019 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.527            -170.685 debounce:inst9\|result  " "   -6.527            -170.685 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.363            -389.937 debounce:inst11\|result  " "   -6.363            -389.937 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.977             -91.353 divisor:inst2\|aux  " "   -4.977             -91.353 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361838154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.065 " "Worst-case hold slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.087 debounce:inst11\|result  " "   -0.065              -0.087 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 debounce:inst9\|result  " "   -0.001              -0.001 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clock  " "    0.432               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 debounce:inst10\|result  " "    0.436               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 divisor2s:inst1\|aux  " "    0.441               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 divisor:inst2\|aux  " "    0.453               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 debounce:inst8\|result  " "    0.454               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361838174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.424 " "Worst-case recovery slack is -8.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.424             -25.118 divisor2s:inst1\|aux  " "   -8.424             -25.118 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.922             -19.941 debounce:inst9\|result  " "   -6.922             -19.941 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.374             -85.502 debounce:inst11\|result  " "   -6.374             -85.502 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.245             -17.996 debounce:inst8\|result  " "   -6.245             -17.996 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.082             -41.054 debounce:inst10\|result  " "   -6.082             -41.054 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361838188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.109 " "Worst-case removal slack is -0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -2.165 debounce:inst11\|result  " "   -0.109              -2.165 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 debounce:inst10\|result  " "    0.552               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 debounce:inst8\|result  " "    0.803               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.594               0.000 debounce:inst9\|result  " "    1.594               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.272               0.000 divisor2s:inst1\|aux  " "    2.272               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361838200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -380.698 clock  " "   -3.000            -380.698 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -150.187 debounce:inst11\|result  " "   -1.487            -150.187 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.071 debounce:inst10\|result  " "   -1.487             -49.071 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 debounce:inst8\|result  " "   -1.487             -31.227 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 debounce:inst9\|result  " "   -1.487             -31.227 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 divisor:inst2\|aux  " "   -1.487             -29.740 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 divisor2s:inst1\|aux  " "   -1.487              -4.461 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361838209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361838209 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618361838551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618361838579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618361838898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618361839041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618361839073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618361839073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.377 " "Worst-case setup slack is -9.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.377           -1183.803 clock  " "   -9.377           -1183.803 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.841             -22.951 divisor2s:inst1\|aux  " "   -7.841             -22.951 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.880            -147.989 debounce:inst10\|result  " "   -6.880            -147.989 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.816            -133.057 debounce:inst8\|result  " "   -6.816            -133.057 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.181            -162.890 debounce:inst9\|result  " "   -6.181            -162.890 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.994            -376.392 debounce:inst11\|result  " "   -5.994            -376.392 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.577             -86.682 divisor:inst2\|aux  " "   -4.577             -86.682 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.179 " "Worst-case hold slack is -0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.336 debounce:inst11\|result  " "   -0.179              -0.336 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -0.186 debounce:inst9\|result  " "   -0.104              -0.186 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 divisor2s:inst1\|aux  " "    0.364               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clock  " "    0.381               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 debounce:inst10\|result  " "    0.399               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 divisor:inst2\|aux  " "    0.402               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 debounce:inst8\|result  " "    0.405               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.806 " "Worst-case recovery slack is -7.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.806             -23.216 divisor2s:inst1\|aux  " "   -7.806             -23.216 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.512             -18.741 debounce:inst9\|result  " "   -6.512             -18.741 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.025             -81.311 debounce:inst11\|result  " "   -6.025             -81.311 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.911             -17.006 debounce:inst8\|result  " "   -5.911             -17.006 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.760             -39.797 debounce:inst10\|result  " "   -5.760             -39.797 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.102 " "Worst-case removal slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -2.021 debounce:inst11\|result  " "   -0.102              -2.021 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 debounce:inst10\|result  " "    0.490               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 debounce:inst8\|result  " "    0.699               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 debounce:inst9\|result  " "    1.409               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.085               0.000 divisor2s:inst1\|aux  " "    2.085               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -380.698 clock  " "   -3.000            -380.698 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -150.187 debounce:inst11\|result  " "   -1.487            -150.187 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.071 debounce:inst10\|result  " "   -1.487             -49.071 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 debounce:inst8\|result  " "   -1.487             -31.227 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 debounce:inst9\|result  " "   -1.487             -31.227 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 divisor:inst2\|aux  " "   -1.487             -29.740 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 divisor2s:inst1\|aux  " "   -1.487              -4.461 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839137 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618361839574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618361839711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618361839727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618361839727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.199 " "Worst-case setup slack is -4.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.199            -438.162 clock  " "   -4.199            -438.162 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.593             -10.517 divisor2s:inst1\|aux  " "   -3.593             -10.517 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.721             -56.714 debounce:inst10\|result  " "   -2.721             -56.714 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676             -51.836 debounce:inst8\|result  " "   -2.676             -51.836 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.318             -57.027 debounce:inst9\|result  " "   -2.318             -57.027 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218            -121.452 debounce:inst11\|result  " "   -2.218            -121.452 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.687             -29.774 divisor:inst2\|aux  " "   -1.687             -29.774 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 clock  " "    0.096               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 debounce:inst11\|result  " "    0.114               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 debounce:inst9\|result  " "    0.157               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 divisor2s:inst1\|aux  " "    0.180               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 debounce:inst10\|result  " "    0.185               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 debounce:inst8\|result  " "    0.185               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 divisor:inst2\|aux  " "    0.186               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.605 " "Worst-case recovery slack is -3.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.605             -10.779 divisor2s:inst1\|aux  " "   -3.605             -10.779 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.652              -7.609 debounce:inst9\|result  " "   -2.652              -7.609 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383             -29.154 debounce:inst11\|result  " "   -2.383             -29.154 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324              -6.643 debounce:inst8\|result  " "   -2.324              -6.643 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.206             -12.400 debounce:inst10\|result  " "   -2.206             -12.400 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.100 " "Worst-case removal slack is -0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -1.989 debounce:inst11\|result  " "   -0.100              -1.989 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 debounce:inst10\|result  " "    0.279               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 debounce:inst8\|result  " "    0.349               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 debounce:inst9\|result  " "    0.741               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 divisor2s:inst1\|aux  " "    0.957               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -274.941 clock  " "   -3.000            -274.941 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -101.000 debounce:inst11\|result  " "   -1.000            -101.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 debounce:inst10\|result  " "   -1.000             -33.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 debounce:inst8\|result  " "   -1.000             -21.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 debounce:inst9\|result  " "   -1.000             -21.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 divisor:inst2\|aux  " "   -1.000             -20.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 divisor2s:inst1\|aux  " "   -1.000              -3.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618361839822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618361839822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618361840878 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618361840878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618361841066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:57:21 2021 " "Processing ended: Tue Apr 13 21:57:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618361841066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618361841066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618361841066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618361841066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1618361842212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618361842212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:57:22 2021 " "Processing started: Tue Apr 13 21:57:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618361842212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618361842212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618361842212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1618361842678 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto2.vho D:/Estudo/Eletronica_Digital/P2/ simulation " "Generated file Projeto2.vho in folder \"D:/Estudo/Eletronica_Digital/P2/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1618361842888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618361842915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:57:22 2021 " "Processing ended: Tue Apr 13 21:57:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618361842915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618361842915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618361842915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618361842915 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 230 s " "Quartus Prime Full Compilation was successful. 0 errors, 230 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618361843581 ""}
