--NB1_cs11a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs11a[0] at LC_X28_Y21_N8
--operation mode is normal

NB1_cs11a[0]_carry_eqn = (!PB1L91 & PB1L13) # (PB1L91 & PB1L23);
NB1_cs11a[0] = N6_safe_q[8] $ NB1_cs11a[0]_carry_eqn $ !NB1_dffe10a[8];


--NB1_cs13a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[8] at LC_X24_Y21_N8
--operation mode is normal

NB1_cs13a[8]_carry_eqn = (!NB1L33 & NB1L64) # (NB1L33 & NB1L74);
NB1_cs13a[8] = !NB1_cs13a[8]_carry_eqn & (NB1_dffe6a[8] $ !NB1_dffe9a[8]);

--B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42] at LC_X24_Y21_N8
--operation mode is normal

B1_acq_trigger_in_reg[42] = AMPP_FUNCTION(clk_i, NB1_dffe6a[8], NB1_dffe9a[8], VCC, NB1L33, NB1L64, NB1L74);


--NB1L64 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[7]~COUT0 at LC_X24_Y21_N7
--operation mode is arithmetic

NB1L64_cout_0 = NB1_dffe6a[7] $ NB1_dffe9a[7] # !NB1L24;
NB1L64 = CARRY(NB1L64_cout_0);

--NB1L74 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[7]~COUT1 at LC_X24_Y21_N7
--operation mode is arithmetic

NB1L74_cout_1 = NB1_dffe6a[7] $ NB1_dffe9a[7] # !NB1L34;
NB1L74 = CARRY(NB1L74_cout_1);


--NB1L24 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[6]~COUT0 at LC_X24_Y21_N6
--operation mode is arithmetic

NB1L24_cout_0 = !NB1L83 & (NB1_dffe9a[6] $ !NB1_dffe6a[6]);
NB1L24 = CARRY(NB1L24_cout_0);

--NB1L34 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[6]~COUT1 at LC_X24_Y21_N6
--operation mode is arithmetic

NB1L34_cout_1 = !NB1L93 & (NB1_dffe9a[6] $ !NB1_dffe6a[6]);
NB1L34 = CARRY(NB1L34_cout_1);


--NB1L83 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[5]~COUT0 at LC_X24_Y21_N5
--operation mode is arithmetic

NB1L83_cout_0 = NB1_dffe6a[5] $ NB1_dffe9a[5] # !NB1L33;
NB1L83 = CARRY(NB1L83_cout_0);

--NB1L93 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[5]~COUT1 at LC_X24_Y21_N5
--operation mode is arithmetic

NB1L93_cout_1 = NB1_dffe6a[5] $ NB1_dffe9a[5] # !NB1L33;
NB1L93 = CARRY(NB1L93_cout_1);


--NB1L33 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[4]~COUT at LC_X24_Y21_N4
--operation mode is arithmetic

NB1L33 = NB1L43;


--NB1L03 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[3]~COUT0 at LC_X24_Y21_N3
--operation mode is arithmetic

NB1L03_cout_0 = NB1_dffe9a[3] $ NB1_dffe6a[3] # !NB1L62;
NB1L03 = CARRY(NB1L03_cout_0);

--NB1L13 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[3]~COUT1 at LC_X24_Y21_N3
--operation mode is arithmetic

NB1L13_cout_1 = NB1_dffe9a[3] $ NB1_dffe6a[3] # !NB1L72;
NB1L13 = CARRY(NB1L13_cout_1);


--NB1L62 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[2]~COUT0 at LC_X24_Y21_N2
--operation mode is arithmetic

NB1L62_cout_0 = !NB1L22 & (NB1_dffe9a[2] $ !NB1_dffe6a[2]);
NB1L62 = CARRY(NB1L62_cout_0);

--NB1L72 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[2]~COUT1 at LC_X24_Y21_N2
--operation mode is arithmetic

NB1L72_cout_1 = !NB1L32 & (NB1_dffe9a[2] $ !NB1_dffe6a[2]);
NB1L72 = CARRY(NB1L72_cout_1);


--NB1L22 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[1]~COUT0 at LC_X24_Y21_N1
--operation mode is arithmetic

NB1L22_cout_0 = NB1_dffe6a[1] $ NB1_dffe9a[1] # !NB1L81;
NB1L22 = CARRY(NB1L22_cout_0);

--NB1L32 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[1]~COUT1 at LC_X24_Y21_N1
--operation mode is arithmetic

NB1L32_cout_1 = NB1_dffe6a[1] $ NB1_dffe9a[1] # !NB1L91;
NB1L32 = CARRY(NB1L32_cout_1);


--NB1L81 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[0]~COUT0 at LC_X24_Y21_N0
--operation mode is arithmetic

NB1L81_cout_0 = NB1_dffe6a[0] $ !NB1_dffe9a[0];
NB1L81 = CARRY(NB1L81_cout_0);

--NB1L91 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs13a[0]~COUT1 at LC_X24_Y21_N0
--operation mode is arithmetic

NB1L91_cout_1 = NB1_dffe6a[0] $ !NB1_dffe9a[0];
NB1L91 = CARRY(NB1L91_cout_1);


--NB1_dffe6a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[8] at LC_X23_Y21_N8
--operation mode is normal

NB1_dffe6a[8]_carry_eqn = (!NB1L9 & NB1L07) # (NB1L9 & NB1L17);
NB1_dffe6a[8]_lut_out = NB1_dffe6a[8]_carry_eqn $ !NB1_dffe6a[8];
NB1_dffe6a[8] = DFFEA(NB1_dffe6a[8]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--N6_safe_q[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X32_Y22_N8
--operation mode is normal

N6_safe_q[8]_carry_eqn = (!N6L11 & N6L24) # (N6L11 & N6L34);
N6_safe_q[8]_lut_out = N6_safe_q[8] $ (GB1L831 & !N6_safe_q[8]_carry_eqn);
N6_safe_q[8] = DFFEA(N6_safe_q[8]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--N6_safe_q[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X32_Y22_N7
--operation mode is arithmetic

N6_safe_q[7]_carry_eqn = (!N6L11 & N6L93) # (N6L11 & N6L04);
N6_safe_q[7]_lut_out = N6_safe_q[7] $ (GB1L831 & N6_safe_q[7]_carry_eqn);
N6_safe_q[7] = DFFEA(N6_safe_q[7]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L24 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X32_Y22_N7
--operation mode is arithmetic

N6L24_cout_0 = !N6L93 # !N6_safe_q[7];
N6L24 = CARRY(N6L24_cout_0);

--N6L34 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X32_Y22_N7
--operation mode is arithmetic

N6L34_cout_1 = !N6L04 # !N6_safe_q[7];
N6L34 = CARRY(N6L34_cout_1);


--N6_safe_q[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X32_Y22_N6
--operation mode is arithmetic

N6_safe_q[6]_carry_eqn = (!N6L11 & N6L63) # (N6L11 & N6L73);
N6_safe_q[6]_lut_out = N6_safe_q[6] $ (GB1L831 & !N6_safe_q[6]_carry_eqn);
N6_safe_q[6] = DFFEA(N6_safe_q[6]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L93 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X32_Y22_N6
--operation mode is arithmetic

N6L93_cout_0 = N6_safe_q[6] & !N6L63;
N6L93 = CARRY(N6L93_cout_0);

--N6L04 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X32_Y22_N6
--operation mode is arithmetic

N6L04_cout_1 = N6_safe_q[6] & !N6L73;
N6L04 = CARRY(N6L04_cout_1);


--N6_safe_q[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X32_Y22_N5
--operation mode is arithmetic

N6_safe_q[5]_carry_eqn = (!N6L11 & GND) # (N6L11 & VCC);
N6_safe_q[5]_lut_out = N6_safe_q[5] $ (GB1L831 & N6_safe_q[5]_carry_eqn);
N6_safe_q[5] = DFFEA(N6_safe_q[5]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L63 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X32_Y22_N5
--operation mode is arithmetic

N6L63_cout_0 = !N6L11 # !N6_safe_q[5];
N6L63 = CARRY(N6L63_cout_0);

--N6L73 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X32_Y22_N5
--operation mode is arithmetic

N6L73_cout_1 = !N6L11 # !N6_safe_q[5];
N6L73 = CARRY(N6L73_cout_1);


--N6_safe_q[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X32_Y22_N4
--operation mode is arithmetic

N6_safe_q[4]_lut_out = N6_safe_q[4] $ (GB1L831 & !N6L03);
N6_safe_q[4] = DFFEA(N6_safe_q[4]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L11 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X32_Y22_N4
--operation mode is arithmetic

N6L11 = N6L33;


--N6_safe_q[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X32_Y22_N3
--operation mode is arithmetic

N6_safe_q[3]_lut_out = N6_safe_q[3] $ (GB1L831 & N6L72);
N6_safe_q[3] = DFFEA(N6_safe_q[3]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L03 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X32_Y22_N3
--operation mode is arithmetic

N6L03_cout_0 = !N6L72 # !N6_safe_q[3];
N6L03 = CARRY(N6L03_cout_0);

--N6L13 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X32_Y22_N3
--operation mode is arithmetic

N6L13_cout_1 = !N6L82 # !N6_safe_q[3];
N6L13 = CARRY(N6L13_cout_1);


--N6_safe_q[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X32_Y22_N2
--operation mode is arithmetic

N6_safe_q[2]_lut_out = N6_safe_q[2] $ (GB1L831 & !N6L42);
N6_safe_q[2] = DFFEA(N6_safe_q[2]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L72 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X32_Y22_N2
--operation mode is arithmetic

N6L72_cout_0 = N6_safe_q[2] & !N6L42;
N6L72 = CARRY(N6L72_cout_0);

--N6L82 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X32_Y22_N2
--operation mode is arithmetic

N6L82_cout_1 = N6_safe_q[2] & !N6L52;
N6L82 = CARRY(N6L82_cout_1);


--N6_safe_q[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X32_Y22_N1
--operation mode is arithmetic

N6_safe_q[1]_lut_out = N6_safe_q[1] $ (GB1L831 & N6L12);
N6_safe_q[1] = DFFEA(N6_safe_q[1]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L42 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X32_Y22_N1
--operation mode is arithmetic

N6L42_cout_0 = !N6L12 # !N6_safe_q[1];
N6L42 = CARRY(N6L42_cout_0);

--N6L52 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X32_Y22_N1
--operation mode is arithmetic

N6L52_cout_1 = !N6L22 # !N6_safe_q[1];
N6L52 = CARRY(N6L52_cout_1);


--N6_safe_q[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X32_Y22_N0
--operation mode is arithmetic

N6_safe_q[0]_lut_out = GB1L831 $ N6_safe_q[0];
N6_safe_q[0] = DFFEA(N6_safe_q[0]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );

--N6L12 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X32_Y22_N0
--operation mode is arithmetic

N6L12_cout_0 = N6_safe_q[0];
N6L12 = CARRY(N6L12_cout_0);

--N6L22 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|lpm_counter:cntr2|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X32_Y22_N0
--operation mode is arithmetic

N6L22_cout_1 = N6_safe_q[0];
N6L22 = CARRY(N6L22_cout_1);


--PB1L13 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[7]~COUT0 at LC_X28_Y21_N7
--operation mode is arithmetic

PB1L13_cout_0 = NB1_dffe10a[7] & (!PB1L82 # !N6_safe_q[7]) # !NB1_dffe10a[7] & !N6_safe_q[7] & !PB1L82;
PB1L13 = CARRY(PB1L13_cout_0);

--PB1L23 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[7]~COUT1 at LC_X28_Y21_N7
--operation mode is arithmetic

PB1L23_cout_1 = NB1_dffe10a[7] & (!PB1L92 # !N6_safe_q[7]) # !NB1_dffe10a[7] & !N6_safe_q[7] & !PB1L92;
PB1L23 = CARRY(PB1L23_cout_1);


--PB1L82 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[6]~COUT0 at LC_X28_Y21_N6
--operation mode is arithmetic

PB1L82_cout_0 = N6_safe_q[6] & (!PB1L42 # !NB1_dffe10a[6]) # !N6_safe_q[6] & !NB1_dffe10a[6] & !PB1L42;
PB1L82 = CARRY(PB1L82_cout_0);

--PB1L92 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[6]~COUT1 at LC_X28_Y21_N6
--operation mode is arithmetic

PB1L92_cout_1 = N6_safe_q[6] & (!PB1L52 # !NB1_dffe10a[6]) # !N6_safe_q[6] & !NB1_dffe10a[6] & !PB1L52;
PB1L92 = CARRY(PB1L92_cout_1);


--PB1L42 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[5]~COUT0 at LC_X28_Y21_N5
--operation mode is arithmetic

PB1L42_cout_0 = N6_safe_q[5] & NB1_dffe10a[5] & !PB1L91 # !N6_safe_q[5] & (NB1_dffe10a[5] # !PB1L91);
PB1L42 = CARRY(PB1L42_cout_0);

--PB1L52 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[5]~COUT1 at LC_X28_Y21_N5
--operation mode is arithmetic

PB1L52_cout_1 = N6_safe_q[5] & NB1_dffe10a[5] & !PB1L91 # !N6_safe_q[5] & (NB1_dffe10a[5] # !PB1L91);
PB1L52 = CARRY(PB1L52_cout_1);


--PB1L91 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[4]~COUT at LC_X28_Y21_N4
--operation mode is arithmetic

PB1L91 = PB1L02;


--PB1L61 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[3]~COUT0 at LC_X28_Y21_N3
--operation mode is arithmetic

PB1L61_cout_0 = N6_safe_q[3] & NB1_dffe10a[3] & !PB1L21 # !N6_safe_q[3] & (NB1_dffe10a[3] # !PB1L21);
PB1L61 = CARRY(PB1L61_cout_0);

--PB1L71 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[3]~COUT1 at LC_X28_Y21_N3
--operation mode is arithmetic

PB1L71_cout_1 = N6_safe_q[3] & NB1_dffe10a[3] & !PB1L31 # !N6_safe_q[3] & (NB1_dffe10a[3] # !PB1L31);
PB1L71 = CARRY(PB1L71_cout_1);


--PB1L21 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[2]~COUT0 at LC_X28_Y21_N2
--operation mode is arithmetic

PB1L21_cout_0 = N6_safe_q[2] & (!PB1L8 # !NB1_dffe10a[2]) # !N6_safe_q[2] & !NB1_dffe10a[2] & !PB1L8;
PB1L21 = CARRY(PB1L21_cout_0);

--PB1L31 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[2]~COUT1 at LC_X28_Y21_N2
--operation mode is arithmetic

PB1L31_cout_1 = N6_safe_q[2] & (!PB1L9 # !NB1_dffe10a[2]) # !N6_safe_q[2] & !NB1_dffe10a[2] & !PB1L9;
PB1L31 = CARRY(PB1L31_cout_1);


--PB1L8 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[1]~COUT0 at LC_X28_Y21_N1
--operation mode is arithmetic

PB1L8_cout_0 = N6_safe_q[1] & NB1_dffe10a[1] & !PB1L4 # !N6_safe_q[1] & (NB1_dffe10a[1] # !PB1L4);
PB1L8 = CARRY(PB1L8_cout_0);

--PB1L9 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[1]~COUT1 at LC_X28_Y21_N1
--operation mode is arithmetic

PB1L9_cout_1 = N6_safe_q[1] & NB1_dffe10a[1] & !PB1L5 # !N6_safe_q[1] & (NB1_dffe10a[1] # !PB1L5);
PB1L9 = CARRY(PB1L9_cout_1);


--PB1L4 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[0]~COUT0 at LC_X28_Y21_N0
--operation mode is arithmetic

PB1L4_cout_0 = N6_safe_q[0] # !NB1_dffe10a[0];
PB1L4 = CARRY(PB1L4_cout_0);

--PB1L5 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|add_sub_lb8:add_sub3|add_sub_cella[0]~COUT1 at LC_X28_Y21_N0
--operation mode is arithmetic

PB1L5_cout_1 = N6_safe_q[0] # !NB1_dffe10a[0];
PB1L5 = CARRY(PB1L5_cout_1);


--SB1_q_b[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[0] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[0] = SB1_q_b[0]_PORT_B_data_out[0];

--SB1_q_b[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[7] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[7] = SB1_q_b[0]_PORT_B_data_out[7];

--SB1_q_b[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[6] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[6] = SB1_q_b[0]_PORT_B_data_out[6];

--SB1_q_b[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[5] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[5] = SB1_q_b[0]_PORT_B_data_out[5];

--SB1_q_b[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[4] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[4] = SB1_q_b[0]_PORT_B_data_out[4];

--SB1_q_b[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[3] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[3] = SB1_q_b[0]_PORT_B_data_out[3];

--SB1_q_b[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[2] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[2] = SB1_q_b[0]_PORT_B_data_out[2];

--SB1_q_b[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dpram_b8p:dpram5|altsyncram_tmb1:altsyncram14|q_b[1] at M4K_X37_Y21
SB1_q_b[0]_PORT_A_data_in = BUS(GB1L592, GB1L292, GB1L082, GB1L572, GB1L372, GB1L162, GB1L652, GB1L731);
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_address = BUS(N6_safe_q[0], N6_safe_q[1], N6_safe_q[2], N6_safe_q[3], N6_safe_q[4], N6_safe_q[5], N6_safe_q[6], N6_safe_q[7]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(NB1_dffe6a[0], NB1_dffe6a[1], NB1_dffe6a[2], NB1_dffe6a[3], NB1_dffe6a[4], NB1_dffe6a[5], NB1_dffe6a[6], NB1_dffe6a[7]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GB1L831;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = GLOBAL(clk_i);
SB1_q_b[0]_clock_1 = GLOBAL(TB1__clk0);
 = !NB1_cs13a[8];
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, , SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , );
SB1_q_b[1] = SB1_q_b[0]_PORT_B_data_out[1];


--TB1__clk0 is pll:pll_inst|altpll:altpll_component|_clk0 at PLL_5
TB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clk_i), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--TB1__extclk0 is pll:pll_inst|altpll:altpll_component|_extclk0 at PLL_5
TB1__extclk0 = PLL.EXTCLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clk_i), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--A1L6 is altera_internal_jtag~TDO at ELA_X0_Y15_N0
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L7 is altera_internal_jtag~TMSUTAP at ELA_X0_Y15_N0
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L5 is altera_internal_jtag~TCKUTAP at ELA_X0_Y15_N0
A1L5 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--altera_internal_jtag is altera_internal_jtag at ELA_X0_Y15_N0
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L4 is altera_internal_jtag~SHIFTUSER at ELA_X0_Y15_N0
A1L4 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L2 is altera_internal_jtag~CLKDRUSER at ELA_X0_Y15_N0
A1L2 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);

--A1L8 is altera_internal_jtag~UPDATEUSER at ELA_X0_Y15_N0
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !E1L3Q);


--N5_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X14_Y23_N7
--operation mode is normal

N5_safe_q[7]_carry_eqn = (!N5L11 & N5L73) # (N5L11 & N5L83);
N5_safe_q[7]_lut_out = N5_safe_q[7] $ N5_safe_q[7]_carry_eqn;
N5_safe_q[7] = DFFEA(N5_safe_q[7]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );


--N5_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X14_Y23_N6
--operation mode is arithmetic

N5_safe_q[6]_carry_eqn = (!N5L11 & N5L43) # (N5L11 & N5L53);
N5_safe_q[6]_lut_out = N5_safe_q[6] $ !N5_safe_q[6]_carry_eqn;
N5_safe_q[6] = DFFEA(N5_safe_q[6]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );

--N5L73 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X14_Y23_N6
--operation mode is arithmetic

N5L73_cout_0 = N5_safe_q[6] & !N5L43;
N5L73 = CARRY(N5L73_cout_0);

--N5L83 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X14_Y23_N6
--operation mode is arithmetic

N5L83_cout_1 = N5_safe_q[6] & !N5L53;
N5L83 = CARRY(N5L83_cout_1);


--N5_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X14_Y23_N5
--operation mode is arithmetic

N5_safe_q[5]_carry_eqn = (!N5L11 & GND) # (N5L11 & VCC);
N5_safe_q[5]_lut_out = N5_safe_q[5] $ N5_safe_q[5]_carry_eqn;
N5_safe_q[5] = DFFEA(N5_safe_q[5]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );

--N5L43 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X14_Y23_N5
--operation mode is arithmetic

N5L43_cout_0 = !N5L11 # !N5_safe_q[5];
N5L43 = CARRY(N5L43_cout_0);

--N5L53 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X14_Y23_N5
--operation mode is arithmetic

N5L53_cout_1 = !N5L11 # !N5_safe_q[5];
N5L53 = CARRY(N5L53_cout_1);


--N5_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X14_Y23_N4
--operation mode is arithmetic

N5_safe_q[4]_lut_out = N5_safe_q[4] $ !N5L82;
N5_safe_q[4] = DFFEA(N5_safe_q[4]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );

--N5L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X14_Y23_N4
--operation mode is arithmetic

N5L11 = N5L13;


--N5_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X14_Y23_N3
--operation mode is arithmetic

N5_safe_q[3]_lut_out = N5_safe_q[3] $ N5L52;
N5_safe_q[3] = DFFEA(N5_safe_q[3]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );

--N5L82 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X14_Y23_N3
--operation mode is arithmetic

N5L82_cout_0 = !N5L52 # !N5_safe_q[3];
N5L82 = CARRY(N5L82_cout_0);

--N5L92 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X14_Y23_N3
--operation mode is arithmetic

N5L92_cout_1 = !N5L62 # !N5_safe_q[3];
N5L92 = CARRY(N5L92_cout_1);


--N5_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X14_Y23_N2
--operation mode is arithmetic

N5_safe_q[2]_lut_out = N5_safe_q[2] $ !N5L22;
N5_safe_q[2] = DFFEA(N5_safe_q[2]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );

--N5L52 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X14_Y23_N2
--operation mode is arithmetic

N5L52_cout_0 = N5_safe_q[2] & !N5L22;
N5L52 = CARRY(N5L52_cout_0);

--N5L62 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X14_Y23_N2
--operation mode is arithmetic

N5L62_cout_1 = N5_safe_q[2] & !N5L32;
N5L62 = CARRY(N5L62_cout_1);


--N5_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X14_Y23_N1
--operation mode is arithmetic

N5_safe_q[1]_lut_out = N5_safe_q[1] $ N5L91;
N5_safe_q[1] = DFFEA(N5_safe_q[1]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );

--N5L22 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X14_Y23_N1
--operation mode is arithmetic

N5L22_cout_0 = !N5L91 # !N5_safe_q[1];
N5L22 = CARRY(N5L22_cout_0);

--N5L32 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X14_Y23_N1
--operation mode is arithmetic

N5L32_cout_1 = !N5L02 # !N5_safe_q[1];
N5L32 = CARRY(N5L32_cout_1);


--N5_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X14_Y23_N0
--operation mode is arithmetic

N5_safe_q[0]_lut_out = !N5_safe_q[0];
N5_safe_q[0] = DFFEA(N5_safe_q[0]_lut_out, !GLOBAL(A1L2), !GLOBAL(K1_acq_buf_read_reset), , K1_reduce_nor_6, , );

--N5L91 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X14_Y23_N0
--operation mode is arithmetic

N5L91_cout_0 = N5_safe_q[0];
N5L91 = CARRY(N5L91_cout_0);

--N5L02 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X14_Y23_N0
--operation mode is arithmetic

N5L02_cout_1 = N5_safe_q[0];
N5L02 = CARRY(N5L02_cout_1);


--N4_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X14_Y24_N6
--operation mode is arithmetic

N4_safe_q[6]_carry_eqn = (!N4L11 & N4L53) # (N4L11 & N4L63);
N4_safe_q[6]_lut_out = N4_safe_q[6] $ !N4_safe_q[6]_carry_eqn;
N4_safe_q[6]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[6]_lut_out);
N4_safe_q[6] = DFFEA(N4_safe_q[6]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(K1L2), , , , );

--N4L83 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X14_Y24_N6
--operation mode is arithmetic

N4L83_cout_0 = N4_safe_q[6] & !N4L53;
N4L83 = CARRY(N4L83_cout_0);

--N4L93 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X14_Y24_N6
--operation mode is arithmetic

N4L93_cout_1 = N4_safe_q[6] & !N4L63;
N4L93 = CARRY(N4L93_cout_1);


--N4_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X14_Y24_N5
--operation mode is arithmetic

N4_safe_q[5]_carry_eqn = (!N4L11 & GND) # (N4L11 & VCC);
N4_safe_q[5]_lut_out = N4_safe_q[5] $ N4_safe_q[5]_carry_eqn;
N4_safe_q[5]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[5]_lut_out);
N4_safe_q[5] = DFFEA(N4_safe_q[5]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(K1L2), , , , );

--N4L53 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X14_Y24_N5
--operation mode is arithmetic

N4L53_cout_0 = !N4L11 # !N4_safe_q[5];
N4L53 = CARRY(N4L53_cout_0);

--N4L63 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X14_Y24_N5
--operation mode is arithmetic

N4L63_cout_1 = !N4L11 # !N4_safe_q[5];
N4L63 = CARRY(N4L63_cout_1);


--N4_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X14_Y24_N4
--operation mode is arithmetic

N4_safe_q[4]_lut_out = N4_safe_q[4] $ !N4L92;
N4_safe_q[4]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[4]_lut_out);
N4_safe_q[4] = DFFEA(N4_safe_q[4]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(K1L2), , , , );

--N4L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X14_Y24_N4
--operation mode is arithmetic

N4L11 = N4L23;


--N4_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X14_Y24_N3
--operation mode is arithmetic

N4_safe_q[3]_lut_out = N4_safe_q[3] $ N4L62;
N4_safe_q[3]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[3]_lut_out);
N4_safe_q[3] = DFFEA(N4_safe_q[3]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(K1L2), , , , );

--N4L92 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X14_Y24_N3
--operation mode is arithmetic

N4L92_cout_0 = !N4L62 # !N4_safe_q[3];
N4L92 = CARRY(N4L92_cout_0);

--N4L03 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X14_Y24_N3
--operation mode is arithmetic

N4L03_cout_1 = !N4L72 # !N4_safe_q[3];
N4L03 = CARRY(N4L03_cout_1);


--N4_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X14_Y24_N2
--operation mode is arithmetic

N4_safe_q[2]_lut_out = N4_safe_q[2] $ !N4L32;
N4_safe_q[2]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[2]_lut_out);
N4_safe_q[2] = DFFEA(N4_safe_q[2]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(K1L2), , , , );

--N4L62 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X14_Y24_N2
--operation mode is arithmetic

N4L62_cout_0 = N4_safe_q[2] & !N4L32;
N4L62 = CARRY(N4L62_cout_0);

--N4L72 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X14_Y24_N2
--operation mode is arithmetic

N4L72_cout_1 = N4_safe_q[2] & !N4L42;
N4L72 = CARRY(N4L72_cout_1);


--N4_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X14_Y24_N1
--operation mode is arithmetic

N4_safe_q[1]_lut_out = N4_safe_q[1] $ N4L02;
N4_safe_q[1]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[1]_lut_out);
N4_safe_q[1] = DFFEA(N4_safe_q[1]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(K1L2), , , , );

--N4L32 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X14_Y24_N1
--operation mode is arithmetic

N4L32_cout_0 = !N4L02 # !N4_safe_q[1];
N4L32 = CARRY(N4L32_cout_0);

--N4L42 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X14_Y24_N1
--operation mode is arithmetic

N4L42_cout_1 = !N4L12 # !N4_safe_q[1];
N4L42 = CARRY(N4L42_cout_1);


--N4_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X14_Y24_N0
--operation mode is arithmetic

N4_safe_q[0]_lut_out = !N4_safe_q[0];
N4_safe_q[0]_sload_eqn = (N4_modulus_trigger & ~GND) # (!N4_modulus_trigger & N4_safe_q[0]_lut_out);
N4_safe_q[0] = DFFEA(N4_safe_q[0]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(K1L2), , , , );

--N4L02 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X14_Y24_N0
--operation mode is arithmetic

N4L02_cout_0 = N4_safe_q[0];
N4L02 = CARRY(N4L02_cout_0);

--N4L12 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X14_Y24_N0
--operation mode is arithmetic

N4L12_cout_1 = N4_safe_q[0];
N4L12 = CARRY(N4L12_cout_1);


--N4_modulus_trigger is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|modulus_trigger at LC_X14_Y24_N7
--operation mode is normal

N4_modulus_trigger_carry_eqn = (!N4L11 & N4L83) # (N4L11 & N4L93);
N4_modulus_trigger = N4_modulus_trigger_carry_eqn # !K1_reduce_nor_9;


--L1_q_b[66] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[66] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[66] = L1_q_b[66]_PORT_B_data_out[0];

--L1_q_b[5] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[5] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[5] = L1_q_b[66]_PORT_B_data_out[17];

--L1_q_b[8] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[8] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[8] = L1_q_b[66]_PORT_B_data_out[16];

--L1_q_b[13] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[13] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[13] = L1_q_b[66]_PORT_B_data_out[15];

--L1_q_b[16] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[16] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[16] = L1_q_b[66]_PORT_B_data_out[14];

--L1_q_b[17] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[17] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[17] = L1_q_b[66]_PORT_B_data_out[13];

--L1_q_b[19] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[19] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[19] = L1_q_b[66]_PORT_B_data_out[12];

--L1_q_b[23] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[23] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[23] = L1_q_b[66]_PORT_B_data_out[11];

--L1_q_b[24] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[24] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[24] = L1_q_b[66]_PORT_B_data_out[10];

--L1_q_b[26] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[26] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[26] = L1_q_b[66]_PORT_B_data_out[9];

--L1_q_b[32] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[32] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[32] = L1_q_b[66]_PORT_B_data_out[8];

--L1_q_b[35] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[35] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[35] = L1_q_b[66]_PORT_B_data_out[7];

--L1_q_b[38] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[38] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[38] = L1_q_b[66]_PORT_B_data_out[6];

--L1_q_b[46] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[46] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[46] = L1_q_b[66]_PORT_B_data_out[5];

--L1_q_b[49] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[49] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[49] = L1_q_b[66]_PORT_B_data_out[4];

--L1_q_b[52] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[52] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[52] = L1_q_b[66]_PORT_B_data_out[3];

--L1_q_b[58] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[58] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[58] = L1_q_b[66]_PORT_B_data_out[2];

--L1_q_b[63] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[63] at M4K_X15_Y20
L1_q_b[66]_PORT_A_data_in = BUS(X76_holdff, X6_holdff, X74_holdff, X93_holdff, X63_holdff, X74_holdff, X93_holdff, X63_holdff, X33_holdff, X72_holdff, X52_holdff, X42_holdff, X02_holdff, X81_holdff, X76_holdff, X6_holdff, X76_holdff, X6_holdff);
L1_q_b[66]_PORT_A_data_in_reg = DFFE(L1_q_b[66]_PORT_A_data_in, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[66]_PORT_A_address_reg = DFFE(L1_q_b[66]_PORT_A_address, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[66]_PORT_B_address_reg = DFFE(L1_q_b[66]_PORT_B_address, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_PORT_A_write_enable = G1L4;
L1_q_b[66]_PORT_A_write_enable_reg = DFFE(L1_q_b[66]_PORT_A_write_enable, L1_q_b[66]_clock_0, , , L1_q_b[66]_clock_enable_0);
L1_q_b[66]_PORT_B_read_enable = VCC;
L1_q_b[66]_PORT_B_read_enable_reg = DFFE(L1_q_b[66]_PORT_B_read_enable, L1_q_b[66]_clock_1, , , );
L1_q_b[66]_clock_0 = GLOBAL(clk_i);
L1_q_b[66]_clock_1 = !GLOBAL(A1L2);
L1_q_b[66]_clock_enable_0 = VCC;
L1_q_b[66]_PORT_B_data_out = MEMORY(L1_q_b[66]_PORT_A_data_in_reg, , L1_q_b[66]_PORT_A_address_reg, L1_q_b[66]_PORT_B_address_reg, L1_q_b[66]_PORT_A_write_enable_reg, L1_q_b[66]_PORT_B_read_enable_reg, , , L1_q_b[66]_clock_0, L1_q_b[66]_clock_1, L1_q_b[66]_clock_enable_0, , , );
L1_q_b[63] = L1_q_b[66]_PORT_B_data_out[1];


--L1_q_b[65] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[65] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[65] = L1_q_b[65]_PORT_B_data_out[0];

--L1_q_b[4] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[4] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[4] = L1_q_b[65]_PORT_B_data_out[12];

--L1_q_b[6] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[6] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[6] = L1_q_b[65]_PORT_B_data_out[11];

--L1_q_b[7] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[7] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[7] = L1_q_b[65]_PORT_B_data_out[10];

--L1_q_b[12] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[12] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[12] = L1_q_b[65]_PORT_B_data_out[9];

--L1_q_b[14] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[14] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[14] = L1_q_b[65]_PORT_B_data_out[8];

--L1_q_b[15] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[15] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[15] = L1_q_b[65]_PORT_B_data_out[7];

--L1_q_b[18] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[18] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[18] = L1_q_b[65]_PORT_B_data_out[6];

--L1_q_b[20] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[20] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[20] = L1_q_b[65]_PORT_B_data_out[5];

--L1_q_b[21] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[21] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[21] = L1_q_b[65]_PORT_B_data_out[4];

--L1_q_b[22] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[22] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[22] = L1_q_b[65]_PORT_B_data_out[3];

--L1_q_b[25] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[25] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[25] = L1_q_b[65]_PORT_B_data_out[2];

--L1_q_b[64] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[64] at M4K_X15_Y21
L1_q_b[65]_PORT_A_data_in = BUS(X8_holdff, X7_holdff, X62_holdff, X32_holdff, X22_holdff, X12_holdff, X91_holdff, X8_holdff, X7_holdff, X5_holdff, X8_holdff, X7_holdff, X5_holdff);
L1_q_b[65]_PORT_A_data_in_reg = DFFE(L1_q_b[65]_PORT_A_data_in, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[65]_PORT_A_address_reg = DFFE(L1_q_b[65]_PORT_A_address, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[65]_PORT_B_address_reg = DFFE(L1_q_b[65]_PORT_B_address, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_PORT_A_write_enable = G1L4;
L1_q_b[65]_PORT_A_write_enable_reg = DFFE(L1_q_b[65]_PORT_A_write_enable, L1_q_b[65]_clock_0, , , L1_q_b[65]_clock_enable_0);
L1_q_b[65]_PORT_B_read_enable = VCC;
L1_q_b[65]_PORT_B_read_enable_reg = DFFE(L1_q_b[65]_PORT_B_read_enable, L1_q_b[65]_clock_1, , , );
L1_q_b[65]_clock_0 = GLOBAL(clk_i);
L1_q_b[65]_clock_1 = !GLOBAL(A1L2);
L1_q_b[65]_clock_enable_0 = VCC;
L1_q_b[65]_PORT_B_data_out = MEMORY(L1_q_b[65]_PORT_A_data_in_reg, , L1_q_b[65]_PORT_A_address_reg, L1_q_b[65]_PORT_B_address_reg, L1_q_b[65]_PORT_A_write_enable_reg, L1_q_b[65]_PORT_B_read_enable_reg, , , L1_q_b[65]_clock_0, L1_q_b[65]_clock_1, L1_q_b[65]_clock_enable_0, , , );
L1_q_b[64] = L1_q_b[65]_PORT_B_data_out[1];


--L1_q_b[62] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[62] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[62] = L1_q_b[62]_PORT_B_data_out[0];

--L1_q_b[27] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[27] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[27] = L1_q_b[62]_PORT_B_data_out[17];

--L1_q_b[29] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[29] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[29] = L1_q_b[62]_PORT_B_data_out[16];

--L1_q_b[33] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[33] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[33] = L1_q_b[62]_PORT_B_data_out[15];

--L1_q_b[34] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[34] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[34] = L1_q_b[62]_PORT_B_data_out[14];

--L1_q_b[36] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[36] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[36] = L1_q_b[62]_PORT_B_data_out[13];

--L1_q_b[37] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[37] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[37] = L1_q_b[62]_PORT_B_data_out[12];

--L1_q_b[39] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[39] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[39] = L1_q_b[62]_PORT_B_data_out[11];

--L1_q_b[40] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[40] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[40] = L1_q_b[62]_PORT_B_data_out[10];

--L1_q_b[44] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[44] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[44] = L1_q_b[62]_PORT_B_data_out[9];

--L1_q_b[45] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[45] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[45] = L1_q_b[62]_PORT_B_data_out[8];

--L1_q_b[47] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[47] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[47] = L1_q_b[62]_PORT_B_data_out[7];

--L1_q_b[48] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[48] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[48] = L1_q_b[62]_PORT_B_data_out[6];

--L1_q_b[50] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[50] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[50] = L1_q_b[62]_PORT_B_data_out[5];

--L1_q_b[51] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[51] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[51] = L1_q_b[62]_PORT_B_data_out[4];

--L1_q_b[53] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[53] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[53] = L1_q_b[62]_PORT_B_data_out[3];

--L1_q_b[54] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[54] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[54] = L1_q_b[62]_PORT_B_data_out[2];

--L1_q_b[56] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[56] at M4K_X15_Y23
L1_q_b[62]_PORT_A_data_in = BUS(X5_holdff, X64_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X64_holdff, X54_holdff, X14_holdff, X04_holdff, X83_holdff, X73_holdff, X53_holdff, X43_holdff, X03_holdff, X82_holdff);
L1_q_b[62]_PORT_A_data_in_reg = DFFE(L1_q_b[62]_PORT_A_data_in, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[62]_PORT_A_address_reg = DFFE(L1_q_b[62]_PORT_A_address, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[62]_PORT_B_address_reg = DFFE(L1_q_b[62]_PORT_B_address, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_PORT_A_write_enable = G1L4;
L1_q_b[62]_PORT_A_write_enable_reg = DFFE(L1_q_b[62]_PORT_A_write_enable, L1_q_b[62]_clock_0, , , L1_q_b[62]_clock_enable_0);
L1_q_b[62]_PORT_B_read_enable = VCC;
L1_q_b[62]_PORT_B_read_enable_reg = DFFE(L1_q_b[62]_PORT_B_read_enable, L1_q_b[62]_clock_1, , , );
L1_q_b[62]_clock_0 = GLOBAL(clk_i);
L1_q_b[62]_clock_1 = !GLOBAL(A1L2);
L1_q_b[62]_clock_enable_0 = VCC;
L1_q_b[62]_PORT_B_data_out = MEMORY(L1_q_b[62]_PORT_A_data_in_reg, , L1_q_b[62]_PORT_A_address_reg, L1_q_b[62]_PORT_B_address_reg, L1_q_b[62]_PORT_A_write_enable_reg, L1_q_b[62]_PORT_B_read_enable_reg, , , L1_q_b[62]_clock_0, L1_q_b[62]_clock_1, L1_q_b[62]_clock_enable_0, , , );
L1_q_b[56] = L1_q_b[62]_PORT_B_data_out[1];


--L1_q_b[61] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[61] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[61] = L1_q_b[61]_PORT_B_data_out[0];

--L1_q_b[0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[0] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[0] = L1_q_b[61]_PORT_B_data_out[17];

--L1_q_b[1] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[1] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[1] = L1_q_b[61]_PORT_B_data_out[16];

--L1_q_b[2] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[2] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[2] = L1_q_b[61]_PORT_B_data_out[15];

--L1_q_b[3] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[3] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[3] = L1_q_b[61]_PORT_B_data_out[14];

--L1_q_b[9] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[9] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[9] = L1_q_b[61]_PORT_B_data_out[13];

--L1_q_b[10] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[10] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[10] = L1_q_b[61]_PORT_B_data_out[12];

--L1_q_b[11] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[11] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[11] = L1_q_b[61]_PORT_B_data_out[11];

--L1_q_b[28] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[28] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[28] = L1_q_b[61]_PORT_B_data_out[10];

--L1_q_b[30] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[30] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[30] = L1_q_b[61]_PORT_B_data_out[9];

--L1_q_b[31] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[31] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[31] = L1_q_b[61]_PORT_B_data_out[8];

--L1_q_b[41] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[41] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[41] = L1_q_b[61]_PORT_B_data_out[7];

--L1_q_b[42] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[42] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[42] = L1_q_b[61]_PORT_B_data_out[6];

--L1_q_b[43] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[43] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[43] = L1_q_b[61]_PORT_B_data_out[5];

--L1_q_b[55] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[55] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[55] = L1_q_b[61]_PORT_B_data_out[4];

--L1_q_b[57] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[57] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[57] = L1_q_b[61]_PORT_B_data_out[3];

--L1_q_b[59] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[59] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[59] = L1_q_b[61]_PORT_B_data_out[2];

--L1_q_b[60] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[60] at M4K_X15_Y22
L1_q_b[61]_PORT_A_data_in = BUS(X4_holdff, X3_holdff, X2_holdff, X34L2, X34_holdff, X34L2, X34_holdff, X1_holdff, X23_holdff, X13_holdff, X92_holdff, X4_holdff, X3_holdff, X2_holdff, X4_holdff, X3_holdff, X2_holdff, X1_holdff);
L1_q_b[61]_PORT_A_data_in_reg = DFFE(L1_q_b[61]_PORT_A_data_in, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_A_address = BUS(N3_safe_q[0], N3_safe_q[1], N3_safe_q[2], N3_safe_q[3], N3_safe_q[4], N3_safe_q[5], N3_safe_q[6], N3_safe_q[7]);
L1_q_b[61]_PORT_A_address_reg = DFFE(L1_q_b[61]_PORT_A_address, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_address = BUS(N5_safe_q[0], N5_safe_q[1], N5_safe_q[2], N5_safe_q[3], N5_safe_q[4], N5_safe_q[5], N5_safe_q[6], N5_safe_q[7]);
L1_q_b[61]_PORT_B_address_reg = DFFE(L1_q_b[61]_PORT_B_address, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_PORT_A_write_enable = G1L4;
L1_q_b[61]_PORT_A_write_enable_reg = DFFE(L1_q_b[61]_PORT_A_write_enable, L1_q_b[61]_clock_0, , , L1_q_b[61]_clock_enable_0);
L1_q_b[61]_PORT_B_read_enable = VCC;
L1_q_b[61]_PORT_B_read_enable_reg = DFFE(L1_q_b[61]_PORT_B_read_enable, L1_q_b[61]_clock_1, , , );
L1_q_b[61]_clock_0 = GLOBAL(clk_i);
L1_q_b[61]_clock_1 = !GLOBAL(A1L2);
L1_q_b[61]_clock_enable_0 = VCC;
L1_q_b[61]_PORT_B_data_out = MEMORY(L1_q_b[61]_PORT_A_data_in_reg, , L1_q_b[61]_PORT_A_address_reg, L1_q_b[61]_PORT_B_address_reg, L1_q_b[61]_PORT_A_write_enable_reg, L1_q_b[61]_PORT_B_read_enable_reg, , , L1_q_b[61]_clock_0, L1_q_b[61]_clock_1, L1_q_b[61]_clock_enable_0, , , );
L1_q_b[60] = L1_q_b[61]_PORT_B_data_out[1];


--N3_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X18_Y22_N7
--operation mode is arithmetic

N3_safe_q[7]_carry_eqn = (!N3L11 & N3L04) # (N3L11 & N3L14);
N3_safe_q[7]_lut_out = N3_safe_q[7] $ N3_safe_q[7]_carry_eqn;
N3_safe_q[7] = DFFEA(N3_safe_q[7]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L34 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X18_Y22_N7
--operation mode is arithmetic

N3L34_cout_0 = !N3L04 # !N3_safe_q[7];
N3L34 = CARRY(N3L34_cout_0);

--N3L44 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X18_Y22_N7
--operation mode is arithmetic

N3L44_cout_1 = !N3L14 # !N3_safe_q[7];
N3L44 = CARRY(N3L44_cout_1);


--N3_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X18_Y22_N6
--operation mode is arithmetic

N3_safe_q[6]_carry_eqn = (!N3L11 & N3L73) # (N3L11 & N3L83);
N3_safe_q[6]_lut_out = N3_safe_q[6] $ !N3_safe_q[6]_carry_eqn;
N3_safe_q[6] = DFFEA(N3_safe_q[6]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L04 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X18_Y22_N6
--operation mode is arithmetic

N3L04_cout_0 = N3_safe_q[6] & !N3L73;
N3L04 = CARRY(N3L04_cout_0);

--N3L14 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X18_Y22_N6
--operation mode is arithmetic

N3L14_cout_1 = N3_safe_q[6] & !N3L83;
N3L14 = CARRY(N3L14_cout_1);


--N3_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X18_Y22_N5
--operation mode is arithmetic

N3_safe_q[5]_carry_eqn = (!N3L11 & GND) # (N3L11 & VCC);
N3_safe_q[5]_lut_out = N3_safe_q[5] $ N3_safe_q[5]_carry_eqn;
N3_safe_q[5] = DFFEA(N3_safe_q[5]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L73 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X18_Y22_N5
--operation mode is arithmetic

N3L73_cout_0 = !N3L11 # !N3_safe_q[5];
N3L73 = CARRY(N3L73_cout_0);

--N3L83 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X18_Y22_N5
--operation mode is arithmetic

N3L83_cout_1 = !N3L11 # !N3_safe_q[5];
N3L83 = CARRY(N3L83_cout_1);


--N3_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X18_Y22_N4
--operation mode is arithmetic

N3_safe_q[4]_lut_out = N3_safe_q[4] $ !N3L13;
N3_safe_q[4] = DFFEA(N3_safe_q[4]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X18_Y22_N4
--operation mode is arithmetic

N3L11 = N3L43;


--N3_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X18_Y22_N3
--operation mode is arithmetic

N3_safe_q[3]_lut_out = N3_safe_q[3] $ N3L82;
N3_safe_q[3] = DFFEA(N3_safe_q[3]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L13 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X18_Y22_N3
--operation mode is arithmetic

N3L13_cout_0 = !N3L82 # !N3_safe_q[3];
N3L13 = CARRY(N3L13_cout_0);

--N3L23 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X18_Y22_N3
--operation mode is arithmetic

N3L23_cout_1 = !N3L92 # !N3_safe_q[3];
N3L23 = CARRY(N3L23_cout_1);


--N3_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X18_Y22_N2
--operation mode is arithmetic

N3_safe_q[2]_lut_out = N3_safe_q[2] $ !N3L52;
N3_safe_q[2] = DFFEA(N3_safe_q[2]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L82 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X18_Y22_N2
--operation mode is arithmetic

N3L82_cout_0 = N3_safe_q[2] & !N3L52;
N3L82 = CARRY(N3L82_cout_0);

--N3L92 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X18_Y22_N2
--operation mode is arithmetic

N3L92_cout_1 = N3_safe_q[2] & !N3L62;
N3L92 = CARRY(N3L92_cout_1);


--N3_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X18_Y22_N1
--operation mode is arithmetic

N3_safe_q[1]_lut_out = N3_safe_q[1] $ N3L22;
N3_safe_q[1] = DFFEA(N3_safe_q[1]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L52 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X18_Y22_N1
--operation mode is arithmetic

N3L52_cout_0 = !N3L22 # !N3_safe_q[1];
N3L52 = CARRY(N3L52_cout_0);

--N3L62 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X18_Y22_N1
--operation mode is arithmetic

N3L62_cout_1 = !N3L32 # !N3_safe_q[1];
N3L62 = CARRY(N3L62_cout_1);


--N3_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X18_Y22_N0
--operation mode is arithmetic

N3_safe_q[0]_lut_out = !N3_safe_q[0];
N3_safe_q[0] = DFFEA(N3_safe_q[0]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , G1L1, , );

--N3L22 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X18_Y22_N0
--operation mode is arithmetic

N3L22_cout_0 = N3_safe_q[0];
N3L22 = CARRY(N3L22_cout_0);

--N3L32 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X18_Y22_N0
--operation mode is arithmetic

N3L32_cout_1 = N3_safe_q[0];
N3L32 = CARRY(N3L32_cout_1);


--N3_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|cout at LC_X18_Y22_N8
--operation mode is normal

N3_cout_carry_eqn = (!N3L11 & N3L34) # (N3L11 & N3L44);
N3_cout = !N3_cout_carry_eqn;


--N2_counter_cell[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[7] at LC_X19_Y25_N7
--operation mode is normal

N2_counter_cell[7]_carry_eqn = (!N2L91 & N2L82) # (N2L91 & N2L92);
N2_counter_cell[7]_lut_out = N2_counter_cell[7] $ N2_counter_cell[7]_carry_eqn;
N2_counter_cell[7] = DFFEA(N2_counter_cell[7]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );


--N2_counter_cell[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6] at LC_X19_Y25_N6
--operation mode is arithmetic

N2_counter_cell[6]_carry_eqn = (!N2L91 & N2L42) # (N2L91 & N2L52);
N2_counter_cell[6]_lut_out = N2_counter_cell[6] $ !N2_counter_cell[6]_carry_eqn;
N2_counter_cell[6] = DFFEA(N2_counter_cell[6]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );

--N2L82 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT0 at LC_X19_Y25_N6
--operation mode is arithmetic

N2L82_cout_0 = N2_counter_cell[6] & !N2L42;
N2L82 = CARRY(N2L82_cout_0);

--N2L92 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT1 at LC_X19_Y25_N6
--operation mode is arithmetic

N2L92_cout_1 = N2_counter_cell[6] & !N2L52;
N2L92 = CARRY(N2L92_cout_1);


--N2_counter_cell[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5] at LC_X19_Y25_N5
--operation mode is arithmetic

N2_counter_cell[5]_carry_eqn = (!N2L91 & GND) # (N2L91 & VCC);
N2_counter_cell[5]_lut_out = N2_counter_cell[5] $ N2_counter_cell[5]_carry_eqn;
N2_counter_cell[5] = DFFEA(N2_counter_cell[5]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );

--N2L42 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT0 at LC_X19_Y25_N5
--operation mode is arithmetic

N2L42_cout_0 = !N2L91 # !N2_counter_cell[5];
N2L42 = CARRY(N2L42_cout_0);

--N2L52 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT1 at LC_X19_Y25_N5
--operation mode is arithmetic

N2L52_cout_1 = !N2L91 # !N2_counter_cell[5];
N2L52 = CARRY(N2L52_cout_1);


--N2_counter_cell[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4] at LC_X19_Y25_N4
--operation mode is arithmetic

N2_counter_cell[4]_lut_out = N2_counter_cell[4] $ !N2L61;
N2_counter_cell[4] = DFFEA(N2_counter_cell[4]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );

--N2L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X19_Y25_N4
--operation mode is arithmetic

N2L91 = N2L02;


--N2_counter_cell[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3] at LC_X19_Y25_N3
--operation mode is arithmetic

N2_counter_cell[3]_lut_out = N2_counter_cell[3] $ N2L21;
N2_counter_cell[3] = DFFEA(N2_counter_cell[3]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );

--N2L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT0 at LC_X19_Y25_N3
--operation mode is arithmetic

N2L61_cout_0 = !N2L21 # !N2_counter_cell[3];
N2L61 = CARRY(N2L61_cout_0);

--N2L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT1 at LC_X19_Y25_N3
--operation mode is arithmetic

N2L71_cout_1 = !N2L31 # !N2_counter_cell[3];
N2L71 = CARRY(N2L71_cout_1);


--N2_counter_cell[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2] at LC_X19_Y25_N2
--operation mode is arithmetic

N2_counter_cell[2]_lut_out = N2_counter_cell[2] $ !N2L8;
N2_counter_cell[2] = DFFEA(N2_counter_cell[2]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );

--N2L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT0 at LC_X19_Y25_N2
--operation mode is arithmetic

N2L21_cout_0 = N2_counter_cell[2] & !N2L8;
N2L21 = CARRY(N2L21_cout_0);

--N2L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[2]~COUT1 at LC_X19_Y25_N2
--operation mode is arithmetic

N2L31_cout_1 = N2_counter_cell[2] & !N2L9;
N2L31 = CARRY(N2L31_cout_1);


--N2_counter_cell[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1] at LC_X19_Y25_N1
--operation mode is arithmetic

N2_counter_cell[1]_lut_out = N2_counter_cell[1] $ N2L4;
N2_counter_cell[1] = DFFEA(N2_counter_cell[1]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );

--N2L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT0 at LC_X19_Y25_N1
--operation mode is arithmetic

N2L8_cout_0 = N2_counter_cell[1] # !N2L4;
N2L8 = CARRY(N2L8_cout_0);

--N2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT1 at LC_X19_Y25_N1
--operation mode is arithmetic

N2L9_cout_1 = N2_counter_cell[1] # !N2L5;
N2L9 = CARRY(N2L9_cout_1);


--N2_counter_cell[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0] at LC_X19_Y25_N0
--operation mode is arithmetic

N2_counter_cell[0]_lut_out = !N2_counter_cell[0];
N2_counter_cell[0] = DFFEA(N2_counter_cell[0]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , S1L5Q, , );

--N2L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT0 at LC_X19_Y25_N0
--operation mode is arithmetic

N2L4_cout_0 = !N2_counter_cell[0];
N2L4 = CARRY(N2L4_cout_0);

--N2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT1 at LC_X19_Y25_N0
--operation mode is arithmetic

N2L5_cout_1 = !N2_counter_cell[0];
N2L5 = CARRY(N2L5_cout_1);


--N1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X19_Y24_N8
--operation mode is normal

N1_safe_q[3]_lut_out = N1L71 $ N1_safe_q[3];
N1_safe_q[3]_reg_input = !F1L5 & N1_safe_q[3]_lut_out;
N1_safe_q[3] = DFFEA(N1_safe_q[3]_reg_input, !GLOBAL(A1L2), !GLOBAL(F1_clear_signal), , F1L6, , );


--N1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X19_Y24_N7
--operation mode is arithmetic

N1_safe_q[2]_lut_out = N1_safe_q[2] $ !N1L41;
N1_safe_q[2]_reg_input = !F1L5 & N1_safe_q[2]_lut_out;
N1_safe_q[2] = DFFEA(N1_safe_q[2]_reg_input, !GLOBAL(A1L2), !GLOBAL(F1_clear_signal), , F1L6, , );

--N1L71 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X19_Y24_N7
--operation mode is arithmetic

N1L71_cout_0 = N1_safe_q[2] & !N1L41;
N1L71 = CARRY(N1L71_cout_0);

--N1L81 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X19_Y24_N7
--operation mode is arithmetic

N1L81_cout_1 = N1_safe_q[2] & !N1L51;
N1L81 = CARRY(N1L81_cout_1);


--N1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X19_Y24_N6
--operation mode is arithmetic

N1_safe_q[1]_lut_out = N1_safe_q[1] $ N1L11;
N1_safe_q[1]_reg_input = !F1L5 & N1_safe_q[1]_lut_out;
N1_safe_q[1] = DFFEA(N1_safe_q[1]_reg_input, !GLOBAL(A1L2), !GLOBAL(F1_clear_signal), , F1L6, , );

--N1L41 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X19_Y24_N6
--operation mode is arithmetic

N1L41_cout_0 = !N1L11 # !N1_safe_q[1];
N1L41 = CARRY(N1L41_cout_0);

--N1L51 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X19_Y24_N6
--operation mode is arithmetic

N1L51_cout_1 = !N1L21 # !N1_safe_q[1];
N1L51 = CARRY(N1L51_cout_1);


--N1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X19_Y24_N5
--operation mode is arithmetic

N1_safe_q[0]_lut_out = !N1_safe_q[0];
N1_safe_q[0]_reg_input = !F1L5 & N1_safe_q[0]_lut_out;
N1_safe_q[0] = DFFEA(N1_safe_q[0]_reg_input, !GLOBAL(A1L2), !GLOBAL(F1_clear_signal), , F1L6, , );

--N1L11 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X19_Y24_N5
--operation mode is arithmetic

N1L11_cout_0 = N1_safe_q[0];
N1L11 = CARRY(N1L11_cout_0);

--N1L21 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_252|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X19_Y24_N5
--operation mode is arithmetic

N1L21_cout_1 = N1_safe_q[0];
N1L21 = CARRY(N1L21_cout_1);


--N7_safe_q[4] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X17_Y18_N9
--operation mode is normal

N7_safe_q[4]_lut_out = N7L22 $ !N7_safe_q[4];
N7_safe_q[4]_reg_input = !F2_reduce_nor_6 & N7_safe_q[4]_lut_out;
N7_safe_q[4] = DFFEA(N7_safe_q[4]_reg_input, !GLOBAL(A1L5), !GLOBAL(F2_clear_signal), , F2L7, , );


--N7_safe_q[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X17_Y18_N8
--operation mode is arithmetic

N7_safe_q[3]_lut_out = N7_safe_q[3] $ N7L91;
N7_safe_q[3]_reg_input = !F2_reduce_nor_6 & N7_safe_q[3]_lut_out;
N7_safe_q[3] = DFFEA(N7_safe_q[3]_reg_input, !GLOBAL(A1L5), !GLOBAL(F2_clear_signal), , F2L7, , );

--N7L22 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X17_Y18_N8
--operation mode is arithmetic

N7L22_cout_0 = !N7L91 # !N7_safe_q[3];
N7L22 = CARRY(N7L22_cout_0);

--N7L32 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X17_Y18_N8
--operation mode is arithmetic

N7L32_cout_1 = !N7L02 # !N7_safe_q[3];
N7L32 = CARRY(N7L32_cout_1);


--N7_safe_q[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X17_Y18_N7
--operation mode is arithmetic

N7_safe_q[2]_lut_out = N7_safe_q[2] $ !N7L61;
N7_safe_q[2]_reg_input = !F2_reduce_nor_6 & N7_safe_q[2]_lut_out;
N7_safe_q[2] = DFFEA(N7_safe_q[2]_reg_input, !GLOBAL(A1L5), !GLOBAL(F2_clear_signal), , F2L7, , );

--N7L91 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X17_Y18_N7
--operation mode is arithmetic

N7L91_cout_0 = N7_safe_q[2] & !N7L61;
N7L91 = CARRY(N7L91_cout_0);

--N7L02 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X17_Y18_N7
--operation mode is arithmetic

N7L02_cout_1 = N7_safe_q[2] & !N7L71;
N7L02 = CARRY(N7L02_cout_1);


--N7_safe_q[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X17_Y18_N6
--operation mode is arithmetic

N7_safe_q[1]_lut_out = N7_safe_q[1] $ N7L31;
N7_safe_q[1]_reg_input = !F2_reduce_nor_6 & N7_safe_q[1]_lut_out;
N7_safe_q[1] = DFFEA(N7_safe_q[1]_reg_input, !GLOBAL(A1L5), !GLOBAL(F2_clear_signal), , F2L7, , );

--N7L61 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X17_Y18_N6
--operation mode is arithmetic

N7L61_cout_0 = !N7L31 # !N7_safe_q[1];
N7L61 = CARRY(N7L61_cout_0);

--N7L71 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X17_Y18_N6
--operation mode is arithmetic

N7L71_cout_1 = !N7L41 # !N7_safe_q[1];
N7L71 = CARRY(N7L71_cout_1);


--N7_safe_q[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X17_Y18_N5
--operation mode is arithmetic

N7_safe_q[0]_lut_out = !N7_safe_q[0];
N7_safe_q[0]_reg_input = !F2_reduce_nor_6 & N7_safe_q[0]_lut_out;
N7_safe_q[0] = DFFEA(N7_safe_q[0]_reg_input, !GLOBAL(A1L5), !GLOBAL(F2_clear_signal), , F2L7, , );

--N7L31 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X17_Y18_N5
--operation mode is arithmetic

N7L31_cout_0 = N7_safe_q[0];
N7L31 = CARRY(N7L31_cout_0);

--N7L41 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_290|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X17_Y18_N5
--operation mode is arithmetic

N7L41_cout_1 = N7_safe_q[0];
N7L41 = CARRY(N7L41_cout_1);


--HB1L1Q is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_control:fibre_tx_control_inst|nFena_o~reg0 at LC_X39_Y22_N2
--operation mode is normal

HB1L1Q_sload_eqn = NB1_cs13a[8];
HB1L1Q = DFFEA(HB1L1Q_sload_eqn, GLOBAL(TB1__clk0), VCC, , , , );


--GB1L06Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~33 at LC_X32_Y27_N5
--operation mode is normal

GB1L06Q_lut_out = GB1L95Q & NB1_cs11a[0];
GB1L06Q = DFFEA(GB1L06Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L85Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~31 at LC_X32_Y27_N4
--operation mode is normal

GB1L85Q_lut_out = GB1L75Q & NB1_cs11a[0];
GB1L85Q = DFFEA(GB1L85Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L65Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~29 at LC_X32_Y27_N9
--operation mode is normal

GB1L65Q_lut_out = GB1L55Q & NB1_cs11a[0];
GB1L65Q = DFFEA(GB1L65Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L45Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~27 at LC_X32_Y27_N0
--operation mode is normal

GB1L45Q_lut_out = GB1L35Q & NB1_cs11a[0];
GB1L45Q = DFFEA(GB1L45Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L041 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~52 at LC_X32_Y27_N1
--operation mode is normal

GB1L041 = !GB1L85Q & !GB1L45Q & !GB1L06Q & !GB1L65Q;


--GB1L25Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~25 at LC_X30_Y25_N4
--operation mode is normal

GB1L25Q_lut_out = GB1L15Q & NB1_cs11a[0];
GB1L25Q = DFFEA(GB1L25Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L05Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~23 at LC_X30_Y25_N8
--operation mode is normal

GB1L05Q_lut_out = GB1L94Q & NB1_cs11a[0];
GB1L05Q = DFFEA(GB1L05Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L84Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~21 at LC_X30_Y25_N0
--operation mode is normal

GB1L84Q_lut_out = GB1L74Q & NB1_cs11a[0];
GB1L84Q = DFFEA(GB1L84Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L64Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~19 at LC_X30_Y24_N2
--operation mode is normal

GB1L64Q_lut_out = GB1L54Q & NB1_cs11a[0];
GB1L64Q = DFFEA(GB1L64Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L141 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~66 at LC_X30_Y25_N9
--operation mode is normal

GB1L141 = !GB1L05Q & !GB1L84Q & !GB1L64Q & !GB1L25Q;


--GB1L29Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~65 at LC_X31_Y26_N7
--operation mode is normal

GB1L29Q_lut_out = GB1L19Q & NB1_cs11a[0];
GB1L29Q = DFFEA(GB1L29Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L09Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~63 at LC_X31_Y25_N5
--operation mode is normal

GB1L09Q_lut_out = GB1L98Q & NB1_cs11a[0];
GB1L09Q = DFFEA(GB1L09Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L48Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~57 at LC_X31_Y26_N2
--operation mode is normal

GB1L48Q_lut_out = GB1L38Q & NB1_cs11a[0];
GB1L48Q = DFFEA(GB1L48Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L931 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~39 at LC_X31_Y25_N8
--operation mode is normal

GB1L931 = !GB1L09Q & !GB1L29Q & !GB1L48Q;


--GB1L69Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~69 at LC_X31_Y24_N4
--operation mode is normal

GB1L69Q_lut_out = GB1L59Q & NB1_cs11a[0];
GB1L69Q = DFFEA(GB1L69Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L88Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~61 at LC_X31_Y26_N8
--operation mode is normal

GB1L88Q_lut_out = GB1L78Q & NB1_cs11a[0];
GB1L88Q = DFFEA(GB1L88Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L08Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~53 at LC_X34_Y24_N6
--operation mode is normal

GB1L08Q_lut_out = GB1L97Q & NB1_cs11a[0];
GB1L08Q = DFFEA(GB1L08Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L251 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1795~9 at LC_X32_Y25_N0
--operation mode is normal

GB1L251 = !GB1L88Q & !GB1L08Q & !GB1L69Q;


--GB1L46Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~37 at LC_X32_Y24_N8
--operation mode is normal

GB1L46Q_lut_out = GB1L36Q & NB1_cs11a[0];
GB1L46Q = DFFEA(GB1L46Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L26Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~35 at LC_X31_Y24_N6
--operation mode is normal

GB1L26Q_lut_out = GB1L16Q & NB1_cs11a[0];
GB1L26Q = DFFEA(GB1L26Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L151 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~261 at LC_X32_Y24_N5
--operation mode is normal

GB1L151 = GB1L251 & GB1L931 & !GB1L26Q & !GB1L46Q;


--GB1L27Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~45 at LC_X32_Y24_N6
--operation mode is normal

GB1L27Q_lut_out = GB1L17Q & NB1_cs11a[0];
GB1L27Q = DFFEA(GB1L27Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L07Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~43 at LC_X33_Y23_N1
--operation mode is normal

GB1L07Q_lut_out = NB1_cs11a[0] & GB1L96Q;
GB1L07Q = DFFEA(GB1L07Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L86Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~41 at LC_X34_Y23_N9
--operation mode is normal

GB1L86Q_lut_out = GB1L76Q & NB1_cs11a[0];
GB1L86Q = DFFEA(GB1L86Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L66Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~39 at LC_X35_Y23_N4
--operation mode is normal

GB1L66Q_lut_out = NB1_cs11a[0] & GB1L56Q;
GB1L66Q = DFFEA(GB1L66Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L541 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~132 at LC_X32_Y23_N4
--operation mode is normal

GB1L541 = !GB1L66Q & !GB1L27Q & !GB1L86Q & !GB1L07Q;


--GB1L28Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~55 at LC_X31_Y26_N0
--operation mode is normal

GB1L28Q_lut_out = GB1L18Q & NB1_cs11a[0];
GB1L28Q = DFFEA(GB1L28Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L87Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~51 at LC_X34_Y26_N2
--operation mode is normal

GB1L87Q_lut_out = GB1L77Q & NB1_cs11a[0];
GB1L87Q = DFFEA(GB1L87Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L67Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~49 at LC_X32_Y23_N7
--operation mode is normal

GB1L67Q_lut_out = GB1L57Q & NB1_cs11a[0];
GB1L67Q = DFFEA(GB1L67Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L47Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~47 at LC_X32_Y23_N1
--operation mode is normal

GB1L47Q_lut_out = NB1_cs11a[0] & GB1L37Q;
GB1L47Q = DFFEA(GB1L47Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L641 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~153 at LC_X32_Y24_N9
--operation mode is normal

GB1L641 = !GB1L28Q & !GB1L67Q & !GB1L87Q & !GB1L47Q;


--GB1L001Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~73 at LC_X32_Y23_N8
--operation mode is normal

GB1L001Q_lut_out = GB1L99Q & NB1_cs11a[0];
GB1L001Q = DFFEA(GB1L001Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L89Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~71 at LC_X31_Y24_N3
--operation mode is normal

GB1L89Q_lut_out = GB1L79Q & NB1_cs11a[0];
GB1L89Q = DFFEA(GB1L89Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L49Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~67 at LC_X33_Y25_N2
--operation mode is normal

GB1L49Q_lut_out = NB1_cs11a[0] & GB1L39Q;
GB1L49Q = DFFEA(GB1L49Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L68Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~59 at LC_X32_Y26_N6
--operation mode is normal

GB1L68Q_lut_out = GB1L58Q & NB1_cs11a[0];
GB1L68Q = DFFEA(GB1L68Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L741 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~178 at LC_X32_Y24_N4
--operation mode is normal

GB1L741 = !GB1L68Q & !GB1L001Q & !GB1L89Q & !GB1L49Q;


--GB1L801Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~81 at LC_X35_Y24_N0
--operation mode is normal

GB1L801Q_lut_out = NB1_cs11a[0] & GB1L701Q;
GB1L801Q = DFFEA(GB1L801Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L601Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~79 at LC_X34_Y26_N7
--operation mode is normal

GB1L601Q_lut_out = GB1L501Q & NB1_cs11a[0];
GB1L601Q = DFFEA(GB1L601Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L401Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~77 at LC_X34_Y23_N2
--operation mode is normal

GB1L401Q_lut_out = GB1L301Q & NB1_cs11a[0];
GB1L401Q = DFFEA(GB1L401Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L201Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~75 at LC_X34_Y26_N4
--operation mode is normal

GB1L201Q_lut_out = GB1L101Q & NB1_cs11a[0];
GB1L201Q = DFFEA(GB1L201Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L841 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~207 at LC_X34_Y24_N8
--operation mode is normal

GB1L841 = !GB1L401Q & !GB1L601Q & !GB1L801Q & !GB1L201Q;


--GB1L051 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~253 at LC_X32_Y24_N2
--operation mode is normal

GB1L051 = GB1L841 & GB1L641 & GB1L541 & GB1L741;


--GB1L831 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~0 at LC_X32_Y24_N7
--operation mode is normal

GB1L831 = !GB1L051 # !GB1L151 # !GB1L141 # !GB1L041;

--B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46] at LC_X32_Y24_N7
--operation mode is normal

B1_acq_trigger_in_reg[46] = AMPP_FUNCTION(clk_i, GB1L041, GB1L141, GB1L151, GB1L051, VCC);


--GB1L241 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~70 at LC_X30_Y25_N6
--operation mode is normal

GB1L241 = !GB1L64Q & !GB1L84Q;


--GB1L15Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~24 at LC_X30_Y25_N1
--operation mode is normal

GB1L15Q_lut_out = GB1L05Q # !NB1_cs11a[0] & GB1L15Q;
GB1L15Q = DFFEA(GB1L15Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L94Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~22 at LC_X30_Y25_N2
--operation mode is normal

GB1L94Q_lut_out = GB1L84Q # GB1L94Q & !NB1_cs11a[0];
GB1L94Q = DFFEA(GB1L94Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L74Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~20 at LC_X30_Y25_N3
--operation mode is normal

GB1L74Q_lut_out = GB1L64Q # GB1L74Q & !NB1_cs11a[0];
GB1L74Q = DFFEA(GB1L74Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L54Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~18 at LC_X31_Y25_N6
--operation mode is normal

GB1L54Q_lut_out = GB1L24Q # GB1L54Q & !NB1_cs11a[0];
GB1L54Q = DFFEA(GB1L54Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L321 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~42 at LC_X30_Y25_N7
--operation mode is normal

GB1L321 = !GB1L74Q & !GB1L15Q & !GB1L54Q & !GB1L94Q;


--GB1L731 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1577~21 at LC_X30_Y25_N5
--operation mode is normal

GB1L731 = GB1L05Q # GB1L25Q # !GB1L321 # !GB1L241;

--B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66] at LC_X30_Y25_N5
--operation mode is normal

B1_acq_trigger_in_reg[66] = AMPP_FUNCTION(clk_i, GB1L05Q, GB1L241, GB1L321, GB1L25Q, VCC);


--NB1_dffe6a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[0] at LC_X21_Y21_N6
--operation mode is normal

NB1_dffe6a[0]_lut_out = !NB1_cs7a[0];
NB1_dffe6a[0] = DFFEA(NB1_dffe6a[0]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe6a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[1] at LC_X23_Y21_N1
--operation mode is arithmetic

NB1_dffe6a[1]_lut_out = NB1_dffe6a[1] $ NB1L4;
NB1_dffe6a[1] = DFFEA(NB1_dffe6a[1]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );

--NB1L25 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[1]~COUT0 at LC_X23_Y21_N1
--operation mode is arithmetic

NB1L25_cout_0 = !NB1L4 # !NB1_dffe6a[1];
NB1L25 = CARRY(NB1L25_cout_0);

--NB1L35 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[1]~COUT1 at LC_X23_Y21_N1
--operation mode is arithmetic

NB1L35_cout_1 = !NB1L5 # !NB1_dffe6a[1];
NB1L35 = CARRY(NB1L35_cout_1);


--NB1_dffe6a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[2] at LC_X23_Y21_N2
--operation mode is arithmetic

NB1_dffe6a[2]_lut_out = NB1_dffe6a[2] $ !NB1L25;
NB1_dffe6a[2] = DFFEA(NB1_dffe6a[2]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );

--NB1L55 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[2]~COUT0 at LC_X23_Y21_N2
--operation mode is arithmetic

NB1L55_cout_0 = NB1_dffe6a[2] & !NB1L25;
NB1L55 = CARRY(NB1L55_cout_0);

--NB1L65 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[2]~COUT1 at LC_X23_Y21_N2
--operation mode is arithmetic

NB1L65_cout_1 = NB1_dffe6a[2] & !NB1L35;
NB1L65 = CARRY(NB1L65_cout_1);


--NB1_dffe6a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[3] at LC_X23_Y21_N3
--operation mode is arithmetic

NB1_dffe6a[3]_lut_out = NB1_dffe6a[3] $ NB1L55;
NB1_dffe6a[3] = DFFEA(NB1_dffe6a[3]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );

--NB1L85 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[3]~COUT0 at LC_X23_Y21_N3
--operation mode is arithmetic

NB1L85_cout_0 = !NB1L55 # !NB1_dffe6a[3];
NB1L85 = CARRY(NB1L85_cout_0);

--NB1L95 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[3]~COUT1 at LC_X23_Y21_N3
--operation mode is arithmetic

NB1L95_cout_1 = !NB1L65 # !NB1_dffe6a[3];
NB1L95 = CARRY(NB1L95_cout_1);


--NB1_dffe6a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[4] at LC_X23_Y21_N4
--operation mode is arithmetic

NB1_dffe6a[4]_lut_out = NB1_dffe6a[4] $ !NB1L85;
NB1_dffe6a[4] = DFFEA(NB1_dffe6a[4]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );

--NB1L9 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[4]~COUT at LC_X23_Y21_N4
--operation mode is arithmetic

NB1L9 = NB1L16;


--NB1_dffe6a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[5] at LC_X23_Y21_N5
--operation mode is arithmetic

NB1_dffe6a[5]_carry_eqn = (!NB1L9 & GND) # (NB1L9 & VCC);
NB1_dffe6a[5]_lut_out = NB1_dffe6a[5] $ NB1_dffe6a[5]_carry_eqn;
NB1_dffe6a[5] = DFFEA(NB1_dffe6a[5]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );

--NB1L46 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[5]~COUT0 at LC_X23_Y21_N5
--operation mode is arithmetic

NB1L46_cout_0 = !NB1L9 # !NB1_dffe6a[5];
NB1L46 = CARRY(NB1L46_cout_0);

--NB1L56 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[5]~COUT1 at LC_X23_Y21_N5
--operation mode is arithmetic

NB1L56_cout_1 = !NB1L9 # !NB1_dffe6a[5];
NB1L56 = CARRY(NB1L56_cout_1);


--NB1_dffe6a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[6] at LC_X23_Y21_N6
--operation mode is arithmetic

NB1_dffe6a[6]_carry_eqn = (!NB1L9 & NB1L46) # (NB1L9 & NB1L56);
NB1_dffe6a[6]_lut_out = NB1_dffe6a[6] $ !NB1_dffe6a[6]_carry_eqn;
NB1_dffe6a[6] = DFFEA(NB1_dffe6a[6]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );

--NB1L76 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[6]~COUT0 at LC_X23_Y21_N6
--operation mode is arithmetic

NB1L76_cout_0 = NB1_dffe6a[6] & !NB1L46;
NB1L76 = CARRY(NB1L76_cout_0);

--NB1L86 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[6]~COUT1 at LC_X23_Y21_N6
--operation mode is arithmetic

NB1L86_cout_1 = NB1_dffe6a[6] & !NB1L56;
NB1L86 = CARRY(NB1L86_cout_1);


--NB1_dffe6a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[7] at LC_X23_Y21_N7
--operation mode is arithmetic

NB1_dffe6a[7]_carry_eqn = (!NB1L9 & NB1L76) # (NB1L9 & NB1L86);
NB1_dffe6a[7]_lut_out = NB1_dffe6a[7] $ NB1_dffe6a[7]_carry_eqn;
NB1_dffe6a[7] = DFFEA(NB1_dffe6a[7]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );

--NB1L07 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[7]~COUT0 at LC_X23_Y21_N7
--operation mode is arithmetic

NB1L07_cout_0 = !NB1L76 # !NB1_dffe6a[7];
NB1L07 = CARRY(NB1L07_cout_0);

--NB1L17 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe6a[7]~COUT1 at LC_X23_Y21_N7
--operation mode is arithmetic

NB1L17_cout_1 = !NB1L86 # !NB1_dffe6a[7];
NB1L17 = CARRY(NB1L17_cout_1);


--GB1L16Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~34 at LC_X32_Y26_N3
--operation mode is normal

GB1L16Q_lut_out = GB1L06Q # GB1L16Q & !NB1_cs11a[0];
GB1L16Q = DFFEA(GB1L16Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L052 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~171 at LC_X33_Y24_N6
--operation mode is normal

GB1L052 = GB1_packet_header3_0[6] & (GB1L16Q # GB1L26Q);


--GB1_checksum[22] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[22] at LC_X35_Y26_N0
--operation mode is normal

GB1_checksum[22]_lut_out = GB1L14Q & (GB1_checksum[22] $ (GB1_checksum_in[22] & !GB1L251));
GB1_checksum[22] = DFFEA(GB1_checksum[22]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L501Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~78 at LC_X33_Y26_N3
--operation mode is normal

GB1L501Q_lut_out = GB1L401Q # !NB1_cs11a[0] & GB1L501Q;
GB1L501Q = DFFEA(GB1L501Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L242 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~2 at LC_X35_Y25_N8
--operation mode is normal

GB1L242 = GB1_checksum[22] & (GB1L501Q # GB1L601Q);


--GB1_reply_word1_2[1] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_2[1] at LC_X31_Y24_N8
--operation mode is normal

GB1_reply_word1_2[1]_lut_out = VCC;
GB1_reply_word1_2[1] = DFFEA(GB1_reply_word1_2[1]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , A1L52Q, , );


--GB1L18Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~54 at LC_X32_Y26_N8
--operation mode is normal

GB1L18Q_lut_out = GB1L08Q # GB1L18Q & !NB1_cs11a[0];
GB1L18Q = DFFEA(GB1L18Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L38Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~56 at LC_X31_Y26_N9
--operation mode is normal

GB1L38Q_lut_out = GB1L28Q # GB1L38Q & !NB1_cs11a[0];
GB1L38Q = DFFEA(GB1L38Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L252 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~268 at LC_X31_Y26_N5
--operation mode is normal

GB1L252 = !GB1L48Q & !GB1L28Q & !GB1L18Q & !GB1L38Q;


--GB1L352 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~333 at LC_X34_Y24_N5
--operation mode is normal

GB1L352 = GB1L242 # GB1L052 # !GB1L252 & GB1_reply_word1_2[1];


--GB1L77Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~50 at LC_X33_Y24_N3
--operation mode is normal

GB1L77Q_lut_out = NB1_cs11a[0] & GB1L67Q & GB1L361 # !NB1_cs11a[0] & (GB1L77Q # GB1L67Q & GB1L361);
GB1L77Q = DFFEA(GB1L77Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L842 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~153 at LC_X34_Y24_N9
--operation mode is normal

GB1L842 = GB1_reply_word1_0[6] & (GB1L77Q # GB1L87Q);


--GB1L36Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~36 at LC_X33_Y24_N0
--operation mode is normal

GB1L36Q_lut_out = GB1L26Q # !NB1_cs11a[0] & GB1L36Q;
GB1L36Q = DFFEA(GB1L36Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L942 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~162 at LC_X34_Y24_N1
--operation mode is normal

GB1_packet_header3_1[6]_qfbk = GB1_packet_header3_1[6];
GB1L942 = GB1_packet_header3_1[6]_qfbk & (GB1L46Q # GB1L36Q);

--GB1_packet_header3_1[6] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_1[6] at LC_X34_Y24_N1
--operation mode is normal

GB1_packet_header3_1[6]_sload_eqn = GB1L332;
GB1_packet_header3_1[6] = DFFEA(GB1_packet_header3_1[6]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L97Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~52 at LC_X34_Y24_N0
--operation mode is normal

GB1L97Q_lut_out = GB1L87Q # !NB1_cs11a[0] & GB1L97Q;
GB1L97Q = DFFEA(GB1L97Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L742 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~144 at LC_X34_Y24_N2
--operation mode is normal

GB1L742 = GB1_reply_word1_1[6] & (GB1L97Q # GB1L08Q);


--GB1_checksum[14] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[14] at LC_X35_Y25_N9
--operation mode is normal

GB1_checksum[14]_lut_out = GB1L14Q & (GB1_checksum[14] $ (!GB1L251 & GB1_checksum_in[14]));
GB1_checksum[14] = DFFEA(GB1_checksum[14]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L301Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~76 at LC_X33_Y23_N4
--operation mode is normal

GB1L301Q_lut_out = GB1L201Q # GB1L301Q & !NB1_cs11a[0];
GB1L301Q = DFFEA(GB1L301Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L342 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~3 at LC_X34_Y25_N3
--operation mode is normal

GB1L342 = GB1_checksum[14] & (GB1L401Q # GB1L301Q);


--GB1L452 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~340 at LC_X34_Y24_N3
--operation mode is normal

GB1L452 = GB1L342 # GB1L842 # GB1L942 # GB1L742;


--GB1_checksum[30] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[30] at LC_X35_Y24_N1
--operation mode is normal

GB1_checksum[30]_lut_out = GB1L14Q & (GB1_checksum[30] $ (GB1_checksum_in[30] & !GB1L251));
GB1_checksum[30] = DFFEA(GB1_checksum[30]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L701Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~80 at LC_X35_Y24_N9
--operation mode is normal

GB1L701Q_lut_out = GB1L601Q # !NB1_cs11a[0] & GB1L701Q;
GB1L701Q = DFFEA(GB1L701Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L642 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~135 at LC_X35_Y24_N7
--operation mode is normal

GB1L642 = GB1_checksum[30] & (GB1L701Q # GB1L801Q);


--GB1_checksum[6] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[6] at LC_X35_Y25_N5
--operation mode is normal

GB1_checksum[6]_lut_out = GB1L14Q & (GB1_checksum[6] $ (!GB1L251 & GB1_checksum_in[6]));
GB1_checksum[6] = DFFEA(GB1_checksum[6]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L101Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~74 at LC_X32_Y24_N3
--operation mode is normal

GB1L101Q_lut_out = GB1L001Q # GB1L101Q & !NB1_cs11a[0];
GB1L101Q = DFFEA(GB1L101Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L552 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~353 at LC_X35_Y24_N8
--operation mode is normal

GB1L552 = GB1L642 # GB1_checksum[6] & (GB1L201Q # GB1L101Q);


--GB1L95Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~32 at LC_X32_Y27_N7
--operation mode is normal

GB1L95Q_lut_out = GB1L85Q # GB1L95Q & !NB1_cs11a[0];
GB1L95Q = DFFEA(GB1L95Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L75Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~30 at LC_X32_Y27_N3
--operation mode is normal

GB1L75Q_lut_out = GB1L65Q # GB1L75Q & !NB1_cs11a[0];
GB1L75Q = DFFEA(GB1L75Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L55Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~28 at LC_X32_Y27_N2
--operation mode is normal

GB1L55Q_lut_out = GB1L45Q # GB1L55Q & !NB1_cs11a[0];
GB1L55Q = DFFEA(GB1L55Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L35Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~26 at LC_X32_Y27_N6
--operation mode is normal

GB1L35Q_lut_out = GB1L25Q # GB1L35Q & !NB1_cs11a[0];
GB1L35Q = DFFEA(GB1L35Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L421 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~56 at LC_X32_Y27_N8
--operation mode is normal

GB1L421 = !GB1L95Q & !GB1L35Q & !GB1L75Q & !GB1L55Q;


--GB1L78Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~60 at LC_X32_Y26_N2
--operation mode is normal

GB1L78Q_lut_out = GB1L68Q # GB1L78Q & !NB1_cs11a[0];
GB1L78Q = DFFEA(GB1L78Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L442 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~110 at LC_X32_Y26_N4
--operation mode is normal

GB1L442 = GB1_reply_word1_2[1] & (GB1L78Q # GB1L88Q);


--GB1L58Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~58 at LC_X32_Y26_N5
--operation mode is normal

GB1L58Q_lut_out = GB1L48Q # GB1L58Q & !NB1_cs11a[0];
GB1L58Q = DFFEA(GB1L58Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L542 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~117 at LC_X32_Y26_N7
--operation mode is normal

GB1L542 = GB1_reply_word1_2[1] & (GB1L68Q # GB1L58Q);


--GB1L152 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~246 at LC_X32_Y25_N1
--operation mode is normal

GB1L152 = GB1L421 & !GB1L542 & !GB1L442 & GB1L041;


--GB1L652 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1629_rtl_5_rtl_196_rtl_228~366 at LC_X34_Y24_N4
--operation mode is normal

GB1L652 = GB1L452 # GB1L352 # GB1L552 # !GB1L152;

--B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7] at LC_X34_Y24_N4
--operation mode is normal

B1_acq_trigger_in_reg[7] = AMPP_FUNCTION(clk_i, GB1L452, GB1L352, GB1L552, GB1L152, VCC);


--GB1L98Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~62 at LC_X31_Y25_N2
--operation mode is normal

GB1L98Q_lut_out = GB1L88Q # GB1L98Q & !NB1_cs11a[0];
GB1L98Q = DFFEA(GB1L98Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L262 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~63 at LC_X31_Y25_N3
--operation mode is normal

GB1L262 = GB1_reply_word1_2[1] & (GB1L09Q # GB1L98Q);


--GB1L76Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~40 at LC_X33_Y23_N9
--operation mode is normal

GB1L76Q_lut_out = GB1L66Q # !NB1_cs11a[0] & GB1L76Q;
GB1L76Q = DFFEA(GB1L76Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L952 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~45 at LC_X35_Y23_N3
--operation mode is normal

GB1_packet_header3_3[5]_qfbk = GB1_packet_header3_3[5];
GB1L952 = GB1_packet_header3_3[5]_qfbk & (GB1L86Q # GB1L76Q);

--GB1_packet_header3_3[5] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_3[5] at LC_X35_Y23_N3
--operation mode is normal

GB1_packet_header3_3[5]_sload_eqn = GB1L922;
GB1_packet_header3_3[5] = DFFEA(GB1_packet_header3_3[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1_checksum[5] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[5] at LC_X35_Y23_N9
--operation mode is normal

GB1_checksum[5]_lut_out = GB1L14Q & (GB1_checksum[5] $ (!GB1L251 & GB1_checksum_in[5]));
GB1_checksum[5] = DFFEA(GB1_checksum[5]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L852 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~3 at LC_X35_Y23_N8
--operation mode is normal

GB1L852 = GB1_checksum[5] & (GB1L101Q # GB1L201Q);


--GB1L56Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~38 at LC_X34_Y23_N3
--operation mode is normal

GB1L56Q_lut_out = GB1L46Q # GB1L56Q & !NB1_cs11a[0];
GB1L56Q = DFFEA(GB1L56Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L062 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~54 at LC_X35_Y23_N2
--operation mode is normal

GB1_packet_header3_2[5]_qfbk = GB1_packet_header3_2[5];
GB1L062 = GB1_packet_header3_2[5]_qfbk & (GB1L66Q # GB1L56Q);

--GB1_packet_header3_2[5] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_2[5] at LC_X35_Y23_N2
--operation mode is normal

GB1_packet_header3_2[5]_sload_eqn = GB1L132;
GB1_packet_header3_2[5] = DFFEA(GB1_packet_header3_2[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1_checksum[21] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[21] at LC_X35_Y23_N6
--operation mode is normal

GB1_checksum[21]_lut_out = GB1L14Q & (GB1_checksum[21] $ (!GB1L251 & GB1_checksum_in[21]));
GB1_checksum[21] = DFFEA(GB1_checksum[21]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L752 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~1 at LC_X35_Y23_N0
--operation mode is normal

GB1L752 = GB1_checksum[21] & (GB1L501Q # GB1L601Q);


--GB1L362 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~211 at LC_X35_Y23_N1
--operation mode is normal

GB1L362 = GB1L852 # GB1L752 # GB1L952 # GB1L062;


--GB1L162 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1656_rtl_4_rtl_195_rtl_227~62 at LC_X32_Y23_N5
--operation mode is normal

GB1L162 = GB1L362 # GB1L542 # GB1L262 # GB1L731;

--B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] at LC_X32_Y23_N5
--operation mode is normal

B1_acq_trigger_in_reg[6] = AMPP_FUNCTION(clk_i, GB1L362, GB1L542, GB1L262, GB1L731, VCC);


--GB1_checksum[28] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[28] at LC_X35_Y25_N0
--operation mode is normal

GB1_checksum[28]_lut_out = GB1L14Q & (GB1_checksum[28] $ (GB1_checksum_in[28] & !GB1L251));
GB1_checksum[28] = DFFEA(GB1_checksum[28]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L662 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~60 at LC_X35_Y24_N2
--operation mode is normal

GB1L662 = GB1_checksum[28] & (GB1L801Q # GB1L701Q);


--GB1L19Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~64 at LC_X31_Y26_N3
--operation mode is normal

GB1L19Q_lut_out = GB1L09Q # GB1L19Q & !NB1_cs11a[0];
GB1L19Q = DFFEA(GB1L19Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L521 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~70 at LC_X31_Y26_N4
--operation mode is normal

GB1L521 = !GB1L19Q & !GB1L98Q & !GB1L38Q;


--GB1L072 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~187 at LC_X31_Y24_N5
--operation mode is normal

GB1L072 = GB1L662 # GB1_reply_word1_2[1] & (!GB1L931 # !GB1L521);


--GB1_checksum[20] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[20] at LC_X35_Y25_N6
--operation mode is normal

GB1_checksum[20]_lut_out = GB1L14Q & (GB1_checksum[20] $ (GB1_checksum_in[20] & !GB1L251));
GB1_checksum[20] = DFFEA(GB1_checksum[20]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L462 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~2 at LC_X35_Y25_N7
--operation mode is normal

GB1L462 = GB1_checksum[20] & (GB1L601Q # GB1L501Q);


--GB1L862 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~78 at LC_X32_Y24_N0
--operation mode is normal

GB1_packet_header3_1[4]_qfbk = GB1_packet_header3_1[4];
GB1L862 = GB1_packet_header3_1[4]_qfbk & (GB1L36Q # GB1L46Q);

--GB1_packet_header3_1[4] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_1[4] at LC_X32_Y24_N0
--operation mode is normal

GB1_packet_header3_1[4]_sload_eqn = GB1L532;
GB1_packet_header3_1[4] = DFFEA(GB1_packet_header3_1[4]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L962 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~87 at LC_X33_Y24_N7
--operation mode is normal

GB1L962 = GB1_packet_header3_0[4] & (GB1L16Q # GB1L26Q);


--GB1_checksum[4] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[4] at LC_X33_Y26_N8
--operation mode is normal

GB1_checksum[4]_lut_out = GB1L14Q & (GB1_checksum[4] $ (GB1_checksum_in[4] & !GB1L251));
GB1_checksum[4] = DFFEA(GB1_checksum[4]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L562 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~4 at LC_X33_Y24_N1
--operation mode is normal

GB1L562 = GB1_checksum[4] & (GB1L201Q # GB1L101Q);


--GB1L172 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~192 at LC_X33_Y24_N8
--operation mode is normal

GB1L172 = GB1L962 # GB1L562 # GB1L462 # GB1L862;


--GB1L762 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~69 at LC_X34_Y25_N5
--operation mode is normal

GB1L762 = GB1_reply_word1_0[4] & (GB1L87Q # GB1L77Q);


--GB1_checksum[12] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[12] at LC_X35_Y26_N4
--operation mode is normal

GB1_checksum[12]_lut_out = GB1L14Q & (GB1_checksum[12] $ (GB1_checksum_in[12] & !GB1L251));
GB1_checksum[12] = DFFEA(GB1_checksum[12]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L272 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~205 at LC_X34_Y25_N9
--operation mode is normal

GB1L272 = GB1L762 # GB1_checksum[12] & (GB1L301Q # GB1L401Q);


--GB1L372 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1683_rtl_3_rtl_194_rtl_226~216 at LC_X33_Y24_N9
--operation mode is normal

GB1L372 = GB1L272 # GB1L072 # GB1L172 # !GB1L152;

--B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] at LC_X33_Y24_N9
--operation mode is normal

B1_acq_trigger_in_reg[5] = AMPP_FUNCTION(clk_i, GB1L272, GB1L072, GB1L152, GB1L172, VCC);


--GB1_checksum[3] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[3] at LC_X35_Y26_N8
--operation mode is normal

GB1_checksum[3]_lut_out = GB1L14Q & (GB1_checksum[3] $ (!GB1L251 & GB1_checksum_in[3]));
GB1_checksum[3] = DFFEA(GB1_checksum[3]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L472 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1710_rtl_2_rtl_193_rtl_225~2 at LC_X35_Y26_N2
--operation mode is normal

GB1L472 = GB1_checksum[3] & (GB1L201Q # GB1L101Q);


--GB1L572 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1710_rtl_2_rtl_193_rtl_225~75 at LC_X32_Y26_N9
--operation mode is normal

GB1L572 = GB1L472 # GB1L542 # !GB1L041 # !GB1L421;

--B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] at LC_X32_Y26_N9
--operation mode is normal

B1_acq_trigger_in_reg[4] = AMPP_FUNCTION(clk_i, GB1L421, GB1L472, GB1L542, GB1L041, VCC);


--GB1L872 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~24 at LC_X34_Y23_N5
--operation mode is normal

GB1L872 = GB1_reply_word1_1[2] & (GB1L08Q # GB1L97Q);


--GB1_checksum[10] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[10] at LC_X34_Y23_N1
--operation mode is normal

GB1_checksum[10]_lut_out = GB1L14Q & (GB1_checksum[10] $ (!GB1L251 & GB1_checksum_in[10]));
GB1_checksum[10] = DFFEA(GB1_checksum[10]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L772 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~2 at LC_X34_Y23_N4
--operation mode is normal

GB1L772 = GB1_checksum[10] & (GB1L401Q # GB1L301Q);


--GB1L96Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~42 at LC_X33_Y23_N7
--operation mode is normal

GB1L96Q_lut_out = GB1L86Q # !NB1_cs11a[0] & GB1L96Q;
GB1L96Q = DFFEA(GB1L96Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L972 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~33 at LC_X33_Y23_N5
--operation mode is normal

GB1_packet_header4_0[2]_qfbk = GB1_packet_header4_0[2];
GB1L972 = GB1_packet_header4_0[2]_qfbk & (GB1L96Q # GB1L07Q);

--GB1_packet_header4_0[2] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header4_0[2] at LC_X33_Y23_N5
--operation mode is normal

GB1_packet_header4_0[2]_sload_eqn = GB1L312;
GB1_packet_header4_0[2] = DFFEA(GB1_packet_header4_0[2]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1_checksum[18] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[18] at LC_X35_Y25_N1
--operation mode is normal

GB1_checksum[18]_lut_out = GB1L14Q & (GB1_checksum[18] $ (!GB1L251 & GB1_checksum_in[18]));
GB1_checksum[18] = DFFEA(GB1_checksum[18]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L672 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~1 at LC_X34_Y23_N7
--operation mode is normal

GB1L672 = GB1_checksum[18] & (GB1L501Q # GB1L601Q);


--GB1L182 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~187 at LC_X34_Y23_N6
--operation mode is normal

GB1L182 = GB1L972 # GB1L872 # GB1L672 # GB1L772;


--GB1L082 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1737_rtl_1_rtl_192_rtl_224~41 at LC_X33_Y23_N8
--operation mode is normal

GB1L082 = GB1L442 # GB1L182 # GB1L262 # GB1L731;

--B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] at LC_X33_Y23_N8
--operation mode is normal

B1_acq_trigger_in_reg[3] = AMPP_FUNCTION(clk_i, GB1L442, GB1L182, GB1L262, GB1L731, VCC);


--GB1_checksum[25] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[25] at LC_X35_Y24_N4
--operation mode is normal

GB1_checksum[25]_lut_out = GB1L14Q & (GB1_checksum[25] $ (GB1_checksum_in[25] & !GB1L251));
GB1_checksum[25] = DFFEA(GB1_checksum[25]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L582 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~42 at LC_X35_Y24_N3
--operation mode is normal

GB1L582 = GB1_checksum[25] & (GB1L801Q # GB1L701Q);


--GB1L982 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~160 at LC_X34_Y25_N1
--operation mode is normal

GB1L982 = GB1L442 # GB1L582 # !GB1L421 # !GB1L041;


--GB1_checksum[17] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[17] at LC_X35_Y26_N9
--operation mode is normal

GB1_checksum[17]_lut_out = GB1L14Q & (GB1_checksum[17] $ (!GB1L251 & GB1_checksum_in[17]));
GB1_checksum[17] = DFFEA(GB1_checksum[17]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L282 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~2 at LC_X34_Y26_N8
--operation mode is normal

GB1L282 = GB1_checksum[17] & (GB1L601Q # GB1L501Q);


--GB1L882 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~122 at LC_X31_Y26_N6
--operation mode is normal

GB1L882 = GB1L19Q # GB1L29Q;


--GB1L092 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~162 at LC_X34_Y26_N9
--operation mode is normal

GB1L092 = GB1L282 # GB1_reply_word1_2[1] & (GB1L882 # !GB1L252);


--GB1L682 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~51 at LC_X34_Y25_N2
--operation mode is normal

GB1L682 = GB1_reply_word1_0[1] & (GB1L87Q # GB1L77Q);


--GB1_checksum[9] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[9] at LC_X34_Y26_N3
--operation mode is normal

GB1_checksum[9]_lut_out = GB1L14Q & (GB1_checksum[9] $ (!GB1L251 & GB1_checksum_in[9]));
GB1_checksum[9] = DFFEA(GB1_checksum[9]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L382 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~3 at LC_X34_Y25_N4
--operation mode is normal

GB1L382 = GB1_checksum[9] & (GB1L401Q # GB1L301Q);


--GB1L782 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~60 at LC_X34_Y25_N0
--operation mode is normal

GB1_packet_header3_1[1]_qfbk = GB1_packet_header3_1[1];
GB1L782 = GB1_packet_header3_1[1]_qfbk & (GB1L36Q # GB1L46Q);

--GB1_packet_header3_1[1] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_1[1] at LC_X34_Y25_N0
--operation mode is normal

GB1_packet_header3_1[1]_sload_eqn = GB1L732;
GB1_packet_header3_1[1] = DFFEA(GB1_packet_header3_1[1]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1_checksum[1] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[1] at LC_X35_Y26_N1
--operation mode is normal

GB1_checksum[1]_lut_out = GB1L14Q & (GB1_checksum[1] $ (GB1_checksum_in[1] & !GB1L251));
GB1_checksum[1] = DFFEA(GB1_checksum[1]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L482 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~4 at LC_X34_Y26_N1
--operation mode is normal

GB1L482 = GB1_checksum[1] & (GB1L201Q # GB1L101Q);


--GB1L192 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~168 at LC_X34_Y25_N8
--operation mode is normal

GB1L192 = GB1L382 # GB1L782 # GB1L482 # GB1L682;


--GB1L292 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1764_rtl_0_rtl_191_rtl_223~183 at LC_X34_Y25_N6
--operation mode is normal

GB1L292 = GB1L092 # GB1L982 # GB1L192;

--B1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2] at LC_X34_Y25_N6
--operation mode is normal

B1_acq_trigger_in_reg[2] = AMPP_FUNCTION(clk_i, GB1L092, GB1L982, GB1L192, VCC);


--GB1_checksum[0] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[0] at LC_X33_Y26_N6
--operation mode is normal

GB1_checksum[0]_lut_out = GB1L14Q & (GB1_checksum[0] $ (GB1_checksum_in[0] & !GB1L251));
GB1_checksum[0] = DFFEA(GB1_checksum[0]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L392 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~2 at LC_X33_Y26_N5
--operation mode is normal

GB1L392 = GB1_checksum[0] & (GB1L101Q # GB1L201Q);


--GB1L39Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~66 at LC_X32_Y26_N1
--operation mode is normal

GB1L39Q_lut_out = GB1L29Q # GB1L44Q # GB1L39Q & !NB1_cs11a[0];
GB1L39Q = DFFEA(GB1L39Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L792 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~158 at LC_X33_Y25_N3
--operation mode is normal

GB1L792 = GB1L392 # GB1_wordN_0[0] & (GB1L49Q # GB1L39Q);


--GB1L492 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~22 at LC_X33_Y25_N5
--operation mode is normal

GB1L492 = GB1_reply_word1_1[0] & (GB1L97Q # GB1L08Q);


--GB1_checksum[8] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum[8] at LC_X33_Y26_N0
--operation mode is normal

GB1_checksum[8]_lut_out = GB1L14Q & (GB1_checksum[8] $ (!GB1L251 & GB1_checksum_in[8]));
GB1_checksum[8] = DFFEA(GB1_checksum[8]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L692 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~154 at LC_X33_Y25_N6
--operation mode is normal

GB1L692 = GB1L492 # GB1_checksum[8] & (GB1L401Q # GB1L301Q);


--GB1L592 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1791_rtl_7_rtl_198_rtl_230~30 at LC_X32_Y25_N2
--operation mode is normal

GB1L592 = GB1L692 # GB1L792 # !GB1L321 # !GB1L141;

--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at LC_X32_Y25_N2
--operation mode is normal

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(clk_i, GB1L141, GB1L321, GB1L692, GB1L792, VCC);


--E1L3Q is sld_hub:SLD_HUB_INST|HUB_TDO~reg0 at LC_X19_Y23_N6
--operation mode is normal

E1L3Q = AMPP_FUNCTION(A1L5, UB6L1Q, E1_jtag_debug_mode_usr1, E1L82, E1L72, !VB1_state[8], E1L12);


--GB1L59Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~68 at LC_X31_Y24_N9
--operation mode is normal

GB1L59Q_lut_out = GB1L49Q # GB1L59Q & !NB1_cs11a[0];
GB1L59Q = DFFEA(GB1L59Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L17Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~44 at LC_X32_Y23_N6
--operation mode is normal

GB1L17Q_lut_out = GB1L07Q # !NB1_cs11a[0] & GB1L17Q;
GB1L17Q = DFFEA(GB1L17Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L57Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~48 at LC_X32_Y23_N9
--operation mode is normal

GB1L57Q_lut_out = GB1L47Q # GB1L57Q & !NB1_cs11a[0];
GB1L57Q = DFFEA(GB1L57Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L37Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~46 at LC_X32_Y23_N3
--operation mode is normal

GB1L37Q_lut_out = GB1L27Q # GB1L37Q & !NB1_cs11a[0];
GB1L37Q = DFFEA(GB1L37Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L99Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~72 at LC_X31_Y23_N6
--operation mode is normal

GB1L99Q_lut_out = GB1L89Q # GB1L99Q & !NB1_cs11a[0];
GB1L99Q = DFFEA(GB1L99Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L79Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~70 at LC_X31_Y24_N2
--operation mode is normal

GB1L79Q_lut_out = GB1L69Q # GB1L79Q & !NB1_cs11a[0];
GB1L79Q = DFFEA(GB1L79Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[8] at LC_X25_Y21_N5
--operation mode is normal

NB1_dffe9a[8]_sload_eqn = NB1_dffe8a[8];
NB1_dffe9a[8] = DFFEA(NB1_dffe9a[8]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--GB1L24Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~9 at LC_X35_Y25_N4
--operation mode is normal

GB1L24Q_lut_out = !GB1L14Q & A1L52Q;
GB1L24Q = DFFEA(GB1L24Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_cs7a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[0] at LC_X23_Y21_N0
--operation mode is arithmetic

NB1_cs7a[0] = NB1_dffe6a[0] $ NB1_cs13a[8];

--NB1L4 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[0]~COUT0 at LC_X23_Y21_N0
--operation mode is arithmetic

NB1L4_cout_0 = NB1_dffe6a[0] & !NB1_cs13a[8];
NB1L4 = CARRY(NB1L4_cout_0);

--NB1L5 is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|cs7a[0]~COUT1 at LC_X23_Y21_N0
--operation mode is arithmetic

NB1L5_cout_1 = NB1_dffe6a[0] & !NB1_cs13a[8];
NB1L5 = CARRY(NB1L5_cout_1);


--GB1L14Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~8 at LC_X35_Y24_N5
--operation mode is normal

GB1L14Q_lut_out = !GB1L801Q & (GB1L14Q # A1L52Q);
GB1L14Q = DFFEA(GB1L14Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--A1L52Q is stim_current_state~10 at LC_X31_Y25_N4
--operation mode is normal

A1L52Q_lut_out = !stim1_i & A1L42Q & stim2_i;
A1L52Q = DFFEA(A1L52Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L361 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_818_rtl_28~4 at LC_X33_Y24_N2
--operation mode is normal

GB1L361 = GB1_packet_header3_0[4] & GB1_packet_header3_0[6];


--GB1L34Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~14 at LC_X33_Y24_N5
--operation mode is normal

GB1L34Q_lut_out = GB1L67Q & (!GB1_packet_header3_0[4] # !GB1_packet_header3_0[6]);
GB1L34Q = DFFEA(GB1L34Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L221 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~1 at LC_X33_Y25_N1
--operation mode is normal

GB1L221 = GB1L24Q # GB1L34Q # GB1L44Q;


--UB6L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[0]~reg0 at LC_X18_Y20_N7
--operation mode is normal

UB6L1Q = AMPP_FUNCTION(!A1L5, UB6L2Q, VB1_state[4], E1L8, !E1L61, E1_IRSR_ENA);


--UB4L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA|Q[0]~reg0 at LC_X21_Y24_N1
--operation mode is normal

UB4L1Q = AMPP_FUNCTION(!A1L5, altera_internal_jtag, !E1L61, E1L5);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out at LC_X22_Y21_N6
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(!A1L2, altera_internal_jtag, !B1_reset_all, E1L22);


--B1_offload_instr_on is sld_signaltap:auto_signaltap_0|offload_instr_on at LC_X19_Y19_N9
--operation mode is normal

B1_offload_instr_on = AMPP_FUNCTION(A1L8, UB2L2Q, UB2L1Q, UB2L3Q, VCC);


--B1_load_instr_on is sld_signaltap:auto_signaltap_0|load_instr_on at LC_X19_Y19_N5
--operation mode is normal

B1_load_instr_on = AMPP_FUNCTION(A1L8, UB2L2Q, UB2L1Q, UB2L3Q, VCC);


--B1_crc_instr_on is sld_signaltap:auto_signaltap_0|crc_instr_on at LC_X19_Y19_N7
--operation mode is normal

B1_crc_instr_on = AMPP_FUNCTION(A1L8, UB2L2Q, UB2L1Q, UB2L3Q, VCC);


--E1L03 is sld_hub:SLD_HUB_INST|i~477 at LC_X19_Y23_N9
--operation mode is normal

E1L03 = AMPP_FUNCTION(B1_crc_instr_on, B1_load_instr_on, B1_offload_instr_on, B1_bypass_reg_out);


--F1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0] at LC_X19_Y24_N0
--operation mode is normal

F1_WORD_SR[0] = AMPP_FUNCTION(!A1L2, A1L4, F1_WORD_SR[1], F1L4, !F1_clear_signal, V1L1);


--E1L13 is sld_hub:SLD_HUB_INST|i~486 at LC_X19_Y23_N1
--operation mode is normal

E1L13 = AMPP_FUNCTION(B1_crc_instr_on, B1_load_instr_on, F1_WORD_SR[0]);

--Y1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[0] at LC_X19_Y23_N1
--operation mode is normal

Y1_dffs[0]_sload_eqn = Y1_dffs[1];
Y1_dffs[0] = DFFEA(Y1_dffs[0]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at LC_X14_Y22_N9
--operation mode is normal

Y2_dffs[0]_lut_out = Y2_dffs[1] & (H1_is_max_write_address_ff # !A1L4) # !Y2_dffs[1] & H1_is_max_write_address_ff & A1L4;
Y2_dffs[0] = DFFEA(Y2_dffs[0]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--E1L62 is sld_hub:SLD_HUB_INST|i~212 at LC_X18_Y23_N0
--operation mode is normal

E1L62 = AMPP_FUNCTION(B1_offload_instr_on, Y2_dffs[0]);


--E1L72 is sld_hub:SLD_HUB_INST|i~221 at LC_X19_Y23_N5
--operation mode is normal

E1L72 = AMPP_FUNCTION(E1L62, E1L13, UB4L1Q, E1L03);


--F2_WORD_SR[0] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC_X18_Y18_N2
--operation mode is normal

F2_WORD_SR[0] = AMPP_FUNCTION(!A1L5, F2_WORD_SR[1], F2L4, VB1_state[4], N7_safe_q[4], !F2_clear_signal, E1L02);


--E1_HUB_BYPASS_REG is sld_hub:SLD_HUB_INST|HUB_BYPASS_REG at LC_X19_Y21_N8
--operation mode is normal

E1_HUB_BYPASS_REG = AMPP_FUNCTION(!A1L5, E1L32, VCC);


--BB4_points[0][0] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][0] at LC_X19_Y18_N0
--operation mode is normal

BB4_points[0][0]_lut_out = !UB6L2Q & AB2L2 & (E1_jtag_debug_mode_usr1 # E1_jtag_debug_mode_usr0);
BB4_points[0][0] = DFFEA(BB4_points[0][0]_lut_out, !GLOBAL(A1L5), !GLOBAL(E1L61), , E1L52, , );


--E1L82 is sld_hub:SLD_HUB_INST|i~222 at LC_X19_Y21_N3
--operation mode is normal

E1L82 = AMPP_FUNCTION(E1_HUB_BYPASS_REG, BB4_points[0][0], UB5L1Q, F2_WORD_SR[0]);


--E1_jtag_debug_mode_usr1 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr1 at LC_X19_Y22_N5
--operation mode is normal

E1_jtag_debug_mode_usr1 = AMPP_FUNCTION(!A1L5, Y4_dffs[0], Y4_dffs[1], E1L83, E1L73, !VB1_state[0], VB1_state[12]);


--VB1_state[8] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[8] at LC_X28_Y23_N1
--operation mode is normal

VB1_state[8] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_30, VB1_reduce_nor_34, VCC);


--VB1_state[3] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[3] at LC_X24_Y23_N6
--operation mode is normal

VB1_state[3] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[2], VB1L21, VB1L8, VCC);


--VB1_state[4] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[4] at LC_X28_Y23_N8
--operation mode is normal

VB1_state[4] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_34, VB1L51, VCC);


--E1L12 is sld_hub:SLD_HUB_INST|i~38 at LC_X21_Y23_N9
--operation mode is normal

E1L12 = AMPP_FUNCTION(VB1_state[3], VB1_state[4]);


--NB1_dffe10a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[8] at LC_X25_Y21_N6
--operation mode is normal

NB1_dffe10a[8]_sload_eqn = NB1_dffe6a[8];
NB1_dffe10a[8] = DFFEA(NB1_dffe10a[8]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[7] at LC_X25_Y21_N9
--operation mode is normal

NB1_dffe9a[7]_sload_eqn = NB1_dffe8a[7];
NB1_dffe9a[7] = DFFEA(NB1_dffe9a[7]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[8] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[8] at LC_X27_Y21_N6
--operation mode is normal

NB1_dffe8a[8]_lut_out = N6_safe_q[8];
NB1_dffe8a[8] = DFFEA(NB1_dffe8a[8]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L341 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~116 at LC_X31_Y25_N1
--operation mode is normal

GB1L341 = !GB1L29Q & !GB1L09Q & !GB1L26Q & !GB1L48Q;


--GB1L441 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~120 at LC_X32_Y25_N9
--operation mode is normal

GB1L441 = !GB1L08Q & !GB1L88Q & !GB1L46Q & !GB1L69Q;


--GB1L941 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1793~248 at LC_X32_Y25_N7
--operation mode is normal

GB1L941 = GB1L341 & GB1L441 & GB1L141 & GB1L041;


--GB1L621 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~117 at LC_X31_Y26_N1
--operation mode is normal

GB1L621 = !GB1L19Q & !GB1L78Q & !GB1L98Q & !GB1L38Q;


--GB1L721 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~124 at LC_X32_Y25_N5
--operation mode is normal

GB1L721 = !GB1L16Q & !GB1L18Q & !GB1L501Q & !GB1L36Q;


--GB1L131 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~233 at LC_X32_Y25_N3
--operation mode is normal

GB1L131 = GB1L421 & GB1L721 & GB1L621 & GB1L321;


--GB1L821 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~141 at LC_X33_Y23_N6
--operation mode is normal

GB1L821 = !GB1L101Q & !GB1L97Q & !GB1L701Q & !GB1L301Q;


--GB1L921 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~162 at LC_X33_Y23_N3
--operation mode is normal

GB1L921 = !GB1L56Q & !GB1L17Q & !GB1L96Q & !GB1L76Q;


--GB1L031 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~187 at LC_X32_Y23_N0
--operation mode is normal

GB1L031 = !GB1L37Q & !GB1L99Q & !GB1L79Q & !GB1L57Q;


--GB1L231 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~238 at LC_X32_Y23_N2
--operation mode is normal

GB1L231 = GB1L921 & GB1L031 & GB1L821 & !GB1L59Q;


--GB1L331 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1035~251 at LC_X32_Y25_N8
--operation mode is normal

GB1L331 = GB1L131 & GB1L231 & GB1L051 & GB1L941;


--GB1L531 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1099~9 at LC_X33_Y25_N9
--operation mode is normal

GB1L531 = !GB1L39Q & !GB1L58Q & !GB1L77Q;


--GB1_reduce_or_1294 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1294 at LC_X33_Y25_N8
--operation mode is normal

GB1L44Q_qfbk = GB1L44Q;
GB1_reduce_or_1294 = GB1L34Q # GB1L44Q_qfbk # !GB1L531 # !GB1L331;

--GB1L44Q is tx_reply:DUT|reply_translator:reply_translator_inst|fibre_current_state~15 at LC_X33_Y25_N8
--operation mode is normal

GB1L44Q_sload_eqn = GB1L34Q;
GB1L44Q = DFFEA(GB1L44Q_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L932 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1525_rtl_102~3 at LC_X33_Y24_N4
--operation mode is normal

GB1L932 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L932);

--GB1_packet_header3_0[6] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_0[6] at LC_X33_Y24_N4
--operation mode is normal

GB1_packet_header3_0[6] = DFFEA(GB1L932, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1_reduce_or_1099 is tx_reply:DUT|reply_translator:reply_translator_inst|reduce_or_1099 at LC_X33_Y26_N4
--operation mode is normal

GB1_reduce_or_1099 = GB1L39Q # GB1L58Q # GB1L77Q # !GB1L14Q;


--A1L42Q is stim_current_state~9 at LC_X31_Y25_N7
--operation mode is normal

A1L42Q_lut_out = A1L42Q & (stim1_i # !stim2_i) # !A1L42Q & !A1L32Q & stim1_i & !stim2_i;
A1L42Q = DFFEA(A1L42Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L122 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1295_rtl_96~3 at LC_X36_Y25_N6
--operation mode is normal

GB1L122 = LCELL(GB1L24Q # GB1L122 & GB1_reduce_or_1294);

--GB1_reply_word1_0[6] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_0[6] at LC_X36_Y25_N6
--operation mode is normal

GB1_reply_word1_0[6] = DFFEA(GB1L122, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L332 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1499_rtl_103~3 at LC_X34_Y24_N7
--operation mode is normal

GB1L332 = LCELL(GB1L24Q # GB1L332 & GB1_reduce_or_1294);


--GB1L512 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1269_rtl_97~3 at LC_X35_Y24_N6
--operation mode is normal

GB1L512 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L512);

--GB1_reply_word1_1[6] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_1[6] at LC_X35_Y24_N6
--operation mode is normal

GB1_reply_word1_1[6] = DFFEA(GB1L512, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L922 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1454_rtl_91~3 at LC_X35_Y23_N5
--operation mode is normal

GB1L922 = LCELL(GB1L24Q # GB1L922 & GB1_reduce_or_1294);


--GB1L132 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1478_rtl_90~3 at LC_X35_Y23_N7
--operation mode is normal

GB1L132 = LCELL(GB1L24Q # GB1L132 & GB1_reduce_or_1294);


--GB1L532 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1506_rtl_81~3 at LC_X32_Y24_N1
--operation mode is normal

GB1L532 = LCELL(GB1L24Q # GB1L532 & GB1_reduce_or_1294);


--GB1L142 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1532_rtl_80~3 at LC_X33_Y23_N2
--operation mode is normal

GB1L142 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L142);

--GB1_packet_header3_0[4] is tx_reply:DUT|reply_translator:reply_translator_inst|packet_header3_0[4] at LC_X33_Y23_N2
--operation mode is normal

GB1_packet_header3_0[4] = DFFEA(GB1L142, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L322 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1302_rtl_75~3 at LC_X32_Y25_N4
--operation mode is normal

GB1L322 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L322);

--GB1_reply_word1_0[4] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_0[4] at LC_X32_Y25_N4
--operation mode is normal

GB1_reply_word1_0[4] = DFFEA(GB1L322, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L712 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1282_rtl_55~3 at LC_X34_Y23_N0
--operation mode is normal

GB1L712 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L712);

--GB1_reply_word1_1[2] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_1[2] at LC_X34_Y23_N0
--operation mode is normal

GB1_reply_word1_1[2] = DFFEA(GB1L712, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L312 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1257_rtl_61_rtl_222~3 at LC_X34_Y23_N8
--operation mode is normal

GB1L312 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L312);


--GB1L522 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1312_rtl_44~3 at LC_X36_Y25_N1
--operation mode is normal

GB1L522 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L522);

--GB1_reply_word1_0[1] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_0[1] at LC_X36_Y25_N1
--operation mode is normal

GB1_reply_word1_0[1] = DFFEA(GB1L522, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--GB1L732 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1516_rtl_50~3 at LC_X34_Y25_N7
--operation mode is normal

GB1L732 = LCELL(GB1L24Q # GB1L732 & GB1_reduce_or_1294);


--GB1L722 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1445_rtl_118~3 at LC_X33_Y25_N0
--operation mode is normal

GB1L722 = LCELL(GB1L24Q # GB1L722 & (!GB1L331 # !GB1L531));

--GB1_wordN_0[0] is tx_reply:DUT|reply_translator:reply_translator_inst|wordN_0[0] at LC_X33_Y25_N0
--operation mode is normal

GB1_wordN_0[0] = DFFEA(GB1L722, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L221, , );


--GB1L912 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1289_rtl_117~3 at LC_X32_Y25_N6
--operation mode is normal

GB1L912 = LCELL(GB1L24Q # GB1_reduce_or_1294 & GB1L912);

--GB1_reply_word1_1[0] is tx_reply:DUT|reply_translator:reply_translator_inst|reply_word1_1[0] at LC_X32_Y25_N6
--operation mode is normal

GB1_reply_word1_1[0] = DFFEA(GB1L912, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1L24Q, , );


--UB6L2Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[1]~reg0 at LC_X18_Y19_N0
--operation mode is normal

UB6L2Q = AMPP_FUNCTION(!A1L5, UB6L3Q, VB1_state[4], E1L9, !E1L61, E1_IRSR_ENA);


--T1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] at LC_X19_Y21_N7
--operation mode is normal

T1_status_out[0] = AMPP_FUNCTION(clk_i, T1_status_out[0], G1L2, P1L3, !B1_reset_all);


--S1L5Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~reg0 at LC_X17_Y19_N4
--operation mode is normal

S1L5Q = AMPP_FUNCTION(clk_i, S1L3, P1L3, H1_is_max_write_address_ff, !B1_reset_all);


--G1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[0]~2 at LC_X18_Y21_N5
--operation mode is normal

G1L5 = AMPP_FUNCTION(S1L5Q, T1_status_out[0]);

--Y1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[5] at LC_X18_Y21_N5
--operation mode is normal

Y1_dffs[5]_sload_eqn = Y1_dffs[6];
Y1_dffs[5] = DFFEA(Y1_dffs[5]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--UB6L4Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[3]~reg0 at LC_X18_Y19_N5
--operation mode is normal

UB6L4Q = AMPP_FUNCTION(!A1L5, E1L4, P1L3, VB1_state[4], E1L31, !E1L61, E1_IRSR_ENA);


--UB6L8Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[7]~reg0 at LC_X18_Y19_N7
--operation mode is normal

UB6L8Q = AMPP_FUNCTION(!A1L5, E1L32, !E1L61, E1_IRSR_ENA);


--BB4_points[0][3] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][3] at LC_X19_Y18_N9
--operation mode is normal

BB4_points[0][3]_lut_out = UB6L2Q & !UB6L4Q & AB2L1 & UB6L3Q;
BB4_points[0][3] = DFFEA(BB4_points[0][3]_lut_out, !GLOBAL(A1L5), !GLOBAL(E1L61), , E1L52, , );


--E1L4 is sld_hub:SLD_HUB_INST|IR_MUX_SEL~2 at LC_X18_Y18_N6
--operation mode is normal

E1L4 = AMPP_FUNCTION(BB4_points[0][3], UB6L4Q, UB6L8Q);


--E1L8 is sld_hub:SLD_HUB_INST|IRSR_D[0]~39 at LC_X18_Y20_N6
--operation mode is normal

E1L8 = AMPP_FUNCTION(G1L5, UB6L1Q, E1L4);


--VB1_state[1] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[1] at LC_X24_Y23_N2
--operation mode is normal

VB1_state[1] = AMPP_FUNCTION(!A1L5, A1L7, VB1L52, VB1_reduce_nor_20, VB1_reduce_nor_50, VCC);


--E1L61 is sld_hub:SLD_HUB_INST|i~6 at LC_X19_Y17_N6
--operation mode is normal

E1L61 = AMPP_FUNCTION(VB1_state[1]);

--UB7L1Q is sld_hub:SLD_HUB_INST|sld_dffex:RESET|Q[0]~reg0 at LC_X19_Y17_N6
--operation mode is normal

UB7L1Q = AMPP_FUNCTION(!A1L5, BB4_points[0][7], E1_jtag_debug_mode_usr1, GND, E1L71);


--E1_IRSR_ENA is sld_hub:SLD_HUB_INST|IRSR_ENA at LC_X19_Y19_N1
--operation mode is normal

E1_IRSR_ENA = AMPP_FUNCTION(E1_jtag_debug_mode_usr1, VB1_state[4], VB1_state[3]);


--E1_OK_TO_UPDATE_IR_Q is sld_hub:SLD_HUB_INST|OK_TO_UPDATE_IR_Q at LC_X19_Y17_N2
--operation mode is normal

E1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(!A1L5, VB1_state[8], E1_jtag_debug_mode_usr1, VCC, E1L81);


--E1L5 is sld_hub:SLD_HUB_INST|IRF_ENA_ENABLE~14 at LC_X19_Y21_N6
--operation mode is normal

E1L5 = AMPP_FUNCTION(A1L7, E1_jtag_debug_mode_usr1, E1_OK_TO_UPDATE_IR_Q, VB1_state[4]);


--B1_reset_instr_on is sld_signaltap:auto_signaltap_0|reset_instr_on at LC_X19_Y19_N2
--operation mode is normal

B1_reset_instr_on = AMPP_FUNCTION(A1L8, UB2L2Q, UB2L1Q, UB2L3Q, VCC);


--B1_reset_all is sld_signaltap:auto_signaltap_0|reset_all at LC_X19_Y17_N5
--operation mode is normal

B1_reset_all = AMPP_FUNCTION(B1_reset_instr_on, VB1_state[1], UB7L1Q);


--E1_jtag_debug_mode is sld_hub:SLD_HUB_INST|jtag_debug_mode at LC_X22_Y23_N2
--operation mode is normal

E1_jtag_debug_mode = AMPP_FUNCTION(!A1L5, E1_jtag_debug_mode, E1L23, AB2L1, VB1_state[15], !VB1_state[0]);


--E1L22 is sld_hub:SLD_HUB_INST|i~41 at LC_X19_Y23_N3
--operation mode is normal

E1L22 = AMPP_FUNCTION(UB1L1Q, UB4L1Q, E1_jtag_debug_mode);


--UB2L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[2]~reg0 at LC_X19_Y20_N4
--operation mode is normal

UB2L3Q = AMPP_FUNCTION(!A1L5, UB1L1Q, UB3L3Q, UB6L3Q, !E1L61, E1L7);


--UB2L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[1]~reg0 at LC_X19_Y20_N8
--operation mode is normal

UB2L2Q = AMPP_FUNCTION(!A1L5, UB1L1Q, UB3L2Q, UB6L2Q, !E1L61, E1L7);


--UB2L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF|Q[0]~reg0 at LC_X19_Y20_N6
--operation mode is normal

UB2L1Q = AMPP_FUNCTION(!A1L5, UB1L1Q, UB3L1Q, UB6L1Q, !E1L61, E1L7);


--Y1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[1] at LC_X21_Y23_N2
--operation mode is normal

Y1_dffs[1]_lut_out = Y1_dffs[2];
Y1_dffs[1] = DFFEA(Y1_dffs[1]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--V1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|trigger_setup_ena at LC_X19_Y21_N2
--operation mode is normal

V1_trigger_setup_ena = AMPP_FUNCTION(A1L4, E1_jtag_debug_mode_usr1, B1_load_instr_on, E1L22);


--F1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~183 at LC_X19_Y24_N9
--operation mode is normal

F1L4 = AMPP_FUNCTION(N1_safe_q[2], N1_safe_q[0], N1_safe_q[1]);


--F1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1] at LC_X19_Y24_N3
--operation mode is normal

F1_WORD_SR[1] = AMPP_FUNCTION(!A1L2, A1L4, N1_safe_q[1], F1_WORD_SR[2], F1L2, !F1_clear_signal, V1L1);


--F1_clear_signal is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal at LC_X18_Y21_N8
--operation mode is normal

F1_clear_signal = AMPP_FUNCTION(E1_jtag_debug_mode_usr1, A1L8);


--V1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|i~11 at LC_X19_Y23_N4
--operation mode is normal

V1L1 = AMPP_FUNCTION(E1_jtag_debug_mode, UB1L1Q, UB4L1Q, E1_jtag_debug_mode_usr1);


--H1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff at LC_X17_Y19_N2
--operation mode is normal

H1_is_max_write_address_ff = AMPP_FUNCTION(clk_i, !B1_reset_all, N3_cout);


--Y2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at LC_X17_Y24_N2
--operation mode is normal

Y2_dffs[1]_lut_out = A1L4 & N3_safe_q[0] # !A1L4 & Y2_dffs[2];
Y2_dffs[1] = DFFEA(Y2_dffs[1]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--F2_WORD_SR[1] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC_X18_Y18_N8
--operation mode is normal

F2_WORD_SR[1] = AMPP_FUNCTION(!A1L5, F2_WORD_SR[2], N7_safe_q[4], VB1_state[4], F2L3, !F2_clear_signal, E1L02);


--F2L4 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_16_rtl_271_rtl_279_rtl_292~0 at LC_X17_Y18_N2
--operation mode is normal

F2L4 = AMPP_FUNCTION(N7_safe_q[2], N7_safe_q[1], N7_safe_q[0], N7_safe_q[3]);


--F2_clear_signal is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|clear_signal at LC_X18_Y21_N2
--operation mode is normal

F2_clear_signal = AMPP_FUNCTION(VB1_state[8], E1_jtag_debug_mode_usr1);


--E1_jtag_debug_mode_usr0 is sld_hub:SLD_HUB_INST|jtag_debug_mode_usr0 at LC_X19_Y22_N2
--operation mode is normal

E1_jtag_debug_mode_usr0 = AMPP_FUNCTION(!A1L5, Y4_dffs[0], Y4_dffs[1], E1L83, E1L73, !VB1_state[0], VB1_state[12]);


--E1L02 is sld_hub:SLD_HUB_INST|i~32 at LC_X19_Y17_N4
--operation mode is normal

E1L02 = AMPP_FUNCTION(E1_jtag_debug_mode_usr0, VB1_state[3], VB1_state[4]);


--E1L32 is sld_hub:SLD_HUB_INST|i~44 at LC_X19_Y20_N9
--operation mode is normal

E1L32 = AMPP_FUNCTION(altera_internal_jtag, VB1_state[4]);


--UB6L3Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[2]~reg0 at LC_X18_Y19_N3
--operation mode is normal

UB6L3Q = AMPP_FUNCTION(!A1L5, VB1_state[4], UB6L4Q, E1L01, E1L11, !E1L61, E1_IRSR_ENA);


--AB2L2 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][3]~146 at LC_X19_Y19_N6
--operation mode is normal

AB2L2 = !UB6L3Q & !UB6L4Q;


--E1L42 is sld_hub:SLD_HUB_INST|i~130 at LC_X19_Y18_N1
--operation mode is normal

E1L42 = AMPP_FUNCTION(E1_jtag_debug_mode_usr1, E1_jtag_debug_mode_usr0, VB1_state[3], VB1_state[4]);


--E1L52 is sld_hub:SLD_HUB_INST|i~136 at LC_X19_Y18_N2
--operation mode is normal

E1L52 = AMPP_FUNCTION(altera_internal_jtag, A1L7, E1L42);


--Y4_dffs[0] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[0] at LC_X19_Y22_N7
--operation mode is normal

Y4_dffs[0]_lut_out = Y4_dffs[1];
Y4_dffs[0] = DFFEA(Y4_dffs[0]_lut_out, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--Y4_dffs[7] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[7] at LC_X19_Y22_N8
--operation mode is normal

Y4_dffs[7]_lut_out = Y4_dffs[8];
Y4_dffs[7] = DFFEA(Y4_dffs[7]_lut_out, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--Y4_dffs[8] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[8] at LC_X19_Y22_N0
--operation mode is normal

Y4_dffs[8]_lut_out = Y4_dffs[9];
Y4_dffs[8] = DFFEA(Y4_dffs[8]_lut_out, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--Y4_dffs[9] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[9] at LC_X19_Y22_N4
--operation mode is normal

Y4_dffs[9]_lut_out = !altera_internal_jtag;
Y4_dffs[9] = DFFEA(Y4_dffs[9]_lut_out, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--E1L73 is sld_hub:SLD_HUB_INST|reduce_nor_13~27 at LC_X19_Y22_N6
--operation mode is normal

E1L73 = AMPP_FUNCTION(Y4_dffs[9], Y4_dffs[8], Y4_dffs[7]);

--Y4_dffs[6] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[6] at LC_X19_Y22_N6
--operation mode is normal

Y4_dffs[6]_sload_eqn = Y4_dffs[7];
Y4_dffs[6] = DFFEA(Y4_dffs[6]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--Y4_dffs[3] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[3] at LC_X18_Y23_N5
--operation mode is normal

Y4_dffs[3]_lut_out = Y4_dffs[4];
Y4_dffs[3] = DFFEA(Y4_dffs[3]_lut_out, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--Y4_dffs[4] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[4] at LC_X18_Y23_N8
--operation mode is normal

Y4_dffs[4]_lut_out = Y4_dffs[5];
Y4_dffs[4] = DFFEA(Y4_dffs[4]_lut_out, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--Y4_dffs[5] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[5] at LC_X18_Y23_N4
--operation mode is normal

Y4_dffs[5]_sload_eqn = Y4_dffs[6];
Y4_dffs[5] = DFFEA(Y4_dffs[5]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--E1L83 is sld_hub:SLD_HUB_INST|reduce_nor_13~32 at LC_X18_Y23_N7
--operation mode is normal

E1L83 = AMPP_FUNCTION(Y4_dffs[4], Y4_dffs[3], Y4_dffs[5]);

--Y4_dffs[2] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[2] at LC_X18_Y23_N7
--operation mode is normal

Y4_dffs[2]_sload_eqn = Y4_dffs[3];
Y4_dffs[2] = DFFEA(Y4_dffs[2]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--Y4_dffs[1] is sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register|dffs[1] at LC_X18_Y23_N3
--operation mode is normal

Y4_dffs[1]_sload_eqn = Y4_dffs[2];
Y4_dffs[1] = DFFEA(Y4_dffs[1]_sload_eqn, !GLOBAL(A1L5), !GLOBAL(VB1_state[0]), , VB1_state[11], , );


--VB1_state[0] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[0] at LC_X23_Y23_N6
--operation mode is normal

VB1_state[0] = AMPP_FUNCTION(!A1L5, VB1L72, VB1L84, VB1L92, VB1L82, VCC);


--VB1_state[12] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[12] at LC_X25_Y23_N7
--operation mode is normal

VB1_state[12] = AMPP_FUNCTION(!A1L5, A1L7, VB1L83, VCC);


--VB1_state[15] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[15] at LC_X29_Y23_N0
--operation mode is normal

VB1_state[15] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_44, VB1L54, VB1L93, VCC);


--VB1L9 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~63 at LC_X28_Y23_N7
--operation mode is normal

VB1L9 = AMPP_FUNCTION(VB1_state[4], VB1_state[12], VB1_state[3], VB1_state[8]);


--VB1_state[7] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[7] at LC_X22_Y23_N4
--operation mode is normal

VB1_state[7] = AMPP_FUNCTION(!A1L5, VB1_state[9], A1L7, VB1L42, VB1_state[6], VCC);


--VB1L12 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~36 at LC_X27_Y23_N0
--operation mode is normal

VB1L12 = AMPP_FUNCTION(VB1_state[7], VB1_state[0]);


--VB1_state[2] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[2] at LC_X25_Y23_N6
--operation mode is normal

VB1_state[2] = AMPP_FUNCTION(!A1L5, A1L7, VB1L02, VB1L52, VB1L74, VCC);


--VB1L02 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~35 at LC_X27_Y23_N5
--operation mode is normal

VB1L02 = AMPP_FUNCTION(VB1_state[2], VB1_state[1], VB1L9, VB1L12);


--VB1_state[11] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[11] at LC_X24_Y23_N3
--operation mode is normal

VB1_state[11] = AMPP_FUNCTION(!A1L5, A1L7, VB1L93, VB1L54, VB1L83, VCC);


--VB1_state[13] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[13] at LC_X24_Y23_N1
--operation mode is normal

VB1_state[13] = AMPP_FUNCTION(!A1L5, A1L7, VB1L34, VB1L73, VB1_reduce_nor_44, VCC);


--VB1_state[14] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[14] at LC_X24_Y23_N5
--operation mode is normal

VB1_state[14] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[14], VB1L34, VB1L93, VCC);


--VB1_state[10] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[10] at LC_X24_Y23_N0
--operation mode is normal

VB1_state[10] = AMPP_FUNCTION(!A1L5, A1L7, VB1_state[9], VB1_state[6], VB1L42, VCC);


--VB1L4 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~20 at LC_X24_Y23_N9
--operation mode is normal

VB1L4 = AMPP_FUNCTION(VB1_state[11], VB1_state[13], VB1_state[14], VB1_state[10]);


--VB1_state[6] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[6] at LC_X21_Y23_N3
--operation mode is normal

VB1_state[6] = AMPP_FUNCTION(!A1L5, A1L7, VB1_reduce_nor_32, VB1_reduce_nor_30, VCC);


--VB1_state[9] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[9] at LC_X21_Y23_N0
--operation mode is normal

VB1_state[9] = AMPP_FUNCTION(!A1L5, A1L7, VB1L21, VB1_state[2], VB1L8, VCC);


--VB1L3 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~17 at LC_X28_Y23_N9
--operation mode is normal

VB1L3 = AMPP_FUNCTION(VB1_state[9], VB1_state[6], VB1L4);


--VB1_state[5] is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[5] at LC_X28_Y23_N4
--operation mode is normal

VB1_state[5] = AMPP_FUNCTION(!A1L5, A1L7, VB1L61, VB1_reduce_nor_28, VB1L31, VCC);


--VB1_reduce_nor_30 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30 at LC_X27_Y23_N3
--operation mode is normal

VB1_reduce_nor_30 = AMPP_FUNCTION(VB1_state[15], VB1_state[5], VB1L3, VB1L02);


--VB1L6 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~33 at LC_X28_Y23_N3
--operation mode is normal

VB1L6 = AMPP_FUNCTION(VB1_state[15], VB1_state[5]);


--VB1L2 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~16 at LC_X28_Y23_N0
--operation mode is normal

VB1L2 = AMPP_FUNCTION(VB1L6, VB1_state[1], VB1L9, VB1_state[2]);


--VB1_reduce_nor_34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_34 at LC_X28_Y23_N5
--operation mode is normal

VB1_reduce_nor_34 = AMPP_FUNCTION(VB1_state[7], VB1L2, VB1_state[0], VB1L3);


--VB1L41 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~37 at LC_X22_Y23_N5
--operation mode is normal

VB1L41 = AMPP_FUNCTION(VB1_state[12], VB1_state[8]);


--VB1L21 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24~13 at LC_X22_Y23_N6
--operation mode is normal

VB1L21 = AMPP_FUNCTION(VB1_state[3], VB1_state[4], VB1_state[1], VB1L41);


--VB1L5 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20~21 at LC_X21_Y23_N5
--operation mode is normal

VB1L5 = AMPP_FUNCTION(VB1_state[6], VB1_state[9]);


--VB1L01 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~73 at LC_X23_Y23_N2
--operation mode is normal

VB1L01 = AMPP_FUNCTION(VB1_state[0], VB1_state[5], VB1_state[7]);


--VB1L8 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~62 at LC_X23_Y23_N0
--operation mode is normal

VB1L8 = AMPP_FUNCTION(VB1_state[15], VB1L4, VB1L5, VB1L01);


--VB1L81 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28~22 at LC_X25_Y23_N8
--operation mode is normal

VB1L81 = AMPP_FUNCTION(VB1_state[12], VB1_state[3], VB1_state[8], VB1_state[4]);


--VB1_reduce_nor_28 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_28 at LC_X23_Y23_N3
--operation mode is normal

VB1_reduce_nor_28 = AMPP_FUNCTION(VB1_state[2], VB1_state[1], VB1L81, VB1L8);


--VB1L31 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~35 at LC_X23_Y23_N4
--operation mode is normal

VB1L31 = AMPP_FUNCTION(VB1_state[4], VB1_state[1], VB1_state[2], VB1L8);


--VB1L51 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~38 at LC_X22_Y23_N0
--operation mode is normal

VB1L51 = AMPP_FUNCTION(VB1_state[3], VB1L41, VB1L31, VB1_reduce_nor_28);


--NB1_dffe10a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[7] at LC_X23_Y24_N5
--operation mode is normal

NB1_dffe10a[7]_sload_eqn = NB1_dffe6a[7];
NB1_dffe10a[7] = DFFEA(NB1_dffe10a[7]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[6] at LC_X25_Y21_N4
--operation mode is normal

NB1_dffe9a[6]_sload_eqn = NB1_dffe8a[6];
NB1_dffe9a[6] = DFFEA(NB1_dffe9a[6]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[7] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[7] at LC_X29_Y21_N2
--operation mode is normal

NB1_dffe8a[7]_lut_out = N6_safe_q[7];
NB1_dffe8a[7] = DFFEA(NB1_dffe8a[7]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L661 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1038_rtl_171_rtl_215~18 at LC_X36_Y26_N8
--operation mode is normal

GB1L661 = GB1_reply_word1_2[1] & GB1L77Q;


--GB1L371 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1054_rtl_172_rtl_216~3 at LC_X36_Y26_N2
--operation mode is normal

GB1L371 = LCELL(GB1L661 # GB1L371 & (GB1L221 # !GB1L331));

--GB1_checksum_in[22] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[22] at LC_X36_Y26_N2
--operation mode is normal

GB1_checksum_in[22] = DFFEA(GB1L371, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--A1L32Q is stim_current_state~8 at LC_X31_Y25_N9
--operation mode is normal

A1L32Q_lut_out = !A1L52Q & (A1L32Q # stim1_i & !stim2_i);
A1L32Q = DFFEA(A1L32Q_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--GB1L581 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1070_rtl_173_rtl_217~106 at LC_X35_Y25_N3
--operation mode is normal

GB1L581 = GB1_reply_word1_1[6] & (GB1L77Q # GB1L58Q & GB1_reply_word1_2[1]) # !GB1_reply_word1_1[6] & GB1L58Q & GB1_reply_word1_2[1];


--GB1L481 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1070_rtl_173_rtl_217~4 at LC_X35_Y25_N2
--operation mode is normal

GB1L481 = LCELL(GB1L581 # GB1L481 & (GB1L221 # !GB1L331));

--GB1_checksum_in[14] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[14] at LC_X35_Y25_N2
--operation mode is normal

GB1_checksum_in[14] = DFFEA(GB1L481, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L561 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1038_rtl_171_rtl_215~3 at LC_X36_Y26_N9
--operation mode is normal

GB1L561 = LCELL(GB1L661 # GB1L561 & (GB1L221 # !GB1L331));

--GB1_checksum_in[30] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[30] at LC_X36_Y26_N9
--operation mode is normal

GB1_checksum_in[30] = DFFEA(GB1L561, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L891 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1086_rtl_174_rtl_218~8 at LC_X36_Y25_N4
--operation mode is normal

GB1L891 = GB1_reply_word1_2[1] & (GB1L58Q # GB1_reply_word1_0[6] & GB1L77Q) # !GB1_reply_word1_2[1] & GB1_reply_word1_0[6] & GB1L77Q;


--GB1L791 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1086_rtl_174_rtl_218~4 at LC_X36_Y25_N5
--operation mode is normal

GB1L791 = LCELL(GB1L891 # GB1L791 & (GB1L221 # !GB1L331));

--GB1_checksum_in[6] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[6] at LC_X36_Y25_N5
--operation mode is normal

GB1_checksum_in[6] = DFFEA(GB1L791, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L381 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1070_rtl_173_rtl_217~1 at LC_X36_Y26_N3
--operation mode is normal

GB1L381 = GB1L58Q & GB1_reply_word1_2[1];


--GB1L002 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1088_rtl_166_rtl_214~4 at LC_X36_Y26_N4
--operation mode is normal

GB1L002 = LCELL(GB1L381 # GB1L002 & (GB1L221 # !GB1L331));

--GB1_checksum_in[5] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[5] at LC_X36_Y26_N4
--operation mode is normal

GB1_checksum_in[5] = DFFEA(GB1L002, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L571 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1056_rtl_164_rtl_212~3 at LC_X36_Y26_N6
--operation mode is normal

GB1L571 = LCELL(GB1L381 # GB1L571 & (GB1L221 # !GB1L331));

--GB1_checksum_in[21] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[21] at LC_X36_Y26_N6
--operation mode is normal

GB1_checksum_in[21] = DFFEA(GB1L571, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L171 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1048_rtl_131_rtl_199~5 at LC_X36_Y25_N8
--operation mode is normal

GB1L171 = !GB1L58Q & !GB1L77Q # !GB1_reply_word1_2[1];


--GB1L861 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1042_rtl_155_rtl_208~4 at LC_X36_Y25_N7
--operation mode is normal

GB1L861 = LCELL(GB1L861 & (GB1L221 # !GB1L331) # !GB1L171);

--GB1_checksum_in[28] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[28] at LC_X36_Y25_N7
--operation mode is normal

GB1_checksum_in[28] = DFFEA(GB1L861, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L771 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1058_rtl_156_rtl_209~3 at LC_X36_Y26_N1
--operation mode is normal

GB1L771 = LCELL(GB1L381 # GB1L771 & (GB1L221 # !GB1L331));

--GB1_checksum_in[20] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[20] at LC_X36_Y26_N1
--operation mode is normal

GB1_checksum_in[20] = DFFEA(GB1L771, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L302 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1090_rtl_158_rtl_211~8 at LC_X33_Y25_N7
--operation mode is normal

GB1L302 = GB1L77Q & (GB1_reply_word1_0[4] # GB1_reply_word1_2[1] & GB1L58Q) # !GB1L77Q & GB1_reply_word1_2[1] & GB1L58Q;


--GB1L202 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1090_rtl_158_rtl_211~4 at LC_X33_Y26_N9
--operation mode is normal

GB1L202 = LCELL(GB1L302 # GB1L202 & (GB1L221 # !GB1L331));

--GB1_checksum_in[4] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[4] at LC_X33_Y26_N9
--operation mode is normal

GB1_checksum_in[4] = DFFEA(GB1L202, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L781 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1074_rtl_157_rtl_210~4 at LC_X35_Y26_N3
--operation mode is normal

GB1L781 = LCELL(GB1L381 # GB1L781 & (GB1L221 # !GB1L331));

--GB1_checksum_in[12] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[12] at LC_X35_Y26_N3
--operation mode is normal

GB1_checksum_in[12] = DFFEA(GB1L781, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L502 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1092_rtl_150_rtl_207~4 at LC_X35_Y26_N7
--operation mode is normal

GB1L502 = LCELL(GB1L381 # GB1L502 & (GB1L221 # !GB1L331));

--GB1_checksum_in[3] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[3] at LC_X35_Y26_N7
--operation mode is normal

GB1_checksum_in[3] = DFFEA(GB1L502, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L091 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1078_rtl_141_rtl_204~8 at LC_X34_Y26_N5
--operation mode is normal

GB1L091 = GB1_reply_word1_2[1] & (GB1L58Q # GB1_reply_word1_1[2] & GB1L77Q) # !GB1_reply_word1_2[1] & GB1_reply_word1_1[2] & GB1L77Q;


--GB1L981 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1078_rtl_141_rtl_204~4 at LC_X34_Y26_N6
--operation mode is normal

GB1L981 = LCELL(GB1L091 # GB1L981 & (GB1L221 # !GB1L331));

--GB1_checksum_in[10] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[10] at LC_X34_Y26_N6
--operation mode is normal

GB1_checksum_in[10] = DFFEA(GB1L981, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L971 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1062_rtl_140_rtl_203~3 at LC_X35_Y26_N6
--operation mode is normal

GB1L971 = LCELL(GB1L381 # GB1L971 & (GB1L221 # !GB1L331));

--GB1_checksum_in[18] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[18] at LC_X35_Y26_N6
--operation mode is normal

GB1_checksum_in[18] = DFFEA(GB1L971, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L071 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1048_rtl_131_rtl_199~4 at LC_X36_Y25_N9
--operation mode is normal

GB1L071 = LCELL(GB1L071 & (GB1L221 # !GB1L331) # !GB1L171);

--GB1_checksum_in[25] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[25] at LC_X36_Y25_N9
--operation mode is normal

GB1_checksum_in[25] = DFFEA(GB1L071, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L181 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1064_rtl_132_rtl_200~3 at LC_X36_Y26_N7
--operation mode is normal

GB1L181 = LCELL(GB1L661 # GB1L181 & (GB1L221 # !GB1L331));

--GB1_checksum_in[17] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[17] at LC_X36_Y26_N7
--operation mode is normal

GB1_checksum_in[17] = DFFEA(GB1L181, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L291 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1080_rtl_133_rtl_201~4 at LC_X35_Y26_N5
--operation mode is normal

GB1L291 = LCELL(GB1L381 # GB1L291 & (GB1L221 # !GB1L331));

--GB1_checksum_in[9] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[9] at LC_X35_Y26_N5
--operation mode is normal

GB1_checksum_in[9] = DFFEA(GB1L291, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L702 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1096_rtl_134_rtl_202~1 at LC_X36_Y25_N2
--operation mode is normal

GB1L702 = GB1_reply_word1_0[1] & GB1L77Q;


--GB1L802 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1096_rtl_134_rtl_202~3 at LC_X36_Y26_N5
--operation mode is normal

GB1L802 = LCELL(GB1L702 # GB1L802 & (GB1L221 # !GB1L331));

--GB1_checksum_in[1] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[1] at LC_X36_Y26_N5
--operation mode is normal

GB1_checksum_in[1] = DFFEA(GB1L802, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L012 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1098_rtl_190~1 at LC_X33_Y26_N2
--operation mode is normal

GB1L012 = GB1_wordN_0[0] & GB1L39Q;


--GB1L112 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1098_rtl_190~4 at LC_X33_Y26_N7
--operation mode is normal

GB1L112 = LCELL(GB1L012 # GB1L112 & (GB1L221 # !GB1L331));

--GB1_checksum_in[0] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[0] at LC_X33_Y26_N7
--operation mode is normal

GB1_checksum_in[0] = DFFEA(GB1L112, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--GB1L491 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1082_rtl_189_rtl_221~1 at LC_X33_Y25_N4
--operation mode is normal

GB1L491 = GB1L77Q & GB1_reply_word1_1[0];


--GB1L591 is tx_reply:DUT|reply_translator:reply_translator_inst|Select_1082_rtl_189_rtl_221~3 at LC_X33_Y26_N1
--operation mode is normal

GB1L591 = LCELL(GB1L491 # GB1L591 & (GB1L221 # !GB1L331));

--GB1_checksum_in[8] is tx_reply:DUT|reply_translator:reply_translator_inst|checksum_in[8] at LC_X33_Y26_N1
--operation mode is normal

GB1_checksum_in[8] = DFFEA(GB1L591, GLOBAL(clk_i), !GLOBAL(rst_i), , GB1_reduce_or_1099, , );


--H1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~5 at LC_X19_Y21_N9
--operation mode is normal

H1L2 = AMPP_FUNCTION(S1L1Q, Y1_dffs[5]);

--T1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1] at LC_X19_Y21_N9
--operation mode is normal

T1_status_out[1] = AMPP_FUNCTION(clk_i, G1L2, !B1_reset_all, GND);


--E1L9 is sld_hub:SLD_HUB_INST|IRSR_D[1]~72 at LC_X18_Y19_N6
--operation mode is normal

E1L9 = AMPP_FUNCTION(UB6L2Q, H1L2, E1L4);


--B1_run_instr_on is sld_signaltap:auto_signaltap_0|run_instr_on at LC_X19_Y19_N4
--operation mode is normal

B1_run_instr_on = AMPP_FUNCTION(A1L8, UB2L2Q, UB2L1Q, UB2L3Q, VCC);


--G1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~63 at LC_X18_Y21_N9
--operation mode is normal

G1L2 = AMPP_FUNCTION(B1_run_instr_on, H1_is_max_write_address_ff, N3_cout);


--X3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|regoutff at LC_X28_Y25_N4
--operation mode is normal

X3_regoutff = AMPP_FUNCTION(clk_i, X3L2, Y1_dffs[25], X3L3, !G1_trig_mod_reset_n, P1L1);


--X2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|regoutff at LC_X29_Y22_N2
--operation mode is normal

X2_regoutff = AMPP_FUNCTION(clk_i, X2L2, Y1_dffs[22], X2L3, !G1_trig_mod_reset_n, P1L1);


--X1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|regoutff at LC_X29_Y22_N9
--operation mode is normal

X1_regoutff = AMPP_FUNCTION(clk_i, X1L3, X1L2, Y1_dffs[19], !G1_trig_mod_reset_n, P1L1);


--X76_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|regoutff at LC_X27_Y22_N2
--operation mode is normal

X76_regoutff = AMPP_FUNCTION(clk_i, X76L3, X76L2, Y1_dffs[217], !G1_trig_mod_reset_n, P1L1);


--U1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~339 at LC_X29_Y22_N4
--operation mode is normal

U1L1 = AMPP_FUNCTION(X2_regoutff, X76_regoutff, X3_regoutff, X1_regoutff);


--X7_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|regoutff at LC_X29_Y26_N4
--operation mode is normal

X7_regoutff = AMPP_FUNCTION(clk_i, X7L2, Y1_dffs[37], X7L3, !G1_trig_mod_reset_n, P1L1);


--X6_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|regoutff at LC_X29_Y26_N5
--operation mode is normal

X6_regoutff = AMPP_FUNCTION(clk_i, X6L2, Y1_dffs[34], X6L3, !G1_trig_mod_reset_n, P1L1);


--X5_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|regoutff at LC_X29_Y26_N9
--operation mode is normal

X5_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[31], X5L3, X5L2, !G1_trig_mod_reset_n, P1L1);


--X4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|regoutff at LC_X28_Y25_N5
--operation mode is normal

X4_regoutff = AMPP_FUNCTION(clk_i, X4L2, Y1_dffs[28], X4L3, !G1_trig_mod_reset_n, P1L1);


--U1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~344 at LC_X29_Y26_N6
--operation mode is normal

U1L2 = AMPP_FUNCTION(X7_regoutff, X6_regoutff, X4_regoutff, X5_regoutff);


--X11_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|regoutff at LC_X22_Y25_N8
--operation mode is normal

X11_regoutff = AMPP_FUNCTION(clk_i, X11L1, Y1_dffs[49], X11L2, !G1_trig_mod_reset_n, P1L1);


--X01_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|regoutff at LC_X22_Y25_N2
--operation mode is normal

X01_regoutff = AMPP_FUNCTION(clk_i, X01L2, Y1_dffs[46], X01L1, !G1_trig_mod_reset_n, P1L1);


--X9_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|regoutff at LC_X22_Y25_N9
--operation mode is normal

X9_regoutff = AMPP_FUNCTION(clk_i, X9L2, Y1_dffs[43], X9L1, !G1_trig_mod_reset_n, P1L1);


--X8_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|regoutff at LC_X22_Y22_N2
--operation mode is normal

X8_regoutff = AMPP_FUNCTION(clk_i, X8L3, Y1_dffs[40], X8L2, !G1_trig_mod_reset_n, P1L1);


--U1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~353 at LC_X22_Y25_N0
--operation mode is normal

U1L3 = AMPP_FUNCTION(X01_regoutff, X9_regoutff, X8_regoutff, X11_regoutff);


--X51_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|regoutff at LC_X28_Y24_N6
--operation mode is normal

X51_regoutff = AMPP_FUNCTION(clk_i, X51L2, Y1_dffs[61], X51L1, !G1_trig_mod_reset_n, P1L1);


--X41_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|regoutff at LC_X28_Y24_N3
--operation mode is normal

X41_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[58], X41L2, X41L1, !G1_trig_mod_reset_n, P1L1);


--X31_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|regoutff at LC_X28_Y24_N1
--operation mode is normal

X31_regoutff = AMPP_FUNCTION(clk_i, X31L1, Y1_dffs[55], X31L2, !G1_trig_mod_reset_n, P1L1);


--X21_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|regoutff at LC_X28_Y25_N9
--operation mode is normal

X21_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[52], X21L1, X21L2, !G1_trig_mod_reset_n, P1L1);


--U1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~366 at LC_X28_Y25_N6
--operation mode is normal

U1L4 = AMPP_FUNCTION(X41_regoutff, X51_regoutff, X31_regoutff, X21_regoutff);


--U1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~985 at LC_X29_Y25_N8
--operation mode is normal

U1L81 = AMPP_FUNCTION(U1L1, U1L2, U1L3, U1L4);


--X91_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|regoutff at LC_X22_Y20_N0
--operation mode is normal

X91_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[73], X91L2, X91L3, !G1_trig_mod_reset_n, P1L1);


--X81_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|regoutff at LC_X21_Y20_N2
--operation mode is normal

X81_regoutff = AMPP_FUNCTION(clk_i, X81L3, X81L2, Y1_dffs[70], !G1_trig_mod_reset_n, P1L1);


--X71_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|regoutff at LC_X21_Y20_N1
--operation mode is normal

X71_regoutff = AMPP_FUNCTION(clk_i, X71L2, Y1_dffs[67], X71L1, !G1_trig_mod_reset_n, P1L1);


--X61_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|regoutff at LC_X21_Y20_N8
--operation mode is normal

X61_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[64], X61L1, X61L2, !G1_trig_mod_reset_n, P1L1);


--U1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~383 at LC_X21_Y20_N3
--operation mode is normal

U1L5 = AMPP_FUNCTION(X81_regoutff, X71_regoutff, X91_regoutff, X61_regoutff);


--X32_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|regoutff at LC_X25_Y20_N8
--operation mode is normal

X32_regoutff = AMPP_FUNCTION(clk_i, X32L3, Y1_dffs[85], X32L2, !G1_trig_mod_reset_n, P1L1);


--X22_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|regoutff at LC_X25_Y20_N6
--operation mode is normal

X22_regoutff = AMPP_FUNCTION(clk_i, X22L2, X22L3, Y1_dffs[82], !G1_trig_mod_reset_n, P1L1);


--X12_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|regoutff at LC_X24_Y20_N2
--operation mode is normal

X12_regoutff = AMPP_FUNCTION(clk_i, X12L2, X12L3, Y1_dffs[79], !G1_trig_mod_reset_n, P1L1);


--X02_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|regoutff at LC_X22_Y22_N5
--operation mode is normal

X02_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[76], X02L2, X02L3, !G1_trig_mod_reset_n, P1L1);


--U1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~404 at LC_X25_Y20_N4
--operation mode is normal

U1L6 = AMPP_FUNCTION(X32_regoutff, X22_regoutff, X02_regoutff, X12_regoutff);


--X72_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|regoutff at LC_X24_Y24_N8
--operation mode is normal

X72_regoutff = AMPP_FUNCTION(clk_i, X72L3, Y1_dffs[97], X72L2, !G1_trig_mod_reset_n, P1L1);


--X62_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|regoutff at LC_X24_Y24_N7
--operation mode is normal

X62_regoutff = AMPP_FUNCTION(clk_i, X62L2, X62L3, Y1_dffs[94], !G1_trig_mod_reset_n, P1L1);


--X52_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|regoutff at LC_X24_Y24_N3
--operation mode is normal

X52_regoutff = AMPP_FUNCTION(clk_i, X52L2, X52L3, Y1_dffs[91], !G1_trig_mod_reset_n, P1L1);


--X42_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|regoutff at LC_X24_Y24_N6
--operation mode is normal

X42_regoutff = AMPP_FUNCTION(clk_i, X42L3, Y1_dffs[88], X42L2, !G1_trig_mod_reset_n, P1L1);


--U1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~429 at LC_X24_Y24_N1
--operation mode is normal

U1L7 = AMPP_FUNCTION(X72_regoutff, X62_regoutff, X52_regoutff, X42_regoutff);


--X13_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|regoutff at LC_X25_Y26_N8
--operation mode is normal

X13_regoutff = AMPP_FUNCTION(clk_i, X13L3, Y1_dffs[109], X13L2, !G1_trig_mod_reset_n, P1L1);


--X03_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|regoutff at LC_X24_Y26_N8
--operation mode is normal

X03_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[106], X03L2, X03L3, !G1_trig_mod_reset_n, P1L1);


--X92_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|regoutff at LC_X23_Y26_N4
--operation mode is normal

X92_regoutff = AMPP_FUNCTION(clk_i, X92L2, Y1_dffs[103], X92L3, !G1_trig_mod_reset_n, P1L1);


--X82_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|regoutff at LC_X24_Y26_N5
--operation mode is normal

X82_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[100], X82L3, X82L2, !G1_trig_mod_reset_n, P1L1);


--U1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~458 at LC_X24_Y26_N9
--operation mode is normal

U1L8 = AMPP_FUNCTION(X03_regoutff, X82_regoutff, X13_regoutff, X92_regoutff);


--U1L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~990 at LC_X24_Y22_N7
--operation mode is normal

U1L91 = AMPP_FUNCTION(U1L5, U1L6, U1L8, U1L7);


--X53_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|regoutff at LC_X34_Y20_N2
--operation mode is normal

X53_regoutff = AMPP_FUNCTION(clk_i, X53L2, X53L3, Y1_dffs[121], !G1_trig_mod_reset_n, P1L1);


--X43_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|regoutff at LC_X32_Y21_N3
--operation mode is normal

X43_regoutff = AMPP_FUNCTION(clk_i, X43L2, X43L3, Y1_dffs[118], !G1_trig_mod_reset_n, P1L1);


--X33_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|regoutff at LC_X32_Y21_N8
--operation mode is normal

X33_regoutff = AMPP_FUNCTION(clk_i, X33L2, Y1_dffs[115], X33L3, !G1_trig_mod_reset_n, P1L1);


--X23_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|regoutff at LC_X29_Y22_N8
--operation mode is normal

X23_regoutff = AMPP_FUNCTION(clk_i, X23L3, Y1_dffs[112], X23L2, !G1_trig_mod_reset_n, P1L1);


--U1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~491 at LC_X32_Y21_N9
--operation mode is normal

U1L9 = AMPP_FUNCTION(X53_regoutff, X23_regoutff, X43_regoutff, X33_regoutff);


--X93_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|regoutff at LC_X35_Y20_N8
--operation mode is normal

X93_regoutff = AMPP_FUNCTION(clk_i, X93L3, Y1_dffs[133], X93L2, !G1_trig_mod_reset_n, P1L1);


--X83_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|regoutff at LC_X35_Y20_N6
--operation mode is normal

X83_regoutff = AMPP_FUNCTION(clk_i, X83L2, Y1_dffs[130], X83L3, !G1_trig_mod_reset_n, P1L1);


--X73_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|regoutff at LC_X35_Y20_N5
--operation mode is normal

X73_regoutff = AMPP_FUNCTION(clk_i, X73L3, Y1_dffs[127], X73L2, !G1_trig_mod_reset_n, P1L1);


--X63_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|regoutff at LC_X34_Y20_N8
--operation mode is normal

X63_regoutff = AMPP_FUNCTION(clk_i, X63L3, Y1_dffs[124], X63L2, !G1_trig_mod_reset_n, P1L1);


--U1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~528 at LC_X34_Y20_N0
--operation mode is normal

U1L01 = AMPP_FUNCTION(X63_regoutff, X83_regoutff, X93_regoutff, X73_regoutff);


--X34_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|regoutff at LC_X33_Y22_N6
--operation mode is normal

X34_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[145], X34L4, X34L3, !G1_trig_mod_reset_n, P1L1);


--X24_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|regoutff at LC_X31_Y22_N5
--operation mode is normal

X24_regoutff = AMPP_FUNCTION(clk_i, X24L1, X24L2, Y1_dffs[142], !G1_trig_mod_reset_n, P1L1);


--X14_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|regoutff at LC_X36_Y22_N6
--operation mode is normal

X14_regoutff = AMPP_FUNCTION(clk_i, X14L3, Y1_dffs[139], X14L2, !G1_trig_mod_reset_n, P1L1);


--X04_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|regoutff at LC_X33_Y22_N2
--operation mode is normal

X04_regoutff = AMPP_FUNCTION(clk_i, X04L3, X04L2, Y1_dffs[136], !G1_trig_mod_reset_n, P1L1);


--U1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~569 at LC_X33_Y22_N7
--operation mode is normal

U1L11 = AMPP_FUNCTION(X04_regoutff, X24_regoutff, X14_regoutff, X34_regoutff);


--X74_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|regoutff at LC_X32_Y20_N8
--operation mode is normal

X74_regoutff = AMPP_FUNCTION(clk_i, X74L3, Y1_dffs[157], X74L2, !G1_trig_mod_reset_n, P1L1);


--X64_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|regoutff at LC_X32_Y20_N1
--operation mode is normal

X64_regoutff = AMPP_FUNCTION(clk_i, X64L2, X64L3, Y1_dffs[154], !G1_trig_mod_reset_n, P1L1);


--X54_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|regoutff at LC_X31_Y21_N0
--operation mode is normal

X54_regoutff = AMPP_FUNCTION(clk_i, X54L2, X54L3, Y1_dffs[151], !G1_trig_mod_reset_n, P1L1);


--X44_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|regoutff at LC_X32_Y20_N9
--operation mode is normal

X44_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[148], X44L1, X44L2, !G1_trig_mod_reset_n, P1L1);


--U1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~614 at LC_X32_Y20_N4
--operation mode is normal

U1L21 = AMPP_FUNCTION(X74_regoutff, X54_regoutff, X64_regoutff, X44_regoutff);


--U1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~999 at LC_X33_Y21_N0
--operation mode is normal

U1L02 = AMPP_FUNCTION(U1L21, U1L11, U1L9, U1L01);


--X15_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|regoutff at LC_X36_Y22_N2
--operation mode is normal

X15_regoutff = AMPP_FUNCTION(clk_i, X15L1, Y1_dffs[169], X15L2, !G1_trig_mod_reset_n, P1L1);


--X05_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|regoutff at LC_X34_Y21_N6
--operation mode is normal

X05_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[166], X05L1, X05L2, !G1_trig_mod_reset_n, P1L1);


--X94_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|regoutff at LC_X33_Y22_N4
--operation mode is normal

X94_regoutff = AMPP_FUNCTION(clk_i, X94L2, X94L1, Y1_dffs[163], !G1_trig_mod_reset_n, P1L1);


--X84_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|regoutff at LC_X33_Y21_N6
--operation mode is normal

X84_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[160], X84L2, X84L1, !G1_trig_mod_reset_n, P1L1);


--U1L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~663 at LC_X34_Y22_N6
--operation mode is normal

U1L31 = AMPP_FUNCTION(X05_regoutff, X84_regoutff, X15_regoutff, X94_regoutff);


--X55_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|regoutff at LC_X39_Y21_N7
--operation mode is normal

X55_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[181], X55L2, X55L1, !G1_trig_mod_reset_n, P1L1);


--X45_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|regoutff at LC_X39_Y21_N8
--operation mode is normal

X45_regoutff = AMPP_FUNCTION(clk_i, X45L1, Y1_dffs[178], X45L2, !G1_trig_mod_reset_n, P1L1);


--X35_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|regoutff at LC_X39_Y21_N9
--operation mode is normal

X35_regoutff = AMPP_FUNCTION(clk_i, X35L1, Y1_dffs[175], X35L2, !G1_trig_mod_reset_n, P1L1);


--X25_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|regoutff at LC_X39_Y21_N3
--operation mode is normal

X25_regoutff = AMPP_FUNCTION(clk_i, X25L2, X25L1, Y1_dffs[172], !G1_trig_mod_reset_n, P1L1);


--U1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~716 at LC_X39_Y21_N5
--operation mode is normal

U1L41 = AMPP_FUNCTION(X55_regoutff, X35_regoutff, X25_regoutff, X45_regoutff);


--X95_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|regoutff at LC_X30_Y20_N5
--operation mode is normal

X95_regoutff = AMPP_FUNCTION(clk_i, X95L1, Y1_dffs[193], X95L2, !G1_trig_mod_reset_n, P1L1);


--X85_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|regoutff at LC_X30_Y20_N9
--operation mode is normal

X85_regoutff = AMPP_FUNCTION(clk_i, X85L2, Y1_dffs[190], X85L1, !G1_trig_mod_reset_n, P1L1);


--X75_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|regoutff at LC_X30_Y20_N1
--operation mode is normal

X75_regoutff = AMPP_FUNCTION(clk_i, X75L2, Y1_dffs[187], X75L1, !G1_trig_mod_reset_n, P1L1);


--X65_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|regoutff at LC_X31_Y21_N6
--operation mode is normal

X65_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[184], X65L1, X65L2, !G1_trig_mod_reset_n, P1L1);


--U1L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~773 at LC_X30_Y21_N2
--operation mode is normal

U1L51 = AMPP_FUNCTION(X95_regoutff, X85_regoutff, X65_regoutff, X75_regoutff);


--X36_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|regoutff at LC_X29_Y24_N1
--operation mode is normal

X36_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[205], X36L2, X36L1, !G1_trig_mod_reset_n, P1L1);


--X26_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|regoutff at LC_X29_Y24_N9
--operation mode is normal

X26_regoutff = AMPP_FUNCTION(clk_i, Y1_dffs[202], X26L1, X26L2, !G1_trig_mod_reset_n, P1L1);


--X16_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|regoutff at LC_X29_Y24_N5
--operation mode is normal

X16_regoutff = AMPP_FUNCTION(clk_i, X16L2, Y1_dffs[199], X16L1, !G1_trig_mod_reset_n, P1L1);


--X06_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|regoutff at LC_X29_Y23_N4
--operation mode is normal

X06_regoutff = AMPP_FUNCTION(clk_i, X06L2, X06L1, Y1_dffs[196], !G1_trig_mod_reset_n, P1L1);


--U1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~834 at LC_X29_Y24_N8
--operation mode is normal

U1L61 = AMPP_FUNCTION(X06_regoutff, X36_regoutff, X16_regoutff, X26_regoutff);


--U1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1012 at LC_X30_Y22_N4
--operation mode is normal

U1L12 = AMPP_FUNCTION(U1L41, U1L51, U1L31, U1L61);


--U1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~1043 at LC_X29_Y22_N6
--operation mode is normal

U1L22 = AMPP_FUNCTION(U1L91, U1L02, U1L12, U1L81);


--X56_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|regoutff at LC_X28_Y22_N6
--operation mode is normal

X56_regoutff = AMPP_FUNCTION(clk_i, X56L1, Y1_dffs[211], X56L2, !G1_trig_mod_reset_n, P1L1);


--X66_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|regoutff at LC_X22_Y22_N8
--operation mode is normal

X66_regoutff = AMPP_FUNCTION(clk_i, X66L2, Y1_dffs[214], X66L1, !G1_trig_mod_reset_n, P1L1);


--X46_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|regoutff at LC_X28_Y22_N9
--operation mode is normal

X46_regoutff = AMPP_FUNCTION(clk_i, X46L2, Y1_dffs[208], X46L1, !G1_trig_mod_reset_n, P1L1);


--U1L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|i~899 at LC_X21_Y22_N5
--operation mode is normal

U1L71 = AMPP_FUNCTION(X66_regoutff, X46_regoutff, X56_regoutff);


--P1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1] at LC_X21_Y22_N7
--operation mode is normal

P1_trigger_happened_ff[1] = AMPP_FUNCTION(clk_i, X46_regoutff, X66_regoutff, U1L22, X56_regoutff, B1_run_instr_on, !P1_trigger_happened_ff[1]);


--P1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~12 at LC_X21_Y23_N8
--operation mode is normal

P1L2 = AMPP_FUNCTION(P1_trigger_happened_ff[1]);

--Y1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[2] at LC_X21_Y23_N8
--operation mode is normal

Y1_dffs[2]_sload_eqn = Y1_dffs[3];
Y1_dffs[2] = DFFEA(Y1_dffs[2]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--P1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened[1]~17 at LC_X21_Y22_N6
--operation mode is normal

P1L3 = AMPP_FUNCTION(Y1_dffs[5], P1L2, U1L22, U1L71);


--Y1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[4] at LC_X18_Y21_N3
--operation mode is normal

Y1_dffs[4]_sload_eqn = Y1_dffs[5];
Y1_dffs[4] = DFFEA(Y1_dffs[4]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--S1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq at LC_X18_Y19_N9
--operation mode is normal

S1_edq = AMPP_FUNCTION(clk_i, S1L4, R1L1, B1_run_instr_on, Y1_dffs[4], !B1_reset_all);


--S1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~113 at LC_X18_Y21_N6
--operation mode is normal

S1L4 = AMPP_FUNCTION(Y1_dffs[4], N2_counter_cell[5], S1_edq);

--Y1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[3] at LC_X18_Y21_N6
--operation mode is normal

Y1_dffs[3]_sload_eqn = Y1_dffs[4];
Y1_dffs[3] = DFFEA(Y1_dffs[3]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--R1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i~73 at LC_X19_Y25_N9
--operation mode is normal

R1L1 = AMPP_FUNCTION(Y1_dffs[3], N2_counter_cell[5], N2_counter_cell[7], N2_counter_cell[6]);


--S1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i~105 at LC_X18_Y19_N8
--operation mode is normal

S1L3 = AMPP_FUNCTION(S1L4, R1L1, B1_run_instr_on, Y1_dffs[4]);

--S1L1Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable~reg0 at LC_X18_Y19_N8
--operation mode is normal

S1L1Q = AMPP_FUNCTION(clk_i, S1L4, R1L1, B1_run_instr_on, Y1_dffs[4], !B1_reset_all);


--UB6L5Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[4]~reg0 at LC_X18_Y18_N5
--operation mode is normal

UB6L5Q = AMPP_FUNCTION(!A1L5, P1L3, E1L4, VB1_state[4], E1L41, !E1L61, E1_IRSR_ENA);


--E1L31 is sld_hub:SLD_HUB_INST|IRSR_D[3]~1145 at LC_X18_Y19_N4
--operation mode is normal

E1L31 = AMPP_FUNCTION(VB1_state[4], UB6L5Q, UB6L4Q, E1L4);


--AB2L1 is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder|anode[0][1]~48 at LC_X19_Y23_N0
--operation mode is normal

AB2L1 = E1_jtag_debug_mode_usr0 # E1_jtag_debug_mode_usr1;


--VB1_reduce_nor_22 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22 at LC_X23_Y23_N8
--operation mode is normal

VB1_reduce_nor_22 = AMPP_FUNCTION(VB1_state[2], VB1_state[1], VB1L9, VB1L8);


--VB1L13 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_36~25 at LC_X22_Y23_N3
--operation mode is normal

VB1L13 = AMPP_FUNCTION(VB1_state[12], VB1_state[8]);


--VB1L52 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~42 at LC_X23_Y23_N9
--operation mode is normal

VB1L52 = AMPP_FUNCTION(VB1L31, VB1_state[3], VB1L13, VB1_reduce_nor_22);


--VB1_reduce_nor_50 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50 at LC_X27_Y23_N6
--operation mode is normal

VB1_reduce_nor_50 = AMPP_FUNCTION(VB1_state[15], VB1_state[5], VB1L3, VB1L02);


--VB1_reduce_nor_20 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20 at LC_X25_Y23_N0
--operation mode is normal

VB1_reduce_nor_20 = AMPP_FUNCTION(VB1_state[7], VB1_state[0], VB1L2, VB1L3);


--BB4_points[0][7] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][7] at LC_X19_Y18_N4
--operation mode is normal

BB4_points[0][7]_lut_out = UB6L2Q & UB6L4Q & AB2L1 & UB6L3Q;
BB4_points[0][7] = DFFEA(BB4_points[0][7]_lut_out, !GLOBAL(A1L5), !GLOBAL(E1L61), , E1L52, , );


--E1L71 is sld_hub:SLD_HUB_INST|i~14 at LC_X19_Y18_N3
--operation mode is normal

E1L71 = AMPP_FUNCTION(VB1_state[8], E1_OK_TO_UPDATE_IR_Q);

--UB1L1Q is sld_hub:SLD_HUB_INST|sld_dffex:BROADCAST|Q[0]~reg0 at LC_X19_Y18_N3
--operation mode is normal

UB1L1Q = AMPP_FUNCTION(!A1L5, BB4_points[0][1], !E1L61, GND, E1L1);


--E1L81 is sld_hub:SLD_HUB_INST|i~15 at LC_X18_Y17_N2
--operation mode is normal

E1L81 = AMPP_FUNCTION(VB1_state[4], VB1_state[8]);


--E1L23 is sld_hub:SLD_HUB_INST|i~517 at LC_X21_Y23_N4
--operation mode is normal

E1L23 = AMPP_FUNCTION(A1L7, VB1_state[2], VB1_state[12]);


--BB4_points[0][1] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][1] at LC_X19_Y18_N5
--operation mode is normal

BB4_points[0][1]_lut_out = UB6L2Q & AB2L2 & (E1_jtag_debug_mode_usr1 # E1_jtag_debug_mode_usr0);
BB4_points[0][1] = DFFEA(BB4_points[0][1]_lut_out, !GLOBAL(A1L5), !GLOBAL(E1L61), , E1L52, , );


--E1L92 is sld_hub:SLD_HUB_INST|i~455 at LC_X19_Y17_N8
--operation mode is normal

E1L92 = AMPP_FUNCTION(VB1_state[8], E1_OK_TO_UPDATE_IR_Q);


--BB4_points[0][2] is sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][2] at LC_X19_Y18_N6
--operation mode is normal

BB4_points[0][2]_lut_out = !UB6L2Q & !UB6L4Q & AB2L1 & UB6L3Q;
BB4_points[0][2] = DFFEA(BB4_points[0][2]_lut_out, !GLOBAL(A1L5), !GLOBAL(E1L61), , E1L52, , );


--E1L1 is sld_hub:SLD_HUB_INST|BROADCAST_ENA~10 at LC_X19_Y18_N7
--operation mode is normal

E1L1 = AMPP_FUNCTION(BB4_points[0][2], BB4_points[0][1], UB5L1Q, E1L92);


--UB3L3Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[2]~reg0 at LC_X19_Y20_N5
--operation mode is normal

UB3L3Q = AMPP_FUNCTION(!A1L5, UB6L3Q, !E1L61, E1L91);


--E1L6 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~4 at LC_X19_Y19_N8
--operation mode is normal

E1L6 = AMPP_FUNCTION(BB4_points[0][2], UB1L1Q, UB4L1Q);

--UB5L1Q is sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA_0|Q[0]~reg0 at LC_X19_Y19_N8
--operation mode is normal

UB5L1Q = AMPP_FUNCTION(!A1L5, altera_internal_jtag, VCC, GND, E1L5);


--E1L7 is sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~10 at LC_X19_Y20_N1
--operation mode is normal

E1L7 = AMPP_FUNCTION(E1_OK_TO_UPDATE_IR_Q, VB1_state[5], E1L6);


--UB3L2Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[1]~reg0 at LC_X19_Y20_N7
--operation mode is normal

UB3L2Q = AMPP_FUNCTION(!A1L5, UB6L2Q, !E1L61, E1L91);


--UB3L1Q is sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[0]~reg0 at LC_X19_Y20_N3
--operation mode is normal

UB3L1Q = AMPP_FUNCTION(!A1L5, UB6L1Q, !E1L61, E1L91);


--F1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|reduce_nor_6~7 at LC_X19_Y24_N4
--operation mode is normal

F1L5 = AMPP_FUNCTION(N1_safe_q[2], N1_safe_q[1], N1_safe_q[0], N1_safe_q[3]);


--F1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~3 at LC_X19_Y23_N8
--operation mode is normal

F1L6 = AMPP_FUNCTION(E1L22, A1L4, E1_jtag_debug_mode_usr1);


--F1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2] at LC_X18_Y24_N9
--operation mode is normal

F1_WORD_SR[2] = AMPP_FUNCTION(!A1L2, N1_safe_q[0], F1_WORD_SR[3], A1L4, F1L3, !F1_clear_signal, V1L1);


--F1L2 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~157 at LC_X19_Y24_N2
--operation mode is normal

F1L2 = AMPP_FUNCTION(N1_safe_q[2], N1_safe_q[0]);


--Y2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at LC_X14_Y25_N5
--operation mode is normal

Y2_dffs[2]_lut_out = Y2_dffs[3] & (N3_safe_q[1] # !A1L4) # !Y2_dffs[3] & N3_safe_q[1] & A1L4;
Y2_dffs[2] = DFFEA(Y2_dffs[2]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--F2_WORD_SR[2] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC_X18_Y18_N3
--operation mode is normal

F2_WORD_SR[2] = AMPP_FUNCTION(!A1L5, F2_WORD_SR[3], N7_safe_q[4], VB1_state[4], F2L3, !F2_clear_signal, E1L02);


--F2L3 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_15_rtl_273_rtl_281_rtl_295~0 at LC_X17_Y18_N4
--operation mode is normal

F2L3 = AMPP_FUNCTION(N7_safe_q[2], N7_safe_q[1], N7_safe_q[0], N7_safe_q[3]);


--F2L6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6~20 at LC_X17_Y18_N0
--operation mode is normal

F2L6 = AMPP_FUNCTION(N7_safe_q[0], N7_safe_q[1]);


--F2_reduce_nor_6 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6 at LC_X17_Y18_N1
--operation mode is normal

F2_reduce_nor_6 = AMPP_FUNCTION(N7_safe_q[3], N7_safe_q[4], N7_safe_q[2], F2L6);


--F2L7 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|word_counter[0]~4 at LC_X19_Y18_N8
--operation mode is normal

F2L7 = AMPP_FUNCTION(E1_jtag_debug_mode_usr0, VB1_state[3], VB1_state[4]);


--E1L01 is sld_hub:SLD_HUB_INST|IRSR_D[2]~255 at LC_X18_Y19_N1
--operation mode is normal

E1L01 = AMPP_FUNCTION(UB6L8Q, UB6L4Q, UB6L3Q, BB4_points[0][3]);


--E1L21 is sld_hub:SLD_HUB_INST|IRSR_D[2]~1151 at LC_X18_Y20_N8
--operation mode is normal

E1L21 = AMPP_FUNCTION(S1_edq, B1_run_instr_on, H1_is_max_write_address_ff, S1L5Q);


--E1L11 is sld_hub:SLD_HUB_INST|IRSR_D[2]~256 at LC_X18_Y19_N2
--operation mode is normal

E1L11 = AMPP_FUNCTION(Y1_dffs[5], E1L21, E1L4);

--T1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] at LC_X18_Y19_N2
--operation mode is normal

T1_status_out[2] = AMPP_FUNCTION(clk_i, B1_run_instr_on, !B1_reset_all, GND);


--VB1L42 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~23 at LC_X25_Y23_N3
--operation mode is normal

VB1L42 = AMPP_FUNCTION(VB1_state[7], VB1_state[0], VB1L2, VB1L4);


--VB1L33 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38~17 at LC_X25_Y23_N5
--operation mode is normal

VB1L33 = AMPP_FUNCTION(VB1_state[9], VB1_state[6]);


--VB1L84 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|Select_89_rtl_267~11 at LC_X25_Y23_N1
--operation mode is normal

VB1L84 = AMPP_FUNCTION(A1L7, VB1L33, VB1L42, VB1_reduce_nor_20);


--VB1L93 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~38 at LC_X28_Y23_N6
--operation mode is normal

VB1L93 = AMPP_FUNCTION(VB1_state[10], VB1L5, VB1L12, VB1L2);


--VB1_reduce_nor_48 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48 at LC_X24_Y23_N7
--operation mode is normal

VB1_reduce_nor_48 = AMPP_FUNCTION(VB1_state[11], VB1_state[13], VB1_state[14], VB1L93);


--VB1L63 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~25 at LC_X24_Y23_N8
--operation mode is normal

VB1L63 = AMPP_FUNCTION(VB1_state[14], VB1_state[10], VB1_state[11], VB1_state[13]);


--VB1_reduce_nor_40 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40 at LC_X27_Y23_N1
--operation mode is normal

VB1_reduce_nor_40 = AMPP_FUNCTION(VB1L5, VB1L63, VB1L2, VB1L12);


--VB1L04 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~47 at LC_X25_Y23_N9
--operation mode is normal

VB1L04 = AMPP_FUNCTION(VB1_state[11], VB1_state[13]);


--VB1L83 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~37 at LC_X27_Y23_N2
--operation mode is normal

VB1L83 = AMPP_FUNCTION(VB1_state[14], VB1L04, VB1L93, VB1_reduce_nor_40);


--VB1_reduce_nor_46 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46 at LC_X28_Y23_N2
--operation mode is normal

VB1_reduce_nor_46 = AMPP_FUNCTION(VB1_state[14], VB1_state[13], VB1_state[11], VB1L93);


--VB1_reduce_nor_44 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_44 at LC_X23_Y23_N7
--operation mode is normal

VB1_reduce_nor_44 = AMPP_FUNCTION(VB1_state[12], VB1_state[3], VB1_state[8], VB1L31);


--VB1L92 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~78 at LC_X23_Y23_N1
--operation mode is normal

VB1L92 = AMPP_FUNCTION(VB1_reduce_nor_44, VB1L83, VB1_reduce_nor_48, VB1_reduce_nor_46);


--VB1L61 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_26~45 at LC_X25_Y23_N2
--operation mode is normal

VB1L61 = AMPP_FUNCTION(VB1_state[3], VB1_state[12], VB1_state[8]);


--VB1L32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~20 at LC_X24_Y23_N4
--operation mode is normal

VB1L32 = AMPP_FUNCTION(VB1L61, VB1_reduce_nor_34, VB1_reduce_nor_28, VB1L31);


--VB1L82 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~76 at LC_X23_Y23_N5
--operation mode is normal

VB1L82 = AMPP_FUNCTION(VB1_reduce_nor_50, VB1L52, VB1L32, VB1_reduce_nor_20);


--VB1L62 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~51 at LC_X21_Y23_N6
--operation mode is normal

VB1L62 = AMPP_FUNCTION(VB1_state[6], VB1_state[9]);


--VB1_reduce_nor_32 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32 at LC_X27_Y23_N4
--operation mode is normal

VB1_reduce_nor_32 = AMPP_FUNCTION(VB1L62, VB1L4, VB1L2, VB1L12);


--VB1_reduce_nor_24 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_24 at LC_X27_Y23_N7
--operation mode is normal

VB1_reduce_nor_24 = AMPP_FUNCTION(VB1_state[2], VB1_state[1], VB1L9, VB1L8);


--VB1_reduce_nor_38 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_38 at LC_X27_Y23_N9
--operation mode is normal

VB1_reduce_nor_38 = AMPP_FUNCTION(VB1L4, VB1L2, VB1L33, VB1L12);


--VB1L72 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~67 at LC_X27_Y23_N8
--operation mode is normal

VB1L72 = AMPP_FUNCTION(VB1_reduce_nor_32, VB1_reduce_nor_38, VB1_reduce_nor_30, VB1_reduce_nor_24);


--VB1L54 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_48~41 at LC_X25_Y23_N4
--operation mode is normal

VB1L54 = AMPP_FUNCTION(VB1_state[13], VB1_state[11], VB1_state[14]);


--VB1L74 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_50~28 at LC_X25_Y22_N9
--operation mode is normal

VB1L74 = AMPP_FUNCTION(VB1_state[5], VB1L4, VB1L5, VB1_state[15]);


--VB1L53 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_40~17 at LC_X22_Y23_N7
--operation mode is normal

VB1L53 = AMPP_FUNCTION(VB1_state[2], VB1L12, VB1L6, VB1L21);


--VB1L73 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_42~36 at LC_X22_Y23_N8
--operation mode is normal

VB1L73 = AMPP_FUNCTION(VB1L5, VB1_state[14], VB1_state[10], VB1L53);


--VB1L34 is sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_46~24 at LC_X22_Y23_N9
--operation mode is normal

VB1L34 = AMPP_FUNCTION(VB1_state[13], VB1_state[11]);


--NB1_dffe10a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[6] at LC_X27_Y21_N4
--operation mode is normal

NB1_dffe10a[6]_sload_eqn = NB1_dffe6a[6];
NB1_dffe10a[6] = DFFEA(NB1_dffe10a[6]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[5] at LC_X24_Y22_N2
--operation mode is normal

NB1_dffe9a[5]_sload_eqn = NB1_dffe8a[5];
NB1_dffe9a[5] = DFFEA(NB1_dffe9a[5]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[6] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[6] at LC_X25_Y21_N7
--operation mode is normal

NB1_dffe8a[6]_lut_out = N6_safe_q[6];
NB1_dffe8a[6] = DFFEA(NB1_dffe8a[6]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--Y1_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[23] at LC_X29_Y25_N5
--operation mode is normal

Y1_dffs[23]_lut_out = Y1_dffs[24];
Y1_dffs[23] = DFFEA(Y1_dffs[23]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X3L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~155 at LC_X29_Y25_N2
--operation mode is normal

X3L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[2], Y1_dffs[23], Y1_dffs[24]);

--X3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|holdff at LC_X29_Y25_N2
--operation mode is normal

X3_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[2], VCC, GND);


--X3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1|p_match_out~144 at LC_X29_Y25_N9
--operation mode is normal

X3L2 = AMPP_FUNCTION(Y1_dffs[23], B1_acq_trigger_in_reg[2]);

--Y1_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[24] at LC_X29_Y25_N9
--operation mode is normal

Y1_dffs[24]_sload_eqn = Y1_dffs[25];
Y1_dffs[24] = DFFEA(Y1_dffs[24]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[25] at LC_X28_Y25_N3
--operation mode is normal

Y1_dffs[25]_sload_eqn = Y1_dffs[26];
Y1_dffs[25] = DFFEA(Y1_dffs[25]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--G1_trig_mod_reset_n is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n at LC_X24_Y24_N4
--operation mode is normal

G1_trig_mod_reset_n = AMPP_FUNCTION(B1_run_instr_on, VB1_state[1], B1_reset_instr_on, UB7L1Q);


--P1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i~4 at LC_X21_Y21_N8
--operation mode is normal

P1L1 = AMPP_FUNCTION(H1_is_max_write_address_ff, Y1_dffs[5]);


--Y1_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[20] at LC_X30_Y23_N2
--operation mode is normal

Y1_dffs[20]_lut_out = Y1_dffs[21];
Y1_dffs[20] = DFFEA(Y1_dffs[20]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~155 at LC_X30_Y23_N6
--operation mode is normal

X2L3 = AMPP_FUNCTION(Y1_dffs[20], B1_acq_trigger_in_reg[1], Y1_dffs[21]);

--X2_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|holdff at LC_X30_Y23_N6
--operation mode is normal

X2_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[1], VCC, GND);


--X2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1|p_match_out~144 at LC_X30_Y23_N4
--operation mode is normal

X2L2 = AMPP_FUNCTION(Y1_dffs[20], B1_acq_trigger_in_reg[1]);

--Y1_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[21] at LC_X30_Y23_N4
--operation mode is normal

Y1_dffs[21]_sload_eqn = Y1_dffs[22];
Y1_dffs[21] = DFFEA(Y1_dffs[21]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[22] at LC_X29_Y22_N7
--operation mode is normal

Y1_dffs[22]_sload_eqn = Y1_dffs[23];
Y1_dffs[22] = DFFEA(Y1_dffs[22]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[17] at LC_X30_Y22_N5
--operation mode is normal

Y1_dffs[17]_sload_eqn = Y1_dffs[18];
Y1_dffs[17] = DFFEA(Y1_dffs[17]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~155 at LC_X30_Y22_N9
--operation mode is normal

X1L3 = AMPP_FUNCTION(Y1_dffs[18], Y1_dffs[17], B1_acq_trigger_in_reg[0]);

--X1_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|holdff at LC_X30_Y22_N9
--operation mode is normal

X1_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[0], VCC, GND);


--X1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1|p_match_out~144 at LC_X30_Y22_N7
--operation mode is normal

X1L2 = AMPP_FUNCTION(Y1_dffs[17], B1_acq_trigger_in_reg[0]);

--Y1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[18] at LC_X30_Y22_N7
--operation mode is normal

Y1_dffs[18]_sload_eqn = Y1_dffs[19];
Y1_dffs[18] = DFFEA(Y1_dffs[18]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[19] at LC_X30_Y22_N3
--operation mode is normal

Y1_dffs[19]_sload_eqn = Y1_dffs[20];
Y1_dffs[19] = DFFEA(Y1_dffs[19]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[215] at LC_X23_Y22_N2
--operation mode is normal

Y1_dffs[215]_lut_out = Y1_dffs[216];
Y1_dffs[215] = DFFEA(Y1_dffs[215]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X76L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~155 at LC_X23_Y22_N5
--operation mode is normal

X76L3 = AMPP_FUNCTION(Y1_dffs[215], B1_acq_trigger_in_reg[66], Y1_dffs[216]);

--X76_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|holdff at LC_X23_Y22_N5
--operation mode is normal

X76_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[66], VCC, GND);


--X76L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|p_match_out~144 at LC_X23_Y22_N6
--operation mode is normal

X76L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], Y1_dffs[215]);

--Y1_dffs[216] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[216] at LC_X23_Y22_N6
--operation mode is normal

Y1_dffs[216]_sload_eqn = Y1_dffs[217];
Y1_dffs[216] = DFFEA(Y1_dffs[216]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[217] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[217] at LC_X23_Y22_N7
--operation mode is normal

Y1_dffs[217]_lut_out = !altera_internal_jtag;
Y1_dffs[217] = DFFEA(Y1_dffs[217]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[35] at LC_X28_Y26_N5
--operation mode is normal

Y1_dffs[35]_lut_out = Y1_dffs[36];
Y1_dffs[35] = DFFEA(Y1_dffs[35]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X7L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~155 at LC_X28_Y26_N6
--operation mode is normal

X7L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[6], Y1_dffs[35], Y1_dffs[36]);

--X7_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|holdff at LC_X28_Y26_N6
--operation mode is normal

X7_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[6], VCC, GND);


--X7L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1|p_match_out~144 at LC_X28_Y26_N4
--operation mode is normal

X7L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[6], Y1_dffs[35]);

--Y1_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[36] at LC_X28_Y26_N4
--operation mode is normal

Y1_dffs[36]_sload_eqn = Y1_dffs[37];
Y1_dffs[36] = DFFEA(Y1_dffs[36]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[37] at LC_X23_Y22_N3
--operation mode is normal

Y1_dffs[37]_lut_out = Y1_dffs[38];
Y1_dffs[37] = DFFEA(Y1_dffs[37]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[32] at LC_X29_Y26_N7
--operation mode is normal

Y1_dffs[32]_sload_eqn = Y1_dffs[33];
Y1_dffs[32] = DFFEA(Y1_dffs[32]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X6L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~155 at LC_X28_Y26_N2
--operation mode is normal

X6L3 = AMPP_FUNCTION(Y1_dffs[32], B1_acq_trigger_in_reg[5], Y1_dffs[33]);

--X6_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|holdff at LC_X28_Y26_N2
--operation mode is normal

X6_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[5], VCC, GND);


--X6L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1|p_match_out~144 at LC_X29_Y26_N1
--operation mode is normal

X6L2 = AMPP_FUNCTION(Y1_dffs[32], B1_acq_trigger_in_reg[5]);

--Y1_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[33] at LC_X29_Y26_N1
--operation mode is normal

Y1_dffs[33]_sload_eqn = Y1_dffs[34];
Y1_dffs[33] = DFFEA(Y1_dffs[33]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[34] at LC_X28_Y26_N3
--operation mode is normal

Y1_dffs[34]_sload_eqn = Y1_dffs[35];
Y1_dffs[34] = DFFEA(Y1_dffs[34]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[29] at LC_X29_Y26_N2
--operation mode is normal

Y1_dffs[29]_lut_out = Y1_dffs[30];
Y1_dffs[29] = DFFEA(Y1_dffs[29]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X5L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~155 at LC_X29_Y25_N4
--operation mode is normal

X5L3 = AMPP_FUNCTION(Y1_dffs[29], B1_acq_trigger_in_reg[4], Y1_dffs[30]);

--X5_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|holdff at LC_X29_Y25_N4
--operation mode is normal

X5_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[4], VCC, GND);


--X5L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1|p_match_out~144 at LC_X29_Y26_N8
--operation mode is normal

X5L2 = AMPP_FUNCTION(Y1_dffs[29], B1_acq_trigger_in_reg[4]);

--Y1_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[30] at LC_X29_Y26_N8
--operation mode is normal

Y1_dffs[30]_sload_eqn = Y1_dffs[31];
Y1_dffs[30] = DFFEA(Y1_dffs[30]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[31] at LC_X29_Y26_N3
--operation mode is normal

Y1_dffs[31]_sload_eqn = Y1_dffs[32];
Y1_dffs[31] = DFFEA(Y1_dffs[31]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[26] at LC_X27_Y25_N9
--operation mode is normal

Y1_dffs[26]_lut_out = Y1_dffs[27];
Y1_dffs[26] = DFFEA(Y1_dffs[26]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X4L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~155 at LC_X27_Y25_N5
--operation mode is normal

X4L3 = AMPP_FUNCTION(Y1_dffs[26], B1_acq_trigger_in_reg[3], Y1_dffs[27]);

--X4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|holdff at LC_X27_Y25_N5
--operation mode is normal

X4_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[3], VCC, GND);


--X4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1|p_match_out~144 at LC_X28_Y25_N2
--operation mode is normal

X4L2 = AMPP_FUNCTION(Y1_dffs[26], B1_acq_trigger_in_reg[3]);

--Y1_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[27] at LC_X28_Y25_N2
--operation mode is normal

Y1_dffs[27]_sload_eqn = Y1_dffs[28];
Y1_dffs[27] = DFFEA(Y1_dffs[27]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[28] at LC_X29_Y25_N7
--operation mode is normal

Y1_dffs[28]_sload_eqn = Y1_dffs[29];
Y1_dffs[28] = DFFEA(Y1_dffs[28]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X11L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~153 at LC_X22_Y25_N7
--operation mode is normal

X11L2 = AMPP_FUNCTION(Y1_dffs[48], B1_acq_trigger_in_reg[2], X3_holdff);

--Y1_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[47] at LC_X22_Y25_N7
--operation mode is normal

Y1_dffs[47]_sload_eqn = Y1_dffs[48];
Y1_dffs[47] = DFFEA(Y1_dffs[47]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X11L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1|p_match_out~142 at LC_X22_Y25_N3
--operation mode is normal

X11L1 = AMPP_FUNCTION(Y1_dffs[47], B1_acq_trigger_in_reg[2]);

--Y1_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[48] at LC_X22_Y25_N3
--operation mode is normal

Y1_dffs[48]_sload_eqn = Y1_dffs[49];
Y1_dffs[48] = DFFEA(Y1_dffs[48]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[49] at LC_X25_Y25_N5
--operation mode is normal

Y1_dffs[49]_sload_eqn = Y1_dffs[50];
Y1_dffs[49] = DFFEA(Y1_dffs[49]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X01L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~153 at LC_X22_Y25_N4
--operation mode is normal

X01L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], Y1_dffs[45], X2_holdff);

--Y1_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[44] at LC_X22_Y25_N4
--operation mode is normal

Y1_dffs[44]_sload_eqn = Y1_dffs[45];
Y1_dffs[44] = DFFEA(Y1_dffs[44]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X01L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1|p_match_out~142 at LC_X22_Y25_N1
--operation mode is normal

X01L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], Y1_dffs[44]);

--Y1_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[45] at LC_X22_Y25_N1
--operation mode is normal

Y1_dffs[45]_sload_eqn = Y1_dffs[46];
Y1_dffs[45] = DFFEA(Y1_dffs[45]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[46] at LC_X22_Y25_N5
--operation mode is normal

Y1_dffs[46]_sload_eqn = Y1_dffs[47];
Y1_dffs[46] = DFFEA(Y1_dffs[46]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X9L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~153 at LC_X22_Y22_N9
--operation mode is normal

X9L2 = AMPP_FUNCTION(Y1_dffs[42], B1_acq_trigger_in_reg[66], X76_holdff);

--Y1_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[41] at LC_X22_Y22_N9
--operation mode is normal

Y1_dffs[41]_sload_eqn = Y1_dffs[42];
Y1_dffs[41] = DFFEA(Y1_dffs[41]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X9L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1|p_match_out~142 at LC_X22_Y25_N6
--operation mode is normal

X9L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], Y1_dffs[41]);

--Y1_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[42] at LC_X22_Y25_N6
--operation mode is normal

Y1_dffs[42]_sload_eqn = Y1_dffs[43];
Y1_dffs[42] = DFFEA(Y1_dffs[42]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[43] at LC_X21_Y25_N3
--operation mode is normal

Y1_dffs[43]_sload_eqn = Y1_dffs[44];
Y1_dffs[43] = DFFEA(Y1_dffs[43]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[38] at LC_X22_Y22_N6
--operation mode is normal

Y1_dffs[38]_sload_eqn = Y1_dffs[39];
Y1_dffs[38] = DFFEA(Y1_dffs[38]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X8L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~155 at LC_X22_Y21_N4
--operation mode is normal

X8L3 = AMPP_FUNCTION(Y1_dffs[39], Y1_dffs[38], B1_acq_trigger_in_reg[7]);

--X8_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|holdff at LC_X22_Y21_N4
--operation mode is normal

X8_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[7], VCC, GND);


--X8L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1|p_match_out~144 at LC_X22_Y22_N1
--operation mode is normal

X8L2 = AMPP_FUNCTION(Y1_dffs[38], B1_acq_trigger_in_reg[7]);

--Y1_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[39] at LC_X22_Y22_N1
--operation mode is normal

Y1_dffs[39]_sload_eqn = Y1_dffs[40];
Y1_dffs[39] = DFFEA(Y1_dffs[39]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[40] at LC_X22_Y22_N3
--operation mode is normal

Y1_dffs[40]_lut_out = Y1_dffs[41];
Y1_dffs[40] = DFFEA(Y1_dffs[40]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X51L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~153 at LC_X28_Y24_N9
--operation mode is normal

X51L2 = AMPP_FUNCTION(X7_holdff, Y1_dffs[60], B1_acq_trigger_in_reg[6]);

--Y1_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[59] at LC_X28_Y24_N9
--operation mode is normal

Y1_dffs[59]_sload_eqn = Y1_dffs[60];
Y1_dffs[59] = DFFEA(Y1_dffs[59]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X51L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|p_match_out~142 at LC_X28_Y24_N5
--operation mode is normal

X51L1 = AMPP_FUNCTION(Y1_dffs[59], B1_acq_trigger_in_reg[6]);

--Y1_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[60] at LC_X28_Y24_N5
--operation mode is normal

Y1_dffs[60]_sload_eqn = Y1_dffs[61];
Y1_dffs[60] = DFFEA(Y1_dffs[60]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[61] at LC_X23_Y22_N9
--operation mode is normal

Y1_dffs[61]_sload_eqn = Y1_dffs[62];
Y1_dffs[61] = DFFEA(Y1_dffs[61]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X41L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~153 at LC_X28_Y24_N2
--operation mode is normal

X41L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[5], Y1_dffs[57], X6_holdff);

--Y1_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[56] at LC_X28_Y24_N2
--operation mode is normal

Y1_dffs[56]_sload_eqn = Y1_dffs[57];
Y1_dffs[56] = DFFEA(Y1_dffs[56]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X41L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|p_match_out~142 at LC_X28_Y24_N8
--operation mode is normal

X41L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[5], Y1_dffs[56]);

--Y1_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[57] at LC_X28_Y24_N8
--operation mode is normal

Y1_dffs[57]_sload_eqn = Y1_dffs[58];
Y1_dffs[57] = DFFEA(Y1_dffs[57]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[58] at LC_X28_Y24_N7
--operation mode is normal

Y1_dffs[58]_sload_eqn = Y1_dffs[59];
Y1_dffs[58] = DFFEA(Y1_dffs[58]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X31L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~153 at LC_X28_Y24_N0
--operation mode is normal

X31L2 = AMPP_FUNCTION(X5_holdff, Y1_dffs[54], B1_acq_trigger_in_reg[4]);

--Y1_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[53] at LC_X28_Y24_N0
--operation mode is normal

Y1_dffs[53]_sload_eqn = Y1_dffs[54];
Y1_dffs[53] = DFFEA(Y1_dffs[53]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X31L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|p_match_out~142 at LC_X28_Y24_N4
--operation mode is normal

X31L1 = AMPP_FUNCTION(Y1_dffs[53], B1_acq_trigger_in_reg[4]);

--Y1_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[54] at LC_X28_Y24_N4
--operation mode is normal

Y1_dffs[54]_sload_eqn = Y1_dffs[55];
Y1_dffs[54] = DFFEA(Y1_dffs[54]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[55] at LC_X27_Y24_N3
--operation mode is normal

Y1_dffs[55]_lut_out = Y1_dffs[56];
Y1_dffs[55] = DFFEA(Y1_dffs[55]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~153 at LC_X28_Y25_N8
--operation mode is normal

X21L2 = AMPP_FUNCTION(Y1_dffs[51], B1_acq_trigger_in_reg[3], X4_holdff);

--Y1_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[50] at LC_X28_Y25_N8
--operation mode is normal

Y1_dffs[50]_sload_eqn = Y1_dffs[51];
Y1_dffs[50] = DFFEA(Y1_dffs[50]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X21L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|p_match_out~142 at LC_X28_Y25_N7
--operation mode is normal

X21L1 = AMPP_FUNCTION(Y1_dffs[50], B1_acq_trigger_in_reg[3]);

--Y1_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[51] at LC_X28_Y25_N7
--operation mode is normal

Y1_dffs[51]_sload_eqn = Y1_dffs[52];
Y1_dffs[51] = DFFEA(Y1_dffs[51]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[52] at LC_X28_Y25_N1
--operation mode is normal

Y1_dffs[52]_sload_eqn = Y1_dffs[53];
Y1_dffs[52] = DFFEA(Y1_dffs[52]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[72] at LC_X22_Y22_N4
--operation mode is normal

Y1_dffs[72]_sload_eqn = Y1_dffs[73];
Y1_dffs[72] = DFFEA(Y1_dffs[72]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[71] at LC_X21_Y22_N2
--operation mode is normal

Y1_dffs[71]_sload_eqn = Y1_dffs[72];
Y1_dffs[71] = DFFEA(Y1_dffs[71]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X91L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~148 at LC_X22_Y21_N7
--operation mode is normal

X91L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[18], Y1_dffs[72], Y1_dffs[71]);

--X91_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|holdff at LC_X22_Y21_N7
--operation mode is normal

X91_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[18], VCC, GND);


--X91L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|p_match_out~104 at LC_X22_Y21_N8
--operation mode is normal

X91L2 = AMPP_FUNCTION(Y1_dffs[72], Y1_dffs[71]);

--B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] at LC_X22_Y21_N8
--operation mode is normal

B1_acq_trigger_in_reg[18] = AMPP_FUNCTION(clk_i, NB1_dffe6a[1], VCC, GND);


--Y1_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[73] at LC_X22_Y20_N5
--operation mode is normal

Y1_dffs[73]_lut_out = Y1_dffs[74];
Y1_dffs[73] = DFFEA(Y1_dffs[73]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[69] at LC_X21_Y22_N8
--operation mode is normal

Y1_dffs[69]_lut_out = Y1_dffs[70];
Y1_dffs[69] = DFFEA(Y1_dffs[69]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[68] at LC_X21_Y22_N9
--operation mode is normal

Y1_dffs[68]_lut_out = Y1_dffs[69];
Y1_dffs[68] = DFFEA(Y1_dffs[68]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X81L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~148 at LC_X21_Y21_N2
--operation mode is normal

X81L3 = AMPP_FUNCTION(Y1_dffs[68], B1_acq_trigger_in_reg[17], Y1_dffs[69]);

--X81_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|holdff at LC_X21_Y21_N2
--operation mode is normal

X81_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[17], VCC, GND);


--X81L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|p_match_out~104 at LC_X21_Y21_N5
--operation mode is normal

X81L2 = AMPP_FUNCTION(Y1_dffs[68], Y1_dffs[69]);

--B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17] at LC_X21_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[17] = AMPP_FUNCTION(clk_i, NB1_dffe6a[0], VCC, GND);


--Y1_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[70] at LC_X21_Y22_N4
--operation mode is normal

Y1_dffs[70]_lut_out = Y1_dffs[71];
Y1_dffs[70] = DFFEA(Y1_dffs[70]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X71L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~129 at LC_X21_Y20_N4
--operation mode is normal

X71L2 = AMPP_FUNCTION(Y1_dffs[66], B1_acq_trigger_in_reg[66], X76_holdff);

--Y1_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[65] at LC_X21_Y20_N4
--operation mode is normal

Y1_dffs[65]_sload_eqn = Y1_dffs[66];
Y1_dffs[65] = DFFEA(Y1_dffs[65]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X71L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|p_match_out~118 at LC_X21_Y20_N0
--operation mode is normal

X71L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], Y1_dffs[65]);

--Y1_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[66] at LC_X21_Y20_N0
--operation mode is normal

Y1_dffs[66]_sload_eqn = Y1_dffs[67];
Y1_dffs[66] = DFFEA(Y1_dffs[66]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[67] at LC_X21_Y20_N5
--operation mode is normal

Y1_dffs[67]_sload_eqn = Y1_dffs[68];
Y1_dffs[67] = DFFEA(Y1_dffs[67]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X61L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~153 at LC_X21_Y20_N9
--operation mode is normal

X61L2 = AMPP_FUNCTION(Y1_dffs[63], X8_holdff, B1_acq_trigger_in_reg[7]);

--Y1_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[62] at LC_X21_Y20_N9
--operation mode is normal

Y1_dffs[62]_sload_eqn = Y1_dffs[63];
Y1_dffs[62] = DFFEA(Y1_dffs[62]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X61L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|p_match_out~142 at LC_X21_Y20_N6
--operation mode is normal

X61L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[7], Y1_dffs[62]);

--Y1_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[63] at LC_X21_Y20_N6
--operation mode is normal

Y1_dffs[63]_sload_eqn = Y1_dffs[64];
Y1_dffs[63] = DFFEA(Y1_dffs[63]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[64] at LC_X21_Y20_N7
--operation mode is normal

Y1_dffs[64]_lut_out = Y1_dffs[65];
Y1_dffs[64] = DFFEA(Y1_dffs[64]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[84] at LC_X25_Y20_N7
--operation mode is normal

Y1_dffs[84]_sload_eqn = Y1_dffs[85];
Y1_dffs[84] = DFFEA(Y1_dffs[84]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[83] at LC_X25_Y20_N9
--operation mode is normal

Y1_dffs[83]_sload_eqn = Y1_dffs[84];
Y1_dffs[83] = DFFEA(Y1_dffs[83]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X32L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~148 at LC_X25_Y21_N8
--operation mode is normal

X32L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[22], Y1_dffs[84], Y1_dffs[83]);

--X32_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|holdff at LC_X25_Y21_N8
--operation mode is normal

X32_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[22], VCC, GND);


--X32L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1|p_match_out~104 at LC_X25_Y21_N3
--operation mode is normal

X32L2 = AMPP_FUNCTION(Y1_dffs[84], Y1_dffs[83]);

--B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22] at LC_X25_Y21_N3
--operation mode is normal

B1_acq_trigger_in_reg[22] = AMPP_FUNCTION(clk_i, NB1_dffe6a[5], VCC, GND);


--Y1_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[85] at LC_X24_Y22_N4
--operation mode is normal

Y1_dffs[85]_lut_out = Y1_dffs[86];
Y1_dffs[85] = DFFEA(Y1_dffs[85]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[81] at LC_X25_Y20_N5
--operation mode is normal

Y1_dffs[81]_lut_out = Y1_dffs[82];
Y1_dffs[81] = DFFEA(Y1_dffs[81]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[80] at LC_X23_Y20_N3
--operation mode is normal

Y1_dffs[80]_sload_eqn = Y1_dffs[81];
Y1_dffs[80] = DFFEA(Y1_dffs[80]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X22L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~148 at LC_X24_Y20_N6
--operation mode is normal

X22L3 = AMPP_FUNCTION(Y1_dffs[81], B1_acq_trigger_in_reg[21], Y1_dffs[80]);

--X22_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|holdff at LC_X24_Y20_N6
--operation mode is normal

X22_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[21], VCC, GND);


--X22L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|p_match_out~104 at LC_X24_Y20_N5
--operation mode is normal

X22L2 = AMPP_FUNCTION(Y1_dffs[81], Y1_dffs[80]);

--B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21] at LC_X24_Y20_N5
--operation mode is normal

B1_acq_trigger_in_reg[21] = AMPP_FUNCTION(clk_i, NB1_dffe6a[4], VCC, GND);


--Y1_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[82] at LC_X25_Y20_N2
--operation mode is normal

Y1_dffs[82]_lut_out = Y1_dffs[83];
Y1_dffs[82] = DFFEA(Y1_dffs[82]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[78] at LC_X23_Y20_N4
--operation mode is normal

Y1_dffs[78]_lut_out = Y1_dffs[79];
Y1_dffs[78] = DFFEA(Y1_dffs[78]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[77] at LC_X23_Y20_N5
--operation mode is normal

Y1_dffs[77]_lut_out = Y1_dffs[78];
Y1_dffs[77] = DFFEA(Y1_dffs[77]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X12L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~148 at LC_X23_Y20_N8
--operation mode is normal

X12L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[20], Y1_dffs[77], Y1_dffs[78]);

--X12_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|holdff at LC_X23_Y20_N8
--operation mode is normal

X12_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[20], VCC, GND);


--X12L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|p_match_out~104 at LC_X23_Y20_N2
--operation mode is normal

X12L2 = AMPP_FUNCTION(Y1_dffs[77], Y1_dffs[78]);

--B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20] at LC_X23_Y20_N2
--operation mode is normal

B1_acq_trigger_in_reg[20] = AMPP_FUNCTION(clk_i, NB1_dffe6a[3], VCC, GND);


--Y1_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[79] at LC_X23_Y20_N9
--operation mode is normal

Y1_dffs[79]_sload_eqn = Y1_dffs[80];
Y1_dffs[79] = DFFEA(Y1_dffs[79]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[75] at LC_X22_Y20_N2
--operation mode is normal

Y1_dffs[75]_sload_eqn = Y1_dffs[76];
Y1_dffs[75] = DFFEA(Y1_dffs[75]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[74] at LC_X22_Y20_N4
--operation mode is normal

Y1_dffs[74]_lut_out = Y1_dffs[75];
Y1_dffs[74] = DFFEA(Y1_dffs[74]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X02L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~148 at LC_X22_Y21_N2
--operation mode is normal

X02L3 = AMPP_FUNCTION(Y1_dffs[75], B1_acq_trigger_in_reg[19], Y1_dffs[74]);

--X02_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|holdff at LC_X22_Y21_N2
--operation mode is normal

X02_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[19], VCC, GND);


--X02L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1|p_match_out~104 at LC_X22_Y21_N0
--operation mode is normal

X02L2 = AMPP_FUNCTION(Y1_dffs[74], Y1_dffs[75]);

--B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19] at LC_X22_Y21_N0
--operation mode is normal

B1_acq_trigger_in_reg[19] = AMPP_FUNCTION(clk_i, NB1_dffe6a[2], VCC, GND);


--Y1_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[76] at LC_X23_Y20_N6
--operation mode is normal

Y1_dffs[76]_sload_eqn = Y1_dffs[77];
Y1_dffs[76] = DFFEA(Y1_dffs[76]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[96] at LC_X23_Y24_N3
--operation mode is normal

Y1_dffs[96]_sload_eqn = Y1_dffs[97];
Y1_dffs[96] = DFFEA(Y1_dffs[96]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[95] at LC_X23_Y24_N7
--operation mode is normal

Y1_dffs[95]_sload_eqn = Y1_dffs[96];
Y1_dffs[95] = DFFEA(Y1_dffs[95]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X72L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~148 at LC_X24_Y24_N9
--operation mode is normal

X72L3 = AMPP_FUNCTION(Y1_dffs[95], Y1_dffs[96], B1_acq_trigger_in_reg[26]);

--X72_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|holdff at LC_X24_Y24_N9
--operation mode is normal

X72_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[26], VCC, GND);


--X72L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1|p_match_out~104 at LC_X24_Y24_N0
--operation mode is normal

X72L2 = AMPP_FUNCTION(Y1_dffs[95], Y1_dffs[96]);

--B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26] at LC_X24_Y24_N0
--operation mode is normal

B1_acq_trigger_in_reg[26] = AMPP_FUNCTION(clk_i, N6_safe_q[1], VCC, GND);


--Y1_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[97] at LC_X24_Y25_N8
--operation mode is normal

Y1_dffs[97]_lut_out = Y1_dffs[98];
Y1_dffs[97] = DFFEA(Y1_dffs[97]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[93] at LC_X23_Y24_N9
--operation mode is normal

Y1_dffs[93]_lut_out = Y1_dffs[94];
Y1_dffs[93] = DFFEA(Y1_dffs[93]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[92] at LC_X23_Y24_N8
--operation mode is normal

Y1_dffs[92]_lut_out = Y1_dffs[93];
Y1_dffs[92] = DFFEA(Y1_dffs[92]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X62L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~148 at LC_X25_Y24_N6
--operation mode is normal

X62L3 = AMPP_FUNCTION(Y1_dffs[93], B1_acq_trigger_in_reg[25], Y1_dffs[92]);

--X62_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|holdff at LC_X25_Y24_N6
--operation mode is normal

X62_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[25], VCC, GND);


--X62L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1|p_match_out~104 at LC_X25_Y24_N5
--operation mode is normal

X62L2 = AMPP_FUNCTION(Y1_dffs[92], Y1_dffs[93]);

--B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25] at LC_X25_Y24_N5
--operation mode is normal

B1_acq_trigger_in_reg[25] = AMPP_FUNCTION(clk_i, N6_safe_q[0], VCC, GND);


--Y1_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[94] at LC_X23_Y24_N2
--operation mode is normal

Y1_dffs[94]_sload_eqn = Y1_dffs[95];
Y1_dffs[94] = DFFEA(Y1_dffs[94]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[90] at LC_X22_Y24_N2
--operation mode is normal

Y1_dffs[90]_sload_eqn = Y1_dffs[91];
Y1_dffs[90] = DFFEA(Y1_dffs[90]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[89] at LC_X23_Y24_N1
--operation mode is normal

Y1_dffs[89]_lut_out = Y1_dffs[90];
Y1_dffs[89] = DFFEA(Y1_dffs[89]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X52L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~148 at LC_X22_Y24_N8
--operation mode is normal

X52L3 = AMPP_FUNCTION(Y1_dffs[90], B1_acq_trigger_in_reg[24], Y1_dffs[89]);

--X52_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|holdff at LC_X22_Y24_N8
--operation mode is normal

X52_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[24], VCC, GND);


--X52L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1|p_match_out~104 at LC_X22_Y24_N5
--operation mode is normal

X52L2 = AMPP_FUNCTION(Y1_dffs[90], Y1_dffs[89]);

--B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24] at LC_X22_Y24_N5
--operation mode is normal

B1_acq_trigger_in_reg[24] = AMPP_FUNCTION(clk_i, NB1_dffe6a[7], VCC, GND);


--Y1_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[91] at LC_X23_Y24_N4
--operation mode is normal

Y1_dffs[91]_lut_out = Y1_dffs[92];
Y1_dffs[91] = DFFEA(Y1_dffs[91]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[87] at LC_X24_Y22_N3
--operation mode is normal

Y1_dffs[87]_sload_eqn = Y1_dffs[88];
Y1_dffs[87] = DFFEA(Y1_dffs[87]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[86] at LC_X24_Y22_N9
--operation mode is normal

Y1_dffs[86]_sload_eqn = Y1_dffs[87];
Y1_dffs[86] = DFFEA(Y1_dffs[86]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X42L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~148 at LC_X24_Y24_N2
--operation mode is normal

X42L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[23], Y1_dffs[86], Y1_dffs[87]);

--X42_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|holdff at LC_X24_Y24_N2
--operation mode is normal

X42_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[23], VCC, GND);


--X42L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1|p_match_out~104 at LC_X24_Y24_N5
--operation mode is normal

X42L2 = AMPP_FUNCTION(Y1_dffs[86], Y1_dffs[87]);

--B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23] at LC_X24_Y24_N5
--operation mode is normal

B1_acq_trigger_in_reg[23] = AMPP_FUNCTION(clk_i, NB1_dffe6a[6], VCC, GND);


--Y1_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[88] at LC_X23_Y24_N6
--operation mode is normal

Y1_dffs[88]_sload_eqn = Y1_dffs[89];
Y1_dffs[88] = DFFEA(Y1_dffs[88]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[108] at LC_X25_Y26_N4
--operation mode is normal

Y1_dffs[108]_sload_eqn = Y1_dffs[109];
Y1_dffs[108] = DFFEA(Y1_dffs[108]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[107] at LC_X25_Y26_N6
--operation mode is normal

Y1_dffs[107]_lut_out = Y1_dffs[108];
Y1_dffs[107] = DFFEA(Y1_dffs[107]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X13L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~148 at LC_X25_Y25_N6
--operation mode is normal

X13L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[30], Y1_dffs[107], Y1_dffs[108]);

--X13_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|holdff at LC_X25_Y25_N6
--operation mode is normal

X13_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[30], VCC, GND);


--X13L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|p_match_out~104 at LC_X25_Y25_N8
--operation mode is normal

X13L2 = AMPP_FUNCTION(Y1_dffs[107], Y1_dffs[108]);

--B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30] at LC_X25_Y25_N8
--operation mode is normal

B1_acq_trigger_in_reg[30] = AMPP_FUNCTION(clk_i, N6_safe_q[5], VCC, GND);


--Y1_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[109] at LC_X25_Y25_N2
--operation mode is normal

Y1_dffs[109]_sload_eqn = Y1_dffs[110];
Y1_dffs[109] = DFFEA(Y1_dffs[109]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[105] at LC_X25_Y26_N2
--operation mode is normal

Y1_dffs[105]_sload_eqn = Y1_dffs[106];
Y1_dffs[105] = DFFEA(Y1_dffs[105]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[104] at LC_X23_Y26_N6
--operation mode is normal

Y1_dffs[104]_sload_eqn = Y1_dffs[105];
Y1_dffs[104] = DFFEA(Y1_dffs[104]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X03L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~148 at LC_X24_Y26_N2
--operation mode is normal

X03L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[29], Y1_dffs[105], Y1_dffs[104]);

--X03_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|holdff at LC_X24_Y26_N2
--operation mode is normal

X03_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[29], VCC, GND);


--X03L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|p_match_out~104 at LC_X24_Y26_N4
--operation mode is normal

X03L2 = AMPP_FUNCTION(Y1_dffs[105], Y1_dffs[104]);

--B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29] at LC_X24_Y26_N4
--operation mode is normal

B1_acq_trigger_in_reg[29] = AMPP_FUNCTION(clk_i, N6_safe_q[4], VCC, GND);


--Y1_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[106] at LC_X25_Y26_N5
--operation mode is normal

Y1_dffs[106]_lut_out = Y1_dffs[107];
Y1_dffs[106] = DFFEA(Y1_dffs[106]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[102] at LC_X23_Y26_N9
--operation mode is normal

Y1_dffs[102]_sload_eqn = Y1_dffs[103];
Y1_dffs[102] = DFFEA(Y1_dffs[102]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[101] at LC_X23_Y26_N2
--operation mode is normal

Y1_dffs[101]_lut_out = Y1_dffs[102];
Y1_dffs[101] = DFFEA(Y1_dffs[101]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X92L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~148 at LC_X23_Y25_N0
--operation mode is normal

X92L3 = AMPP_FUNCTION(Y1_dffs[101], B1_acq_trigger_in_reg[28], Y1_dffs[102]);

--X92_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|holdff at LC_X23_Y25_N0
--operation mode is normal

X92_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[28], VCC, GND);


--X92L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|p_match_out~104 at LC_X23_Y25_N5
--operation mode is normal

X92L2 = AMPP_FUNCTION(Y1_dffs[101], Y1_dffs[102]);

--B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28] at LC_X23_Y25_N5
--operation mode is normal

B1_acq_trigger_in_reg[28] = AMPP_FUNCTION(clk_i, N6_safe_q[3], VCC, GND);


--Y1_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[103] at LC_X23_Y26_N5
--operation mode is normal

Y1_dffs[103]_lut_out = Y1_dffs[104];
Y1_dffs[103] = DFFEA(Y1_dffs[103]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[99] at LC_X24_Y25_N2
--operation mode is normal

Y1_dffs[99]_sload_eqn = Y1_dffs[100];
Y1_dffs[99] = DFFEA(Y1_dffs[99]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[98] at LC_X24_Y25_N4
--operation mode is normal

Y1_dffs[98]_lut_out = Y1_dffs[99];
Y1_dffs[98] = DFFEA(Y1_dffs[98]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X82L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~148 at LC_X24_Y25_N6
--operation mode is normal

X82L3 = AMPP_FUNCTION(Y1_dffs[99], B1_acq_trigger_in_reg[27], Y1_dffs[98]);

--X82_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|holdff at LC_X24_Y25_N6
--operation mode is normal

X82_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[27], VCC, GND);


--X82L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|p_match_out~104 at LC_X24_Y25_N5
--operation mode is normal

X82L2 = AMPP_FUNCTION(Y1_dffs[98], Y1_dffs[99]);

--B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27] at LC_X24_Y25_N5
--operation mode is normal

B1_acq_trigger_in_reg[27] = AMPP_FUNCTION(clk_i, N6_safe_q[2], VCC, GND);


--Y1_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[100] at LC_X23_Y26_N8
--operation mode is normal

Y1_dffs[100]_lut_out = Y1_dffs[101];
Y1_dffs[100] = DFFEA(Y1_dffs[100]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[119] at LC_X33_Y21_N9
--operation mode is normal

Y1_dffs[119]_lut_out = Y1_dffs[120];
Y1_dffs[119] = DFFEA(Y1_dffs[119]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X53L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~155 at LC_X33_Y20_N9
--operation mode is normal

X53L3 = AMPP_FUNCTION(Y1_dffs[120], B1_acq_trigger_in_reg[34], Y1_dffs[119]);

--X53_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|holdff at LC_X33_Y20_N9
--operation mode is normal

X53_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[34], VCC, GND);


--X53L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|p_match_out~144 at LC_X33_Y20_N8
--operation mode is normal

X53L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[34], Y1_dffs[119]);

--Y1_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[120] at LC_X33_Y20_N8
--operation mode is normal

Y1_dffs[120]_sload_eqn = Y1_dffs[121];
Y1_dffs[120] = DFFEA(Y1_dffs[120]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[121] at LC_X34_Y20_N4
--operation mode is normal

Y1_dffs[121]_sload_eqn = Y1_dffs[122];
Y1_dffs[121] = DFFEA(Y1_dffs[121]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[116] at LC_X33_Y20_N4
--operation mode is normal

Y1_dffs[116]_sload_eqn = Y1_dffs[117];
Y1_dffs[116] = DFFEA(Y1_dffs[116]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X43L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~155 at LC_X34_Y21_N2
--operation mode is normal

X43L3 = AMPP_FUNCTION(Y1_dffs[116], Y1_dffs[117], B1_acq_trigger_in_reg[33]);

--X43_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|holdff at LC_X34_Y21_N2
--operation mode is normal

X43_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[33], VCC, GND);


--X43L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|p_match_out~144 at LC_X33_Y21_N2
--operation mode is normal

X43L2 = AMPP_FUNCTION(Y1_dffs[116], B1_acq_trigger_in_reg[33]);

--Y1_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[117] at LC_X33_Y21_N2
--operation mode is normal

Y1_dffs[117]_sload_eqn = Y1_dffs[118];
Y1_dffs[117] = DFFEA(Y1_dffs[117]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[118] at LC_X33_Y21_N3
--operation mode is normal

Y1_dffs[118]_lut_out = Y1_dffs[119];
Y1_dffs[118] = DFFEA(Y1_dffs[118]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[114] at LC_X33_Y20_N6
--operation mode is normal

Y1_dffs[114]_sload_eqn = Y1_dffs[115];
Y1_dffs[114] = DFFEA(Y1_dffs[114]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[113] at LC_X32_Y20_N0
--operation mode is normal

Y1_dffs[113]_sload_eqn = Y1_dffs[114];
Y1_dffs[113] = DFFEA(Y1_dffs[113]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X33L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~148 at LC_X32_Y21_N4
--operation mode is normal

X33L3 = AMPP_FUNCTION(Y1_dffs[114], B1_acq_trigger_in_reg[32], Y1_dffs[113]);

--X33_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|holdff at LC_X32_Y21_N4
--operation mode is normal

X33_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[32], VCC, GND);


--X33L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|p_match_out~104 at LC_X32_Y21_N5
--operation mode is normal

X33L2 = AMPP_FUNCTION(Y1_dffs[113], Y1_dffs[114]);

--B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32] at LC_X32_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[32] = AMPP_FUNCTION(clk_i, N6_safe_q[7], VCC, GND);


--Y1_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[115] at LC_X33_Y20_N5
--operation mode is normal

Y1_dffs[115]_lut_out = Y1_dffs[116];
Y1_dffs[115] = DFFEA(Y1_dffs[115]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[111] at LC_X27_Y22_N5
--operation mode is normal

Y1_dffs[111]_sload_eqn = Y1_dffs[112];
Y1_dffs[111] = DFFEA(Y1_dffs[111]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[110] at LC_X27_Y22_N6
--operation mode is normal

Y1_dffs[110]_sload_eqn = Y1_dffs[111];
Y1_dffs[110] = DFFEA(Y1_dffs[110]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X23L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~148 at LC_X25_Y22_N4
--operation mode is normal

X23L3 = AMPP_FUNCTION(Y1_dffs[110], B1_acq_trigger_in_reg[31], Y1_dffs[111]);

--X23_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|holdff at LC_X25_Y22_N4
--operation mode is normal

X23_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[31], VCC, GND);


--X23L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|p_match_out~104 at LC_X25_Y22_N5
--operation mode is normal

X23L2 = AMPP_FUNCTION(Y1_dffs[110], Y1_dffs[111]);

--B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31] at LC_X25_Y22_N5
--operation mode is normal

B1_acq_trigger_in_reg[31] = AMPP_FUNCTION(clk_i, N6_safe_q[6], VCC, GND);


--Y1_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[112] at LC_X31_Y21_N2
--operation mode is normal

Y1_dffs[112]_sload_eqn = Y1_dffs[113];
Y1_dffs[112] = DFFEA(Y1_dffs[112]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[131] at LC_X35_Y20_N4
--operation mode is normal

Y1_dffs[131]_sload_eqn = Y1_dffs[132];
Y1_dffs[131] = DFFEA(Y1_dffs[131]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X93L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~155 at LC_X36_Y20_N2
--operation mode is normal

X93L3 = AMPP_FUNCTION(Y1_dffs[132], Y1_dffs[131], B1_acq_trigger_in_reg[38]);

--X93_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|holdff at LC_X36_Y20_N2
--operation mode is normal

X93_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[38], VCC, GND);


--X93L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|p_match_out~144 at LC_X35_Y20_N7
--operation mode is normal

X93L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[38], Y1_dffs[131]);

--Y1_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[132] at LC_X35_Y20_N7
--operation mode is normal

Y1_dffs[132]_sload_eqn = Y1_dffs[133];
Y1_dffs[132] = DFFEA(Y1_dffs[132]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[133] at LC_X34_Y22_N2
--operation mode is normal

Y1_dffs[133]_sload_eqn = Y1_dffs[134];
Y1_dffs[133] = DFFEA(Y1_dffs[133]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[128] at LC_X35_Y20_N2
--operation mode is normal

Y1_dffs[128]_sload_eqn = Y1_dffs[129];
Y1_dffs[128] = DFFEA(Y1_dffs[128]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X83L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~155 at LC_X35_Y21_N4
--operation mode is normal

X83L3 = AMPP_FUNCTION(Y1_dffs[128], B1_acq_trigger_in_reg[37], Y1_dffs[129]);

--X83_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|holdff at LC_X35_Y21_N4
--operation mode is normal

X83_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[37], VCC, GND);


--X83L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|p_match_out~144 at LC_X35_Y20_N9
--operation mode is normal

X83L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[37], Y1_dffs[128]);

--Y1_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[129] at LC_X35_Y20_N9
--operation mode is normal

Y1_dffs[129]_sload_eqn = Y1_dffs[130];
Y1_dffs[129] = DFFEA(Y1_dffs[129]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[130] at LC_X35_Y20_N3
--operation mode is normal

Y1_dffs[130]_lut_out = Y1_dffs[131];
Y1_dffs[130] = DFFEA(Y1_dffs[130]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[125] at LC_X35_Y21_N9
--operation mode is normal

Y1_dffs[125]_lut_out = Y1_dffs[126];
Y1_dffs[125] = DFFEA(Y1_dffs[125]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X73L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~155 at LC_X35_Y21_N7
--operation mode is normal

X73L3 = AMPP_FUNCTION(Y1_dffs[126], B1_acq_trigger_in_reg[36], Y1_dffs[125]);

--X73_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|holdff at LC_X35_Y21_N7
--operation mode is normal

X73_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[36], VCC, GND);


--X73L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|p_match_out~144 at LC_X35_Y21_N2
--operation mode is normal

X73L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[36], Y1_dffs[125]);

--Y1_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[126] at LC_X35_Y21_N2
--operation mode is normal

Y1_dffs[126]_sload_eqn = Y1_dffs[127];
Y1_dffs[126] = DFFEA(Y1_dffs[126]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[127] at LC_X35_Y20_N1
--operation mode is normal

Y1_dffs[127]_lut_out = Y1_dffs[128];
Y1_dffs[127] = DFFEA(Y1_dffs[127]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[122] at LC_X34_Y20_N1
--operation mode is normal

Y1_dffs[122]_sload_eqn = Y1_dffs[123];
Y1_dffs[122] = DFFEA(Y1_dffs[122]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X63L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~155 at LC_X34_Y21_N4
--operation mode is normal

X63L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[35], Y1_dffs[122], Y1_dffs[123]);

--X63_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|holdff at LC_X34_Y21_N4
--operation mode is normal

X63_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[35], VCC, GND);


--X63L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|p_match_out~144 at LC_X34_Y20_N7
--operation mode is normal

X63L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[35], Y1_dffs[122]);

--Y1_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[123] at LC_X34_Y20_N7
--operation mode is normal

Y1_dffs[123]_sload_eqn = Y1_dffs[124];
Y1_dffs[123] = DFFEA(Y1_dffs[123]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[124] at LC_X35_Y21_N0
--operation mode is normal

Y1_dffs[124]_lut_out = Y1_dffs[125];
Y1_dffs[124] = DFFEA(Y1_dffs[124]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[143] at LC_X33_Y22_N8
--operation mode is normal

Y1_dffs[143]_sload_eqn = Y1_dffs[144];
Y1_dffs[143] = DFFEA(Y1_dffs[143]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X34L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~155 at LC_X32_Y22_N9
--operation mode is normal

X34L4 = AMPP_FUNCTION(Y1_dffs[144], B1_acq_trigger_in_reg[42], Y1_dffs[143]);

--X34_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|holdff at LC_X32_Y22_N9
--operation mode is normal

X34_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[42], VCC, GND);


--X34L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|p_match_out~144 at LC_X33_Y22_N5
--operation mode is normal

X34L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[42], Y1_dffs[143]);

--Y1_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[144] at LC_X33_Y22_N5
--operation mode is normal

Y1_dffs[144]_sload_eqn = Y1_dffs[145];
Y1_dffs[144] = DFFEA(Y1_dffs[144]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[145] at LC_X33_Y22_N3
--operation mode is normal

Y1_dffs[145]_lut_out = Y1_dffs[146];
Y1_dffs[145] = DFFEA(Y1_dffs[145]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[141] at LC_X31_Y22_N4
--operation mode is normal

Y1_dffs[141]_lut_out = Y1_dffs[142];
Y1_dffs[141] = DFFEA(Y1_dffs[141]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X24L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~129 at LC_X30_Y22_N2
--operation mode is normal

X24L2 = AMPP_FUNCTION(Y1_dffs[141], X1_holdff, Y1_dffs[140]);

--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at LC_X30_Y22_N2
--operation mode is normal

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(clk_i, TB1__clk0, VCC, GND);


--X24L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|p_match_out~118 at LC_X30_Y22_N6
--operation mode is normal

X24L1 = AMPP_FUNCTION(Y1_dffs[141], B1_acq_trigger_in_reg[0]);

--Y1_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[140] at LC_X30_Y22_N6
--operation mode is normal

Y1_dffs[140]_sload_eqn = Y1_dffs[141];
Y1_dffs[140] = DFFEA(Y1_dffs[140]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[142] at LC_X31_Y22_N2
--operation mode is normal

Y1_dffs[142]_sload_eqn = Y1_dffs[143];
Y1_dffs[142] = DFFEA(Y1_dffs[142]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[137] at LC_X35_Y21_N5
--operation mode is normal

Y1_dffs[137]_lut_out = Y1_dffs[138];
Y1_dffs[137] = DFFEA(Y1_dffs[137]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X14L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~155 at LC_X36_Y21_N8
--operation mode is normal

X14L3 = AMPP_FUNCTION(Y1_dffs[137], B1_acq_trigger_in_reg[40], Y1_dffs[138]);

--X14_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|holdff at LC_X36_Y21_N8
--operation mode is normal

X14_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[40], VCC, GND);


--X14L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|p_match_out~144 at LC_X36_Y22_N9
--operation mode is normal

X14L2 = AMPP_FUNCTION(Y1_dffs[137], B1_acq_trigger_in_reg[40]);

--Y1_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[138] at LC_X36_Y22_N9
--operation mode is normal

Y1_dffs[138]_sload_eqn = Y1_dffs[139];
Y1_dffs[138] = DFFEA(Y1_dffs[138]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[139] at LC_X33_Y22_N9
--operation mode is normal

Y1_dffs[139]_sload_eqn = Y1_dffs[140];
Y1_dffs[139] = DFFEA(Y1_dffs[139]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[134] at LC_X34_Y22_N5
--operation mode is normal

Y1_dffs[134]_lut_out = Y1_dffs[135];
Y1_dffs[134] = DFFEA(Y1_dffs[134]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X04L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~155 at LC_X34_Y22_N9
--operation mode is normal

X04L3 = AMPP_FUNCTION(Y1_dffs[135], Y1_dffs[134], B1_acq_trigger_in_reg[39]);

--X04_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|holdff at LC_X34_Y22_N9
--operation mode is normal

X04_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[39], VCC, GND);


--X04L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|p_match_out~144 at LC_X34_Y22_N4
--operation mode is normal

X04L2 = AMPP_FUNCTION(Y1_dffs[134], B1_acq_trigger_in_reg[39]);

--Y1_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[135] at LC_X34_Y22_N4
--operation mode is normal

Y1_dffs[135]_sload_eqn = Y1_dffs[136];
Y1_dffs[135] = DFFEA(Y1_dffs[135]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[136] at LC_X35_Y22_N0
--operation mode is normal

Y1_dffs[136]_sload_eqn = Y1_dffs[137];
Y1_dffs[136] = DFFEA(Y1_dffs[136]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[155] at LC_X32_Y20_N3
--operation mode is normal

Y1_dffs[155]_sload_eqn = Y1_dffs[156];
Y1_dffs[155] = DFFEA(Y1_dffs[155]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X74L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~155 at LC_X32_Y21_N2
--operation mode is normal

X74L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[46], Y1_dffs[155], Y1_dffs[156]);

--X74_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|holdff at LC_X32_Y21_N2
--operation mode is normal

X74_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[46], VCC, GND);


--X74L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1|p_match_out~144 at LC_X32_Y20_N7
--operation mode is normal

X74L2 = AMPP_FUNCTION(Y1_dffs[155], B1_acq_trigger_in_reg[46]);

--Y1_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[156] at LC_X32_Y20_N7
--operation mode is normal

Y1_dffs[156]_sload_eqn = Y1_dffs[157];
Y1_dffs[156] = DFFEA(Y1_dffs[156]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[157] at LC_X33_Y20_N7
--operation mode is normal

Y1_dffs[157]_sload_eqn = Y1_dffs[158];
Y1_dffs[157] = DFFEA(Y1_dffs[157]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[152] at LC_X31_Y20_N3
--operation mode is normal

Y1_dffs[152]_lut_out = Y1_dffs[153];
Y1_dffs[152] = DFFEA(Y1_dffs[152]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45] at LC_X30_Y21_N4
--operation mode is normal

B1_acq_trigger_in_reg[45] = AMPP_FUNCTION(clk_i, NB1_cs11a[0], VCC);


--X64L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~155 at LC_X31_Y20_N8
--operation mode is normal

X64L3 = AMPP_FUNCTION(Y1_dffs[152], B1_acq_trigger_in_reg[45], Y1_dffs[153]);

--X64_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|holdff at LC_X31_Y20_N8
--operation mode is normal

X64_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[45], VCC, GND);


--X64L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1|p_match_out~144 at LC_X31_Y20_N4
--operation mode is normal

X64L2 = AMPP_FUNCTION(Y1_dffs[152], B1_acq_trigger_in_reg[45]);

--Y1_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[153] at LC_X31_Y20_N4
--operation mode is normal

Y1_dffs[153]_sload_eqn = Y1_dffs[154];
Y1_dffs[153] = DFFEA(Y1_dffs[153]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[154] at LC_X32_Y20_N6
--operation mode is normal

Y1_dffs[154]_sload_eqn = Y1_dffs[155];
Y1_dffs[154] = DFFEA(Y1_dffs[154]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[150] at LC_X31_Y20_N2
--operation mode is normal

Y1_dffs[150]_sload_eqn = Y1_dffs[151];
Y1_dffs[150] = DFFEA(Y1_dffs[150]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[149] at LC_X31_Y20_N7
--operation mode is normal

Y1_dffs[149]_lut_out = Y1_dffs[150];
Y1_dffs[149] = DFFEA(Y1_dffs[149]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X54L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~148 at LC_X31_Y20_N6
--operation mode is normal

X54L3 = AMPP_FUNCTION(Y1_dffs[149], B1_acq_trigger_in_reg[44], Y1_dffs[150]);

--X54_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|holdff at LC_X31_Y20_N6
--operation mode is normal

X54_holdff = AMPP_FUNCTION(clk_i, B1_acq_trigger_in_reg[44], VCC, GND);


--X54L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1|p_match_out~104 at LC_X31_Y20_N5
--operation mode is normal

X54L2 = AMPP_FUNCTION(Y1_dffs[149], Y1_dffs[150]);

--B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44] at LC_X31_Y20_N5
--operation mode is normal

B1_acq_trigger_in_reg[44] = AMPP_FUNCTION(clk_i, clk_i, VCC, GND);


--Y1_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[151] at LC_X31_Y20_N1
--operation mode is normal

Y1_dffs[151]_sload_eqn = Y1_dffs[152];
Y1_dffs[151] = DFFEA(Y1_dffs[151]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X44L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~153 at LC_X32_Y20_N5
--operation mode is normal

X44L2 = AMPP_FUNCTION(Y1_dffs[146], X34_holdff, B1_acq_trigger_in_reg[42]);

--Y1_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[147] at LC_X32_Y20_N5
--operation mode is normal

Y1_dffs[147]_sload_eqn = Y1_dffs[148];
Y1_dffs[147] = DFFEA(Y1_dffs[147]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X44L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1|p_match_out~142 at LC_X32_Y20_N2
--operation mode is normal

X44L1 = AMPP_FUNCTION(Y1_dffs[147], B1_acq_trigger_in_reg[42]);

--Y1_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[146] at LC_X32_Y20_N2
--operation mode is normal

Y1_dffs[146]_sload_eqn = Y1_dffs[147];
Y1_dffs[146] = DFFEA(Y1_dffs[146]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[148] at LC_X31_Y20_N9
--operation mode is normal

Y1_dffs[148]_sload_eqn = Y1_dffs[149];
Y1_dffs[148] = DFFEA(Y1_dffs[148]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[168] at LC_X36_Y22_N4
--operation mode is normal

Y1_dffs[168]_sload_eqn = Y1_dffs[169];
Y1_dffs[168] = DFFEA(Y1_dffs[168]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X15L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~129 at LC_X36_Y21_N6
--operation mode is normal

X15L2 = AMPP_FUNCTION(X73_holdff, Y1_dffs[168], Y1_dffs[167]);

--B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36] at LC_X36_Y21_N6
--operation mode is normal

B1_acq_trigger_in_reg[36] = AMPP_FUNCTION(clk_i, SB1_q_b[3], VCC, GND);


--X15L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|p_match_out~118 at LC_X36_Y21_N4
--operation mode is normal

X15L1 = AMPP_FUNCTION(Y1_dffs[168], B1_acq_trigger_in_reg[36]);

--Y1_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[167] at LC_X36_Y21_N4
--operation mode is normal

Y1_dffs[167]_sload_eqn = Y1_dffs[168];
Y1_dffs[167] = DFFEA(Y1_dffs[167]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[169] at LC_X36_Y22_N3
--operation mode is normal

Y1_dffs[169]_lut_out = Y1_dffs[170];
Y1_dffs[169] = DFFEA(Y1_dffs[169]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[165] at LC_X35_Y21_N6
--operation mode is normal

Y1_dffs[165]_sload_eqn = Y1_dffs[166];
Y1_dffs[165] = DFFEA(Y1_dffs[165]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X05L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~129 at LC_X34_Y21_N5
--operation mode is normal

X05L2 = AMPP_FUNCTION(Y1_dffs[164], Y1_dffs[165], X63_holdff);

--B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35] at LC_X34_Y21_N5
--operation mode is normal

B1_acq_trigger_in_reg[35] = AMPP_FUNCTION(clk_i, SB1_q_b[2], VCC, GND);


--X05L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|p_match_out~118 at LC_X34_Y20_N6
--operation mode is normal

X05L1 = AMPP_FUNCTION(Y1_dffs[165], B1_acq_trigger_in_reg[35]);

--Y1_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[164] at LC_X34_Y20_N6
--operation mode is normal

Y1_dffs[164]_sload_eqn = Y1_dffs[165];
Y1_dffs[164] = DFFEA(Y1_dffs[164]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[166] at LC_X35_Y21_N1
--operation mode is normal

Y1_dffs[166]_sload_eqn = Y1_dffs[167];
Y1_dffs[166] = DFFEA(Y1_dffs[166]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[162] at LC_X33_Y21_N1
--operation mode is normal

Y1_dffs[162]_lut_out = Y1_dffs[163];
Y1_dffs[162] = DFFEA(Y1_dffs[162]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X94L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~129 at LC_X34_Y21_N9
--operation mode is normal

X94L2 = AMPP_FUNCTION(Y1_dffs[162], X53_holdff, Y1_dffs[161]);

--B1_acq_trigger_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34] at LC_X34_Y21_N9
--operation mode is normal

B1_acq_trigger_in_reg[34] = AMPP_FUNCTION(clk_i, SB1_q_b[1], VCC, GND);


--X94L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1|p_match_out~118 at LC_X33_Y21_N4
--operation mode is normal

X94L1 = AMPP_FUNCTION(Y1_dffs[162], B1_acq_trigger_in_reg[34]);

--Y1_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[161] at LC_X33_Y21_N4
--operation mode is normal

Y1_dffs[161]_sload_eqn = Y1_dffs[162];
Y1_dffs[161] = DFFEA(Y1_dffs[161]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[163] at LC_X33_Y20_N2
--operation mode is normal

Y1_dffs[163]_sload_eqn = Y1_dffs[164];
Y1_dffs[163] = DFFEA(Y1_dffs[163]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[159] at LC_X33_Y21_N5
--operation mode is normal

Y1_dffs[159]_sload_eqn = Y1_dffs[160];
Y1_dffs[159] = DFFEA(Y1_dffs[159]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X84L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~129 at LC_X34_Y21_N8
--operation mode is normal

X84L2 = AMPP_FUNCTION(X43_holdff, Y1_dffs[158], Y1_dffs[159]);

--B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33] at LC_X34_Y21_N8
--operation mode is normal

B1_acq_trigger_in_reg[33] = AMPP_FUNCTION(clk_i, SB1_q_b[0], VCC, GND);


--X84L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1|p_match_out~118 at LC_X33_Y21_N8
--operation mode is normal

X84L1 = AMPP_FUNCTION(Y1_dffs[159], B1_acq_trigger_in_reg[33]);

--Y1_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[158] at LC_X33_Y21_N8
--operation mode is normal

Y1_dffs[158]_sload_eqn = Y1_dffs[159];
Y1_dffs[158] = DFFEA(Y1_dffs[158]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[160] at LC_X33_Y21_N7
--operation mode is normal

Y1_dffs[160]_lut_out = Y1_dffs[161];
Y1_dffs[160] = DFFEA(Y1_dffs[160]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[180] at LC_X36_Y21_N7
--operation mode is normal

Y1_dffs[180]_sload_eqn = Y1_dffs[181];
Y1_dffs[180] = DFFEA(Y1_dffs[180]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X55L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~129 at LC_X36_Y21_N9
--operation mode is normal

X55L2 = AMPP_FUNCTION(Y1_dffs[180], Y1_dffs[179], X14_holdff);

--B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40] at LC_X36_Y21_N9
--operation mode is normal

B1_acq_trigger_in_reg[40] = AMPP_FUNCTION(clk_i, SB1_q_b[7], VCC, GND);


--X55L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1|p_match_out~118 at LC_X36_Y21_N1
--operation mode is normal

X55L1 = AMPP_FUNCTION(Y1_dffs[180], B1_acq_trigger_in_reg[40]);

--Y1_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[179] at LC_X36_Y21_N1
--operation mode is normal

Y1_dffs[179]_sload_eqn = Y1_dffs[180];
Y1_dffs[179] = DFFEA(Y1_dffs[179]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[181] at LC_X31_Y21_N4
--operation mode is normal

Y1_dffs[181]_sload_eqn = Y1_dffs[182];
Y1_dffs[181] = DFFEA(Y1_dffs[181]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[177] at LC_X35_Y21_N3
--operation mode is normal

Y1_dffs[177]_lut_out = Y1_dffs[178];
Y1_dffs[177] = DFFEA(Y1_dffs[177]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X45L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~129 at LC_X39_Y21_N2
--operation mode is normal

X45L2 = AMPP_FUNCTION(X04_holdff, Y1_dffs[176], Y1_dffs[177]);

--B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39] at LC_X39_Y21_N2
--operation mode is normal

B1_acq_trigger_in_reg[39] = AMPP_FUNCTION(clk_i, SB1_q_b[6], VCC, GND);


--X45L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|p_match_out~118 at LC_X36_Y21_N5
--operation mode is normal

X45L1 = AMPP_FUNCTION(Y1_dffs[177], B1_acq_trigger_in_reg[39]);

--Y1_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[176] at LC_X36_Y21_N5
--operation mode is normal

Y1_dffs[176]_sload_eqn = Y1_dffs[177];
Y1_dffs[176] = DFFEA(Y1_dffs[176]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[178] at LC_X36_Y22_N7
--operation mode is normal

Y1_dffs[178]_sload_eqn = Y1_dffs[179];
Y1_dffs[178] = DFFEA(Y1_dffs[178]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[174] at LC_X36_Y21_N3
--operation mode is normal

Y1_dffs[174]_sload_eqn = Y1_dffs[175];
Y1_dffs[174] = DFFEA(Y1_dffs[174]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X35L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~129 at LC_X39_Y21_N4
--operation mode is normal

X35L2 = AMPP_FUNCTION(Y1_dffs[173], X93_holdff, Y1_dffs[174]);

--B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38] at LC_X39_Y21_N4
--operation mode is normal

B1_acq_trigger_in_reg[38] = AMPP_FUNCTION(clk_i, SB1_q_b[5], VCC, GND);


--X35L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|p_match_out~118 at LC_X36_Y21_N2
--operation mode is normal

X35L1 = AMPP_FUNCTION(Y1_dffs[174], B1_acq_trigger_in_reg[38]);

--Y1_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[173] at LC_X36_Y21_N2
--operation mode is normal

Y1_dffs[173]_sload_eqn = Y1_dffs[174];
Y1_dffs[173] = DFFEA(Y1_dffs[173]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[175] at LC_X36_Y22_N1
--operation mode is normal

Y1_dffs[175]_sload_eqn = Y1_dffs[176];
Y1_dffs[175] = DFFEA(Y1_dffs[175]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[171] at LC_X36_Y22_N5
--operation mode is normal

Y1_dffs[171]_lut_out = Y1_dffs[172];
Y1_dffs[171] = DFFEA(Y1_dffs[171]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X25L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~129 at LC_X39_Y21_N6
--operation mode is normal

X25L2 = AMPP_FUNCTION(Y1_dffs[171], X83_holdff, Y1_dffs[170]);

--B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37] at LC_X39_Y21_N6
--operation mode is normal

B1_acq_trigger_in_reg[37] = AMPP_FUNCTION(clk_i, SB1_q_b[4], VCC, GND);


--X25L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|p_match_out~118 at LC_X36_Y21_N0
--operation mode is normal

X25L1 = AMPP_FUNCTION(Y1_dffs[171], B1_acq_trigger_in_reg[37]);

--Y1_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[170] at LC_X36_Y21_N0
--operation mode is normal

Y1_dffs[170]_sload_eqn = Y1_dffs[171];
Y1_dffs[170] = DFFEA(Y1_dffs[170]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[172] at LC_X36_Y22_N8
--operation mode is normal

Y1_dffs[172]_sload_eqn = Y1_dffs[173];
Y1_dffs[172] = DFFEA(Y1_dffs[172]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X95L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~129 at LC_X30_Y20_N4
--operation mode is normal

X95L2 = AMPP_FUNCTION(X74_holdff, Y1_dffs[192], B1_acq_trigger_in_reg[46]);

--Y1_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[191] at LC_X30_Y20_N4
--operation mode is normal

Y1_dffs[191]_sload_eqn = Y1_dffs[192];
Y1_dffs[191] = DFFEA(Y1_dffs[191]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X95L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|p_match_out~118 at LC_X30_Y20_N3
--operation mode is normal

X95L1 = AMPP_FUNCTION(Y1_dffs[191], B1_acq_trigger_in_reg[46]);

--Y1_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[192] at LC_X30_Y20_N3
--operation mode is normal

Y1_dffs[192]_sload_eqn = Y1_dffs[193];
Y1_dffs[192] = DFFEA(Y1_dffs[192]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[193] at LC_X30_Y23_N7
--operation mode is normal

Y1_dffs[193]_lut_out = Y1_dffs[194];
Y1_dffs[193] = DFFEA(Y1_dffs[193]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X85L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~129 at LC_X30_Y20_N6
--operation mode is normal

X85L2 = AMPP_FUNCTION(X34_holdff, B1_acq_trigger_in_reg[42], Y1_dffs[188]);

--Y1_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[189] at LC_X30_Y20_N6
--operation mode is normal

Y1_dffs[189]_sload_eqn = Y1_dffs[190];
Y1_dffs[189] = DFFEA(Y1_dffs[189]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X85L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|p_match_out~118 at LC_X30_Y20_N8
--operation mode is normal

X85L1 = AMPP_FUNCTION(Y1_dffs[189], B1_acq_trigger_in_reg[42]);

--Y1_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[188] at LC_X30_Y20_N8
--operation mode is normal

Y1_dffs[188]_sload_eqn = Y1_dffs[189];
Y1_dffs[188] = DFFEA(Y1_dffs[188]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[190] at LC_X30_Y20_N7
--operation mode is normal

Y1_dffs[190]_lut_out = Y1_dffs[191];
Y1_dffs[190] = DFFEA(Y1_dffs[190]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X75L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~129 at LC_X30_Y20_N2
--operation mode is normal

X75L2 = AMPP_FUNCTION(Y1_dffs[186], X64_holdff, B1_acq_trigger_in_reg[45]);

--Y1_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[185] at LC_X30_Y20_N2
--operation mode is normal

Y1_dffs[185]_sload_eqn = Y1_dffs[186];
Y1_dffs[185] = DFFEA(Y1_dffs[185]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X75L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|p_match_out~118 at LC_X30_Y20_N0
--operation mode is normal

X75L1 = AMPP_FUNCTION(Y1_dffs[185], B1_acq_trigger_in_reg[45]);

--Y1_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[186] at LC_X30_Y20_N0
--operation mode is normal

Y1_dffs[186]_sload_eqn = Y1_dffs[187];
Y1_dffs[186] = DFFEA(Y1_dffs[186]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[187] at LC_X29_Y20_N3
--operation mode is normal

Y1_dffs[187]_sload_eqn = Y1_dffs[188];
Y1_dffs[187] = DFFEA(Y1_dffs[187]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X65L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~153 at LC_X31_Y21_N5
--operation mode is normal

X65L2 = AMPP_FUNCTION(Y1_dffs[183], B1_acq_trigger_in_reg[42], X34_holdff);

--Y1_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[182] at LC_X31_Y21_N5
--operation mode is normal

Y1_dffs[182]_sload_eqn = Y1_dffs[183];
Y1_dffs[182] = DFFEA(Y1_dffs[182]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X65L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|p_match_out~142 at LC_X31_Y21_N3
--operation mode is normal

X65L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[42], Y1_dffs[182]);

--Y1_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[183] at LC_X31_Y21_N3
--operation mode is normal

Y1_dffs[183]_sload_eqn = Y1_dffs[184];
Y1_dffs[183] = DFFEA(Y1_dffs[183]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[184] at LC_X31_Y21_N9
--operation mode is normal

Y1_dffs[184]_sload_eqn = Y1_dffs[185];
Y1_dffs[184] = DFFEA(Y1_dffs[184]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X36L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~129 at LC_X29_Y24_N7
--operation mode is normal

X36L2 = AMPP_FUNCTION(Y1_dffs[204], X5_holdff, B1_acq_trigger_in_reg[4]);

--Y1_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[203] at LC_X29_Y24_N7
--operation mode is normal

Y1_dffs[203]_sload_eqn = Y1_dffs[204];
Y1_dffs[203] = DFFEA(Y1_dffs[203]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X36L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1|p_match_out~118 at LC_X29_Y24_N0
--operation mode is normal

X36L1 = AMPP_FUNCTION(Y1_dffs[203], B1_acq_trigger_in_reg[4]);

--Y1_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[204] at LC_X29_Y24_N0
--operation mode is normal

Y1_dffs[204]_sload_eqn = Y1_dffs[205];
Y1_dffs[204] = DFFEA(Y1_dffs[204]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[205] at LC_X29_Y22_N3
--operation mode is normal

Y1_dffs[205]_sload_eqn = Y1_dffs[206];
Y1_dffs[205] = DFFEA(Y1_dffs[205]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X26L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~129 at LC_X29_Y24_N2
--operation mode is normal

X26L2 = AMPP_FUNCTION(Y1_dffs[201], X4_holdff, B1_acq_trigger_in_reg[3]);

--Y1_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[200] at LC_X29_Y24_N2
--operation mode is normal

Y1_dffs[200]_sload_eqn = Y1_dffs[201];
Y1_dffs[200] = DFFEA(Y1_dffs[200]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X26L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1|p_match_out~118 at LC_X29_Y24_N3
--operation mode is normal

X26L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[3], Y1_dffs[200]);

--Y1_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[201] at LC_X29_Y24_N3
--operation mode is normal

Y1_dffs[201]_sload_eqn = Y1_dffs[202];
Y1_dffs[201] = DFFEA(Y1_dffs[201]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[202] at LC_X30_Y24_N8
--operation mode is normal

Y1_dffs[202]_lut_out = Y1_dffs[203];
Y1_dffs[202] = DFFEA(Y1_dffs[202]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X16L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~129 at LC_X29_Y24_N4
--operation mode is normal

X16L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[2], Y1_dffs[198], X3_holdff);

--Y1_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[197] at LC_X29_Y24_N4
--operation mode is normal

Y1_dffs[197]_sload_eqn = Y1_dffs[198];
Y1_dffs[197] = DFFEA(Y1_dffs[197]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X16L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1|p_match_out~118 at LC_X29_Y24_N6
--operation mode is normal

X16L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[2], Y1_dffs[197]);

--Y1_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[198] at LC_X29_Y24_N6
--operation mode is normal

Y1_dffs[198]_sload_eqn = Y1_dffs[199];
Y1_dffs[198] = DFFEA(Y1_dffs[198]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[199] at LC_X29_Y25_N6
--operation mode is normal

Y1_dffs[199]_sload_eqn = Y1_dffs[200];
Y1_dffs[199] = DFFEA(Y1_dffs[199]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X06L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~129 at LC_X30_Y23_N9
--operation mode is normal

X06L2 = AMPP_FUNCTION(Y1_dffs[195], X2_holdff, B1_acq_trigger_in_reg[1]);

--Y1_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[194] at LC_X30_Y23_N9
--operation mode is normal

Y1_dffs[194]_sload_eqn = Y1_dffs[195];
Y1_dffs[194] = DFFEA(Y1_dffs[194]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X06L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1|p_match_out~118 at LC_X30_Y23_N8
--operation mode is normal

X06L1 = AMPP_FUNCTION(Y1_dffs[194], B1_acq_trigger_in_reg[1]);

--Y1_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[195] at LC_X30_Y23_N8
--operation mode is normal

Y1_dffs[195]_sload_eqn = Y1_dffs[196];
Y1_dffs[195] = DFFEA(Y1_dffs[195]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[196] at LC_X30_Y23_N5
--operation mode is normal

Y1_dffs[196]_sload_eqn = Y1_dffs[197];
Y1_dffs[196] = DFFEA(Y1_dffs[196]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X56L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~129 at LC_X28_Y22_N5
--operation mode is normal

X56L2 = AMPP_FUNCTION(Y1_dffs[210], X7_holdff, B1_acq_trigger_in_reg[6]);

--Y1_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[209] at LC_X28_Y22_N5
--operation mode is normal

Y1_dffs[209]_sload_eqn = Y1_dffs[210];
Y1_dffs[209] = DFFEA(Y1_dffs[209]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X56L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1|p_match_out~118 at LC_X28_Y22_N3
--operation mode is normal

X56L1 = AMPP_FUNCTION(Y1_dffs[209], B1_acq_trigger_in_reg[6]);

--Y1_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[210] at LC_X28_Y22_N3
--operation mode is normal

Y1_dffs[210]_sload_eqn = Y1_dffs[211];
Y1_dffs[210] = DFFEA(Y1_dffs[210]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[211] at LC_X24_Y22_N8
--operation mode is normal

Y1_dffs[211]_sload_eqn = Y1_dffs[212];
Y1_dffs[211] = DFFEA(Y1_dffs[211]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X66L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~129 at LC_X22_Y22_N0
--operation mode is normal

X66L2 = AMPP_FUNCTION(Y1_dffs[213], B1_acq_trigger_in_reg[7], X8_holdff);

--Y1_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[212] at LC_X22_Y22_N0
--operation mode is normal

Y1_dffs[212]_sload_eqn = Y1_dffs[213];
Y1_dffs[212] = DFFEA(Y1_dffs[212]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X66L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|p_match_out~118 at LC_X22_Y22_N7
--operation mode is normal

X66L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[7], Y1_dffs[212]);

--Y1_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[213] at LC_X22_Y22_N7
--operation mode is normal

Y1_dffs[213]_sload_eqn = Y1_dffs[214];
Y1_dffs[213] = DFFEA(Y1_dffs[213]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[214] at LC_X23_Y22_N4
--operation mode is normal

Y1_dffs[214]_lut_out = Y1_dffs[215];
Y1_dffs[214] = DFFEA(Y1_dffs[214]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X46L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~129 at LC_X28_Y22_N0
--operation mode is normal

X46L2 = AMPP_FUNCTION(Y1_dffs[207], B1_acq_trigger_in_reg[5], X6_holdff);

--Y1_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[206] at LC_X28_Y22_N0
--operation mode is normal

Y1_dffs[206]_sload_eqn = Y1_dffs[207];
Y1_dffs[206] = DFFEA(Y1_dffs[206]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--X46L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1|p_match_out~118 at LC_X28_Y22_N8
--operation mode is normal

X46L1 = AMPP_FUNCTION(B1_acq_trigger_in_reg[5], Y1_dffs[206]);

--Y1_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[207] at LC_X28_Y22_N8
--operation mode is normal

Y1_dffs[207]_sload_eqn = Y1_dffs[208];
Y1_dffs[207] = DFFEA(Y1_dffs[207]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[208] at LC_X28_Y22_N1
--operation mode is normal

Y1_dffs[208]_sload_eqn = Y1_dffs[209];
Y1_dffs[208] = DFFEA(Y1_dffs[208]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--UB6L6Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[5]~reg0 at LC_X18_Y18_N1
--operation mode is normal

UB6L6Q = AMPP_FUNCTION(!A1L5, UB6L7Q, UB6L6Q, VB1_state[4], E1L4, !E1L61, E1_IRSR_ENA);


--E1L41 is sld_hub:SLD_HUB_INST|IRSR_D[4]~1160 at LC_X18_Y18_N4
--operation mode is normal

E1L41 = AMPP_FUNCTION(VB1_state[4], UB6L6Q, UB6L5Q, E1L4);


--E1L91 is sld_hub:SLD_HUB_INST|i~26 at LC_X19_Y20_N2
--operation mode is normal

E1L91 = AMPP_FUNCTION(UB4L1Q, E1_OK_TO_UPDATE_IR_Q, VB1_state[5]);


--F1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~165 at LC_X19_Y24_N1
--operation mode is normal

F1L3 = AMPP_FUNCTION(N1_safe_q[2], N1_safe_q[1]);


--F1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3] at LC_X17_Y24_N3
--operation mode is normal

F1_WORD_SR[3] = AMPP_FUNCTION(!A1L2, A1L4, N1_safe_q[0], altera_internal_jtag, F1L3, !F1_clear_signal, V1L1);


--G1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status[1]~28 at LC_X19_Y21_N1
--operation mode is normal

G1L6 = AMPP_FUNCTION(S1L1Q, Y1_dffs[5]);


--G1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~64 at LC_X18_Y21_N1
--operation mode is normal

G1L3 = AMPP_FUNCTION(N3_cout, H1_is_max_write_address_ff, Y1_dffs[5], B1_run_instr_on);


--Y1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[9] at LC_X18_Y24_N1
--operation mode is normal

Y1_dffs[9]_lut_out = Y1_dffs[10];
Y1_dffs[9] = DFFEA(Y1_dffs[9]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Q1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~10 at LC_X18_Y24_N4
--operation mode is normal

Q1L1 = AMPP_FUNCTION(N3_safe_q[3], Y1_dffs[9], N3_safe_q[5]);

--Y1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[11] at LC_X18_Y24_N4
--operation mode is normal

Y1_dffs[11]_sload_eqn = Y1_dffs[12];
Y1_dffs[11] = DFFEA(Y1_dffs[11]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[13] at LC_X24_Y22_N6
--operation mode is normal

Y1_dffs[13]_sload_eqn = Y1_dffs[14];
Y1_dffs[13] = DFFEA(Y1_dffs[13]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Q1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~13 at LC_X18_Y24_N6
--operation mode is normal

Q1L2 = AMPP_FUNCTION(Y1_dffs[13], N3_safe_q[7], N3_safe_q[0]);

--Y1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[6] at LC_X18_Y24_N6
--operation mode is normal

Y1_dffs[6]_sload_eqn = Y1_dffs[7];
Y1_dffs[6] = DFFEA(Y1_dffs[6]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[10] at LC_X18_Y24_N8
--operation mode is normal

Y1_dffs[10]_sload_eqn = Y1_dffs[11];
Y1_dffs[10] = DFFEA(Y1_dffs[10]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Q1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~18 at LC_X18_Y24_N7
--operation mode is normal

Q1L3 = AMPP_FUNCTION(N3_safe_q[1], N3_safe_q[4], Y1_dffs[10]);

--Y1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[7] at LC_X18_Y24_N7
--operation mode is normal

Y1_dffs[7]_sload_eqn = Y1_dffs[8];
Y1_dffs[7] = DFFEA(Y1_dffs[7]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[8] at LC_X18_Y24_N5
--operation mode is normal

Y1_dffs[8]_sload_eqn = Y1_dffs[9];
Y1_dffs[8] = DFFEA(Y1_dffs[8]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Q1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~25 at LC_X18_Y24_N2
--operation mode is normal

Q1L4 = AMPP_FUNCTION(N3_safe_q[2], Y1_dffs[8], N3_safe_q[6]);

--Y1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[12] at LC_X18_Y24_N2
--operation mode is normal

Y1_dffs[12]_sload_eqn = Y1_dffs[13];
Y1_dffs[12] = DFFEA(Y1_dffs[12]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Q1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i~34 at LC_X18_Y24_N3
--operation mode is normal

Q1L5 = AMPP_FUNCTION(Q1L4, Q1L2, Q1L3, Q1L1);


--G1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~2 at LC_X18_Y21_N4
--operation mode is normal

G1L1 = AMPP_FUNCTION(P1L3, G1L3, Q1L5, G1L6);


--Y2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at LC_X14_Y22_N5
--operation mode is normal

Y2_dffs[3]_lut_out = A1L4 & N3_safe_q[2] # !A1L4 & Y2_dffs[4];
Y2_dffs[3] = DFFEA(Y2_dffs[3]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--F2_WORD_SR[3] is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC_X18_Y18_N9
--operation mode is normal

F2_WORD_SR[3] = AMPP_FUNCTION(!A1L5, F2L2, VB1_state[4], altera_internal_jtag, !F2_clear_signal, E1L02);


--NB1_dffe10a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[5] at LC_X27_Y21_N8
--operation mode is normal

NB1_dffe10a[5]_sload_eqn = NB1_dffe6a[5];
NB1_dffe10a[5] = DFFEA(NB1_dffe10a[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[4] at LC_X24_Y22_N5
--operation mode is normal

NB1_dffe9a[4]_sload_eqn = NB1_dffe8a[4];
NB1_dffe9a[4] = DFFEA(NB1_dffe9a[4]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[5] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[5] at LC_X25_Y22_N8
--operation mode is normal

NB1_dffe8a[5]_sload_eqn = N6_safe_q[5];
NB1_dffe8a[5] = DFFEA(NB1_dffe8a[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--UB6L7Q is sld_hub:SLD_HUB_INST|sld_dffex:IRSR|Q[6]~reg0 at LC_X18_Y18_N7
--operation mode is normal

UB6L7Q = AMPP_FUNCTION(!A1L5, UB6L7Q, UB6L8Q, VB1_state[4], E1L4, !E1L61, E1_IRSR_ENA);


--Y1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[14] at LC_X27_Y22_N4
--operation mode is normal

Y1_dffs[14]_sload_eqn = Y1_dffs[15];
Y1_dffs[14] = DFFEA(Y1_dffs[14]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at LC_X14_Y25_N4
--operation mode is normal

Y2_dffs[4]_lut_out = Y2_dffs[5] & (N3_safe_q[3] # !A1L4) # !Y2_dffs[5] & N3_safe_q[3] & A1L4;
Y2_dffs[4] = DFFEA(Y2_dffs[4]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--F2L2 is sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|Mux_13_rtl_277_rtl_285_rtl_289~0 at LC_X17_Y18_N3
--operation mode is normal

F2L2 = AMPP_FUNCTION(N7_safe_q[2], N7_safe_q[1], N7_safe_q[0], N7_safe_q[3]);


--NB1_dffe10a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[4] at LC_X27_Y21_N3
--operation mode is normal

NB1_dffe10a[4]_sload_eqn = NB1_dffe6a[4];
NB1_dffe10a[4] = DFFEA(NB1_dffe10a[4]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[3] at LC_X23_Y25_N2
--operation mode is normal

NB1_dffe9a[3]_lut_out = NB1_dffe8a[3];
NB1_dffe9a[3] = DFFEA(NB1_dffe9a[3]_lut_out, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[4] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[4] at LC_X25_Y24_N2
--operation mode is normal

NB1_dffe8a[4]_lut_out = N6_safe_q[4];
NB1_dffe8a[4] = DFFEA(NB1_dffe8a[4]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--Y1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[15] at LC_X29_Y22_N5
--operation mode is normal

Y1_dffs[15]_sload_eqn = Y1_dffs[16];
Y1_dffs[15] = DFFEA(Y1_dffs[15]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at LC_X14_Y25_N9
--operation mode is normal

Y2_dffs[5]_lut_out = Y2_dffs[6] & (N3_safe_q[4] # !A1L4) # !Y2_dffs[6] & N3_safe_q[4] & A1L4;
Y2_dffs[5] = DFFEA(Y2_dffs[5]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--NB1_dffe10a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[3] at LC_X27_Y21_N2
--operation mode is normal

NB1_dffe10a[3]_sload_eqn = NB1_dffe6a[3];
NB1_dffe10a[3] = DFFEA(NB1_dffe10a[3]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[2] at LC_X25_Y21_N1
--operation mode is normal

NB1_dffe9a[2]_sload_eqn = NB1_dffe8a[2];
NB1_dffe9a[2] = DFFEA(NB1_dffe9a[2]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[3] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[3] at LC_X23_Y25_N6
--operation mode is normal

NB1_dffe8a[3]_lut_out = N6_safe_q[3];
NB1_dffe8a[3] = DFFEA(NB1_dffe8a[3]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--Y1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[16] at LC_X30_Y22_N8
--operation mode is normal

Y1_dffs[16]_sload_eqn = Y1_dffs[17];
Y1_dffs[16] = DFFEA(Y1_dffs[16]_sload_eqn, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , V1_trigger_setup_ena, , );


--Y2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at LC_X14_Y25_N2
--operation mode is normal

Y2_dffs[6]_lut_out = Y2_dffs[7] & (N3_safe_q[5] # !A1L4) # !Y2_dffs[7] & N3_safe_q[5] & A1L4;
Y2_dffs[6] = DFFEA(Y2_dffs[6]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--NB1_dffe10a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[2] at LC_X23_Y21_N9
--operation mode is normal

NB1_dffe10a[2]_lut_out = NB1_dffe6a[2];
NB1_dffe10a[2] = DFFEA(NB1_dffe10a[2]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[1] at LC_X24_Y21_N9
--operation mode is normal

NB1_dffe9a[1]_sload_eqn = NB1_dffe8a[1];
NB1_dffe9a[1] = DFFEA(NB1_dffe9a[1]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[2] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[2] at LC_X25_Y24_N8
--operation mode is normal

NB1_dffe8a[2]_sload_eqn = N6_safe_q[2];
NB1_dffe8a[2] = DFFEA(NB1_dffe8a[2]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--Y2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at LC_X14_Y25_N8
--operation mode is normal

Y2_dffs[7]_lut_out = N3_safe_q[6] & (Y2_dffs[8] # A1L4) # !N3_safe_q[6] & Y2_dffs[8] & !A1L4;
Y2_dffs[7] = DFFEA(Y2_dffs[7]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--NB1_dffe10a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[1] at LC_X27_Y21_N9
--operation mode is normal

NB1_dffe10a[1]_sload_eqn = NB1_dffe6a[1];
NB1_dffe10a[1] = DFFEA(NB1_dffe10a[1]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe9a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe9a[0] at LC_X25_Y21_N2
--operation mode is normal

NB1_dffe9a[0]_sload_eqn = NB1_dffe8a[0];
NB1_dffe9a[0] = DFFEA(NB1_dffe9a[0]_sload_eqn, GLOBAL(TB1__clk0), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[1] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[1] at LC_X25_Y22_N6
--operation mode is normal

NB1_dffe8a[1]_lut_out = N6_safe_q[1];
NB1_dffe8a[1] = DFFEA(NB1_dffe8a[1]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--Y2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at LC_X14_Y25_N6
--operation mode is normal

Y2_dffs[8]_lut_out = Y2_dffs[9] & (N3_safe_q[7] # !A1L4) # !Y2_dffs[9] & N3_safe_q[7] & A1L4;
Y2_dffs[8] = DFFEA(Y2_dffs[8]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--NB1_dffe10a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe10a[0] at LC_X21_Y21_N7
--operation mode is normal

NB1_dffe10a[0]_lut_out = NB1_dffe6a[0];
NB1_dffe10a[0] = DFFEA(NB1_dffe10a[0]_lut_out, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--NB1_dffe8a[0] is tx_reply:DUT|fibre_tx:fibre_tx_inst|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_m721:auto_generated|alt_sync_fifo_d3l:alt_sync_fifo1|dffe8a[0] at LC_X25_Y22_N2
--operation mode is normal

NB1_dffe8a[0]_sload_eqn = N6_safe_q[0];
NB1_dffe8a[0] = DFFEA(NB1_dffe8a[0]_sload_eqn, GLOBAL(clk_i), !GLOBAL(rst_i), , , , );


--Y2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at LC_X17_Y25_N8
--operation mode is normal

Y2_dffs[9]_lut_out = Y2_dffs[10] & (Z1_dffs[0] # !A1L4) # !Y2_dffs[10] & A1L4 & Z1_dffs[0];
Y2_dffs[9] = DFFEA(Y2_dffs[9]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Z1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[0] at LC_X17_Y25_N9
--operation mode is normal

Z1_dffs[0]_sload_eqn = N3_safe_q[0];
Z1_dffs[0] = DFFEA(Z1_dffs[0]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at LC_X17_Y25_N6
--operation mode is normal

Y2_dffs[10]_lut_out = Z1_dffs[1] & (Y2_dffs[11] # A1L4) # !Z1_dffs[1] & Y2_dffs[11] & !A1L4;
Y2_dffs[10] = DFFEA(Y2_dffs[10]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--H1L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~11 at LC_X18_Y21_N7
--operation mode is normal

H1L3 = AMPP_FUNCTION(S1L5Q, H1L2, Y1_dffs[5], T1_status_out[0]);


--Z1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[1] at LC_X17_Y25_N7
--operation mode is normal

Z1_dffs[1]_sload_eqn = N3_safe_q[1];
Z1_dffs[1] = DFFEA(Z1_dffs[1]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at LC_X17_Y25_N5
--operation mode is normal

Y2_dffs[11]_lut_out = Y2_dffs[12] & (Z1_dffs[2] # !A1L4) # !Y2_dffs[12] & A1L4 & Z1_dffs[2];
Y2_dffs[11] = DFFEA(Y2_dffs[11]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Z1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[2] at LC_X17_Y25_N2
--operation mode is normal

Z1_dffs[2]_lut_out = N3_safe_q[2];
Z1_dffs[2] = DFFEA(Z1_dffs[2]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at LC_X18_Y25_N2
--operation mode is normal

Y2_dffs[12]_lut_out = A1L4 & Z1_dffs[3] # !A1L4 & Y2_dffs[13];
Y2_dffs[12] = DFFEA(Y2_dffs[12]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Z1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[3] at LC_X18_Y25_N9
--operation mode is normal

Z1_dffs[3]_lut_out = N3_safe_q[3];
Z1_dffs[3] = DFFEA(Z1_dffs[3]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at LC_X18_Y25_N5
--operation mode is normal

Y2_dffs[13]_lut_out = A1L4 & Z1_dffs[4] # !A1L4 & Y2_dffs[14];
Y2_dffs[13] = DFFEA(Y2_dffs[13]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Z1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[4] at LC_X18_Y25_N4
--operation mode is normal

Z1_dffs[4]_lut_out = N3_safe_q[4];
Z1_dffs[4] = DFFEA(Z1_dffs[4]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at LC_X18_Y25_N1
--operation mode is normal

Y2_dffs[14]_lut_out = A1L4 & Z1_dffs[5] # !A1L4 & Y2_dffs[15];
Y2_dffs[14] = DFFEA(Y2_dffs[14]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Z1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[5] at LC_X18_Y25_N8
--operation mode is normal

Z1_dffs[5]_sload_eqn = N3_safe_q[5];
Z1_dffs[5] = DFFEA(Z1_dffs[5]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at LC_X18_Y25_N7
--operation mode is normal

Y2_dffs[15]_lut_out = A1L4 & Z1_dffs[6] # !A1L4 & Y2_dffs[16];
Y2_dffs[15] = DFFEA(Y2_dffs[15]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Z1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[6] at LC_X18_Y25_N0
--operation mode is normal

Z1_dffs[6]_lut_out = N3_safe_q[6];
Z1_dffs[6] = DFFEA(Z1_dffs[6]_lut_out, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at LC_X18_Y25_N3
--operation mode is normal

Y2_dffs[16]_lut_out = A1L4 & Z1_dffs[7] # !A1L4 & Y3_dffs[0];
Y2_dffs[16] = DFFEA(Y2_dffs[16]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Z1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[7] at LC_X18_Y25_N6
--operation mode is normal

Z1_dffs[7]_sload_eqn = N3_safe_q[7];
Z1_dffs[7] = DFFEA(Z1_dffs[7]_sload_eqn, GLOBAL(clk_i), !GLOBAL(B1_reset_all), , H1L3, , );


--Y3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at LC_X17_Y22_N8
--operation mode is normal

Y3_dffs[0]_lut_out = K1L2 & L1_q_b[0] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[1] # !K1_reduce_nor_9 & L1_q_b[0]);
Y3_dffs[0] = DFFEA(Y3_dffs[0]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at LC_X17_Y22_N7
--operation mode is normal

Y3_dffs[1]_lut_out = K1L2 & L1_q_b[1] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[2] # !K1_reduce_nor_9 & L1_q_b[1]);
Y3_dffs[1] = DFFEA(Y3_dffs[1]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--K1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|offload_shift_ena~4 at LC_X18_Y21_N0
--operation mode is normal

K1L2 = AMPP_FUNCTION(A1L4, E1L22, E1_jtag_debug_mode_usr1, B1_offload_instr_on);


--K1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_6~17 at LC_X14_Y24_N8
--operation mode is normal

K1L4 = AMPP_FUNCTION(N4_safe_q[3], N4_safe_q[6], N4_safe_q[5], N4_safe_q[4]);


--K1_reduce_nor_9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_9 at LC_X14_Y24_N9
--operation mode is normal

K1_reduce_nor_9 = AMPP_FUNCTION(N4_safe_q[2], N4_safe_q[0], N4_safe_q[1], K1L4);


--Y3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at LC_X17_Y22_N0
--operation mode is normal

Y3_dffs[2]_lut_out = K1L2 & L1_q_b[2] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[3] # !K1_reduce_nor_9 & L1_q_b[2]);
Y3_dffs[2] = DFFEA(Y3_dffs[2]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--G1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~2 at LC_X18_Y20_N2
--operation mode is normal

G1L4 = AMPP_FUNCTION(Y1_dffs[5], S1L1Q, G1L2);


--Y3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at LC_X17_Y22_N3
--operation mode is normal

Y3_dffs[3]_lut_out = K1L2 & L1_q_b[3] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[4] # !K1_reduce_nor_9 & L1_q_b[3]);
Y3_dffs[3] = DFFEA(Y3_dffs[3]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--K1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset at LC_X19_Y21_N4
--operation mode is normal

K1_acq_buf_read_reset = AMPP_FUNCTION(V1L1, B1_run_instr_on, B1_offload_instr_on, B1_reset_all);


--K1_reduce_nor_6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_6 at LC_X14_Y23_N8
--operation mode is normal

K1_reduce_nor_6 = AMPP_FUNCTION(N4_safe_q[2], N4_safe_q[1], K1L4, N4_safe_q[0]);


--Y3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at LC_X17_Y21_N4
--operation mode is normal

Y3_dffs[4]_lut_out = K1L2 & L1_q_b[4] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[5] # !K1_reduce_nor_9 & L1_q_b[4]);
Y3_dffs[4] = DFFEA(Y3_dffs[4]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at LC_X17_Y20_N5
--operation mode is normal

Y3_dffs[5]_lut_out = K1L2 & L1_q_b[5] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[6] # !K1_reduce_nor_9 & L1_q_b[5]);
Y3_dffs[5] = DFFEA(Y3_dffs[5]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at LC_X14_Y21_N5
--operation mode is normal

Y3_dffs[6]_lut_out = K1L2 & L1_q_b[6] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[7] # !K1_reduce_nor_9 & L1_q_b[6]);
Y3_dffs[6] = DFFEA(Y3_dffs[6]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at LC_X17_Y21_N8
--operation mode is normal

Y3_dffs[7]_lut_out = K1L2 & L1_q_b[7] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[8] # !K1_reduce_nor_9 & L1_q_b[7]);
Y3_dffs[7] = DFFEA(Y3_dffs[7]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at LC_X17_Y20_N6
--operation mode is normal

Y3_dffs[8]_lut_out = K1L2 & L1_q_b[8] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[9] # !K1_reduce_nor_9 & L1_q_b[8]);
Y3_dffs[8] = DFFEA(Y3_dffs[8]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at LC_X17_Y22_N5
--operation mode is normal

Y3_dffs[9]_lut_out = K1L2 & L1_q_b[9] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[10] # !K1_reduce_nor_9 & L1_q_b[9]);
Y3_dffs[9] = DFFEA(Y3_dffs[9]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at LC_X17_Y22_N2
--operation mode is normal

Y3_dffs[10]_lut_out = K1L2 & L1_q_b[10] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[11] # !K1_reduce_nor_9 & L1_q_b[10]);
Y3_dffs[10] = DFFEA(Y3_dffs[10]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at LC_X17_Y22_N1
--operation mode is normal

Y3_dffs[11]_lut_out = K1L2 & L1_q_b[11] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[12] # !K1_reduce_nor_9 & L1_q_b[11]);
Y3_dffs[11] = DFFEA(Y3_dffs[11]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at LC_X17_Y21_N3
--operation mode is normal

Y3_dffs[12]_lut_out = K1L2 & L1_q_b[12] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[13] # !K1_reduce_nor_9 & L1_q_b[12]);
Y3_dffs[12] = DFFEA(Y3_dffs[12]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at LC_X18_Y20_N5
--operation mode is normal

Y3_dffs[13]_lut_out = K1L2 & L1_q_b[13] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[14] # !K1_reduce_nor_9 & L1_q_b[13]);
Y3_dffs[13] = DFFEA(Y3_dffs[13]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at LC_X17_Y21_N7
--operation mode is normal

Y3_dffs[14]_lut_out = K1L2 & L1_q_b[14] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[15] # !K1_reduce_nor_9 & L1_q_b[14]);
Y3_dffs[14] = DFFEA(Y3_dffs[14]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at LC_X17_Y21_N1
--operation mode is normal

Y3_dffs[15]_lut_out = K1L2 & L1_q_b[15] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[16] # !K1_reduce_nor_9 & L1_q_b[15]);
Y3_dffs[15] = DFFEA(Y3_dffs[15]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at LC_X14_Y20_N6
--operation mode is normal

Y3_dffs[16]_lut_out = K1_reduce_nor_9 & (K1L2 & L1_q_b[16] # !K1L2 & Y3_dffs[17]) # !K1_reduce_nor_9 & L1_q_b[16];
Y3_dffs[16] = DFFEA(Y3_dffs[16]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at LC_X14_Y20_N2
--operation mode is normal

Y3_dffs[17]_lut_out = K1L2 & L1_q_b[17] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[18] # !K1_reduce_nor_9 & L1_q_b[17]);
Y3_dffs[17] = DFFEA(Y3_dffs[17]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at LC_X17_Y21_N5
--operation mode is normal

Y3_dffs[18]_lut_out = K1L2 & L1_q_b[18] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[19] # !K1_reduce_nor_9 & L1_q_b[18]);
Y3_dffs[18] = DFFEA(Y3_dffs[18]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at LC_X18_Y20_N3
--operation mode is normal

Y3_dffs[19]_lut_out = K1L2 & L1_q_b[19] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[20] # !K1_reduce_nor_9 & L1_q_b[19]);
Y3_dffs[19] = DFFEA(Y3_dffs[19]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at LC_X17_Y21_N6
--operation mode is normal

Y3_dffs[20]_lut_out = K1L2 & L1_q_b[20] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[21] # !K1_reduce_nor_9 & L1_q_b[20]);
Y3_dffs[20] = DFFEA(Y3_dffs[20]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at LC_X14_Y21_N4
--operation mode is normal

Y3_dffs[21]_lut_out = K1L2 & L1_q_b[21] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[22] # !K1_reduce_nor_9 & L1_q_b[21]);
Y3_dffs[21] = DFFEA(Y3_dffs[21]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at LC_X17_Y21_N0
--operation mode is normal

Y3_dffs[22]_lut_out = K1L2 & L1_q_b[22] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[23] # !K1_reduce_nor_9 & L1_q_b[22]);
Y3_dffs[22] = DFFEA(Y3_dffs[22]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at LC_X14_Y20_N8
--operation mode is normal

Y3_dffs[23]_lut_out = K1L2 & L1_q_b[23] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[24] # !K1_reduce_nor_9 & L1_q_b[23]);
Y3_dffs[23] = DFFEA(Y3_dffs[23]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at LC_X14_Y20_N5
--operation mode is normal

Y3_dffs[24]_lut_out = K1L2 & L1_q_b[24] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[25] # !K1_reduce_nor_9 & L1_q_b[24]);
Y3_dffs[24] = DFFEA(Y3_dffs[24]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at LC_X14_Y21_N2
--operation mode is normal

Y3_dffs[25]_lut_out = K1L2 & L1_q_b[25] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[26] # !K1_reduce_nor_9 & L1_q_b[25]);
Y3_dffs[25] = DFFEA(Y3_dffs[25]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at LC_X17_Y20_N8
--operation mode is normal

Y3_dffs[26]_lut_out = K1L2 & L1_q_b[26] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[27] # !K1_reduce_nor_9 & L1_q_b[26]);
Y3_dffs[26] = DFFEA(Y3_dffs[26]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at LC_X18_Y23_N6
--operation mode is normal

Y3_dffs[27]_lut_out = K1L2 & L1_q_b[27] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[28] # !K1_reduce_nor_9 & L1_q_b[27]);
Y3_dffs[27] = DFFEA(Y3_dffs[27]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at LC_X14_Y22_N7
--operation mode is normal

Y3_dffs[28]_lut_out = K1L2 & L1_q_b[28] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[29] # !K1_reduce_nor_9 & L1_q_b[28]);
Y3_dffs[28] = DFFEA(Y3_dffs[28]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at LC_X14_Y23_N9
--operation mode is normal

Y3_dffs[29]_lut_out = K1L2 & L1_q_b[29] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[30] # !K1_reduce_nor_9 & L1_q_b[29]);
Y3_dffs[29] = DFFEA(Y3_dffs[29]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at LC_X14_Y22_N4
--operation mode is normal

Y3_dffs[30]_lut_out = K1L2 & L1_q_b[30] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[31] # !K1_reduce_nor_9 & L1_q_b[30]);
Y3_dffs[30] = DFFEA(Y3_dffs[30]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at LC_X14_Y22_N6
--operation mode is normal

Y3_dffs[31]_lut_out = K1L2 & L1_q_b[31] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[32] # !K1_reduce_nor_9 & L1_q_b[31]);
Y3_dffs[31] = DFFEA(Y3_dffs[31]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at LC_X17_Y20_N4
--operation mode is normal

Y3_dffs[32]_lut_out = K1L2 & L1_q_b[32] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[33] # !K1_reduce_nor_9 & L1_q_b[32]);
Y3_dffs[32] = DFFEA(Y3_dffs[32]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at LC_X17_Y24_N4
--operation mode is normal

Y3_dffs[33]_lut_out = K1L2 & L1_q_b[33] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[34] # !K1_reduce_nor_9 & L1_q_b[33]);
Y3_dffs[33] = DFFEA(Y3_dffs[33]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at LC_X17_Y24_N9
--operation mode is normal

Y3_dffs[34]_lut_out = K1L2 & L1_q_b[34] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[35] # !K1_reduce_nor_9 & L1_q_b[34]);
Y3_dffs[34] = DFFEA(Y3_dffs[34]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at LC_X18_Y20_N0
--operation mode is normal

Y3_dffs[35]_lut_out = K1L2 & L1_q_b[35] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[36] # !K1_reduce_nor_9 & L1_q_b[35]);
Y3_dffs[35] = DFFEA(Y3_dffs[35]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at LC_X17_Y23_N3
--operation mode is normal

Y3_dffs[36]_lut_out = K1L2 & L1_q_b[36] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[37] # !K1_reduce_nor_9 & L1_q_b[36]);
Y3_dffs[36] = DFFEA(Y3_dffs[36]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at LC_X17_Y23_N1
--operation mode is normal

Y3_dffs[37]_lut_out = K1L2 & L1_q_b[37] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[38] # !K1_reduce_nor_9 & L1_q_b[37]);
Y3_dffs[37] = DFFEA(Y3_dffs[37]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at LC_X17_Y20_N7
--operation mode is normal

Y3_dffs[38]_lut_out = K1L2 & L1_q_b[38] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[39] # !K1_reduce_nor_9 & L1_q_b[38]);
Y3_dffs[38] = DFFEA(Y3_dffs[38]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at LC_X17_Y23_N2
--operation mode is normal

Y3_dffs[39]_lut_out = K1L2 & L1_q_b[39] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[40] # !K1_reduce_nor_9 & L1_q_b[39]);
Y3_dffs[39] = DFFEA(Y3_dffs[39]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at LC_X17_Y23_N6
--operation mode is normal

Y3_dffs[40]_lut_out = K1L2 & L1_q_b[40] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[41] # !K1_reduce_nor_9 & L1_q_b[40]);
Y3_dffs[40] = DFFEA(Y3_dffs[40]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at LC_X17_Y22_N6
--operation mode is normal

Y3_dffs[41]_lut_out = K1L2 & L1_q_b[41] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[42] # !K1_reduce_nor_9 & L1_q_b[41]);
Y3_dffs[41] = DFFEA(Y3_dffs[41]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at LC_X17_Y22_N9
--operation mode is normal

Y3_dffs[42]_lut_out = K1L2 & L1_q_b[42] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[43] # !K1_reduce_nor_9 & L1_q_b[42]);
Y3_dffs[42] = DFFEA(Y3_dffs[42]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at LC_X17_Y22_N4
--operation mode is normal

Y3_dffs[43]_lut_out = K1L2 & L1_q_b[43] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[44] # !K1_reduce_nor_9 & L1_q_b[43]);
Y3_dffs[43] = DFFEA(Y3_dffs[43]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at LC_X17_Y23_N8
--operation mode is normal

Y3_dffs[44]_lut_out = K1L2 & L1_q_b[44] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[45] # !K1_reduce_nor_9 & L1_q_b[44]);
Y3_dffs[44] = DFFEA(Y3_dffs[44]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at LC_X17_Y23_N9
--operation mode is normal

Y3_dffs[45]_lut_out = K1L2 & L1_q_b[45] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[46] # !K1_reduce_nor_9 & L1_q_b[45]);
Y3_dffs[45] = DFFEA(Y3_dffs[45]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at LC_X17_Y20_N1
--operation mode is normal

Y3_dffs[46]_lut_out = K1L2 & L1_q_b[46] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[47] # !K1_reduce_nor_9 & L1_q_b[46]);
Y3_dffs[46] = DFFEA(Y3_dffs[46]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at LC_X17_Y23_N7
--operation mode is normal

Y3_dffs[47]_lut_out = K1L2 & L1_q_b[47] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[48] # !K1_reduce_nor_9 & L1_q_b[47]);
Y3_dffs[47] = DFFEA(Y3_dffs[47]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at LC_X17_Y23_N0
--operation mode is normal

Y3_dffs[48]_lut_out = K1L2 & L1_q_b[48] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[49] # !K1_reduce_nor_9 & L1_q_b[48]);
Y3_dffs[48] = DFFEA(Y3_dffs[48]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at LC_X17_Y20_N9
--operation mode is normal

Y3_dffs[49]_lut_out = K1L2 & L1_q_b[49] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[50] # !K1_reduce_nor_9 & L1_q_b[49]);
Y3_dffs[49] = DFFEA(Y3_dffs[49]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at LC_X17_Y23_N4
--operation mode is normal

Y3_dffs[50]_lut_out = K1L2 & L1_q_b[50] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[51] # !K1_reduce_nor_9 & L1_q_b[50]);
Y3_dffs[50] = DFFEA(Y3_dffs[50]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at LC_X17_Y23_N5
--operation mode is normal

Y3_dffs[51]_lut_out = K1L2 & L1_q_b[51] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[52] # !K1_reduce_nor_9 & L1_q_b[51]);
Y3_dffs[51] = DFFEA(Y3_dffs[51]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at LC_X17_Y20_N3
--operation mode is normal

Y3_dffs[52]_lut_out = K1L2 & L1_q_b[52] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[53] # !K1_reduce_nor_9 & L1_q_b[52]);
Y3_dffs[52] = DFFEA(Y3_dffs[52]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at LC_X18_Y23_N9
--operation mode is normal

Y3_dffs[53]_lut_out = K1L2 & L1_q_b[53] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[54] # !K1_reduce_nor_9 & L1_q_b[53]);
Y3_dffs[53] = DFFEA(Y3_dffs[53]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at LC_X18_Y23_N1
--operation mode is normal

Y3_dffs[54]_lut_out = K1L2 & L1_q_b[54] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[55] # !K1_reduce_nor_9 & L1_q_b[54]);
Y3_dffs[54] = DFFEA(Y3_dffs[54]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at LC_X17_Y24_N8
--operation mode is normal

Y3_dffs[55]_lut_out = K1L2 & L1_q_b[55] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[56] # !K1_reduce_nor_9 & L1_q_b[55]);
Y3_dffs[55] = DFFEA(Y3_dffs[55]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at LC_X17_Y24_N1
--operation mode is normal

Y3_dffs[56]_lut_out = K1L2 & L1_q_b[56] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[57] # !K1_reduce_nor_9 & L1_q_b[56]);
Y3_dffs[56] = DFFEA(Y3_dffs[56]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at LC_X14_Y22_N2
--operation mode is normal

Y3_dffs[57]_lut_out = K1L2 & L1_q_b[57] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[58] # !K1_reduce_nor_9 & L1_q_b[57]);
Y3_dffs[57] = DFFEA(Y3_dffs[57]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at LC_X14_Y20_N4
--operation mode is normal

Y3_dffs[58]_lut_out = K1L2 & L1_q_b[58] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[59] # !K1_reduce_nor_9 & L1_q_b[58]);
Y3_dffs[58] = DFFEA(Y3_dffs[58]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at LC_X14_Y22_N8
--operation mode is normal

Y3_dffs[59]_lut_out = K1L2 & L1_q_b[59] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[60] # !K1_reduce_nor_9 & L1_q_b[59]);
Y3_dffs[59] = DFFEA(Y3_dffs[59]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at LC_X18_Y22_N9
--operation mode is normal

Y3_dffs[60]_lut_out = K1L2 & L1_q_b[60] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[61] # !K1_reduce_nor_9 & L1_q_b[60]);
Y3_dffs[60] = DFFEA(Y3_dffs[60]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at LC_X17_Y24_N6
--operation mode is normal

Y3_dffs[61]_lut_out = K1L2 & L1_q_b[61] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[62] # !K1_reduce_nor_9 & L1_q_b[61]);
Y3_dffs[61] = DFFEA(Y3_dffs[61]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at LC_X17_Y24_N5
--operation mode is normal

Y3_dffs[62]_lut_out = K1L2 & L1_q_b[62] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[63] # !K1_reduce_nor_9 & L1_q_b[62]);
Y3_dffs[62] = DFFEA(Y3_dffs[62]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at LC_X17_Y20_N2
--operation mode is normal

Y3_dffs[63]_lut_out = K1L2 & L1_q_b[63] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[64] # !K1_reduce_nor_9 & L1_q_b[63]);
Y3_dffs[63] = DFFEA(Y3_dffs[63]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at LC_X17_Y21_N9
--operation mode is normal

Y3_dffs[64]_lut_out = K1L2 & L1_q_b[64] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[65] # !K1_reduce_nor_9 & L1_q_b[64]);
Y3_dffs[64] = DFFEA(Y3_dffs[64]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at LC_X17_Y21_N2
--operation mode is normal

Y3_dffs[65]_lut_out = K1L2 & L1_q_b[65] # !K1L2 & (K1_reduce_nor_9 & Y3_dffs[66] # !K1_reduce_nor_9 & L1_q_b[65]);
Y3_dffs[65] = DFFEA(Y3_dffs[65]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--Y3_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at LC_X17_Y20_N0
--operation mode is normal

Y3_dffs[66]_lut_out = L1_q_b[66] # !K1L2 & K1_reduce_nor_9;
Y3_dffs[66] = DFFEA(Y3_dffs[66]_lut_out, !GLOBAL(A1L2), !GLOBAL(B1_reset_all), , , , );


--~GND is ~GND at LC_X13_Y24_N3
--operation mode is normal

~GND = GND;


--read1_i is read1_i at Pin_M9
--operation mode is input

read1_i = INPUT();


--read2_i is read2_i at Pin_M6
--operation mode is input

read2_i = INPUT();


--clk_i is clk_i at Pin_K17
--operation mode is input

clk_i = INPUT();






--rst_i is rst_i at Pin_L4
--operation mode is input

rst_i = INPUT();


--stim2_i is stim2_i at Pin_AD23
--operation mode is input

stim2_i = INPUT();


--stim1_i is stim1_i at Pin_AH23
--operation mode is input

stim1_i = INPUT();


--fibre_clkw_o is fibre_clkw_o at Pin_E15
--operation mode is output

fibre_clkw_o = OUTPUT(TB1__extclk0);


--tx_data_o[7] is tx_data_o[7] at Pin_AF21
--operation mode is output

tx_data_o[7] = OUTPUT(SB1_q_b[7]);


--tx_data_o[6] is tx_data_o[6] at Pin_AE20
--operation mode is output

tx_data_o[6] = OUTPUT(SB1_q_b[6]);


--tx_data_o[5] is tx_data_o[5] at Pin_AF20
--operation mode is output

tx_data_o[5] = OUTPUT(SB1_q_b[5]);


--tx_data_o[4] is tx_data_o[4] at Pin_AH21
--operation mode is output

tx_data_o[4] = OUTPUT(SB1_q_b[4]);


--tx_data_o[3] is tx_data_o[3] at Pin_AH20
--operation mode is output

tx_data_o[3] = OUTPUT(SB1_q_b[3]);


--tx_data_o[2] is tx_data_o[2] at Pin_AF18
--operation mode is output

tx_data_o[2] = OUTPUT(SB1_q_b[2]);


--tx_data_o[1] is tx_data_o[1] at Pin_AE19
--operation mode is output

tx_data_o[1] = OUTPUT(SB1_q_b[1]);


--tx_data_o[0] is tx_data_o[0] at Pin_AD19
--operation mode is output

tx_data_o[0] = OUTPUT(SB1_q_b[0]);


--tsc_nTd_o is tsc_nTd_o at Pin_M4
--operation mode is output

tsc_nTd_o = OUTPUT(GND);


--nFena_o is nFena_o at Pin_N7
--operation mode is output

nFena_o = OUTPUT(HB1L1Q);



--X34L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|holdff~0 at LC_X17_Y25_N4
--operation mode is normal

X34L2 = AMPP_FUNCTION(X34_holdff);




