<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVMachineFunctionInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVMachineFunctionInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVMachineFunctionInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=- RISCVMachineFunctionInfo.cpp - RISCV machine function info ---*- C++ -*-=//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file declares RISCV-specific per-machine-function information.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a44bbe72fbfe00606861407cda1a2da40">   17</a></span>&#160;<a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#ab91c76cbeb0be118a77737977319be42">yaml::RISCVMachineFunctionInfo::RISCVMachineFunctionInfo</a>(</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html">llvm::RISCVMachineFunctionInfo</a> &amp;MFI)</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    : VarArgsFrameIndex(MFI.getVarArgsFrameIndex()),</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;      VarArgsSaveSize(MFI.getVarArgsSaveSize()) {}</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVMachineFunctionInfo.html#a5333cd91323733cf9779db5d7191902e">   22</a></span>&#160;<a class="code" href="structllvm_1_1MachineFunctionInfo.html">MachineFunctionInfo</a> *<a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html#a5333cd91323733cf9779db5d7191902e">RISCVMachineFunctionInfo::clone</a>(</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    <a class="code" href="classllvm_1_1BumpPtrAllocatorImpl.html">BumpPtrAllocator</a> &amp;<a class="code" href="RegAllocBasic_8cpp.html#ad5d00e1d77644d95847b9bf8da12b759">Allocator</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;DestMF,</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineBasicBlock *, MachineBasicBlock *&gt;</a> &amp;Src2DstMBB)<span class="keyword"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">    const </span>{</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keywordflow">return</span> DestMF.<a class="code" href="classllvm_1_1MachineFunction.html#a8033a325e3f12d6268ad5ae6aa093447">cloneInfo</a>&lt;<a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;(*this);</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;}</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a31357b9806d2616a707d7be790dad731">   29</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a31357b9806d2616a707d7be790dad731">yaml::RISCVMachineFunctionInfo::mappingImpl</a>(yaml::IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>) {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1MappingTraits.html">MappingTraits&lt;RISCVMachineFunctionInfo&gt;::mapping</a>(<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>, *<span class="keyword">this</span>);</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;}</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVMachineFunctionInfo.html#a27f65760efa3a55d03ca52430b37c870">   33</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html#a27f65760efa3a55d03ca52430b37c870">RISCVMachineFunctionInfo::initializeBaseYamlFields</a>(</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">yaml::RISCVMachineFunctionInfo</a> &amp;YamlMFI) {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a1d4248561c3564de11d53230dfd6d64c">VarArgsFrameIndex</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a1d4248561c3564de11d53230dfd6d64c">VarArgsFrameIndex</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a0f8692d84b4854dc2ad732823aeb1a47">VarArgsSaveSize</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a0f8692d84b4854dc2ad732823aeb1a47">VarArgsSaveSize</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;}</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVMachineFunctionInfo.html#ada92fd24ba74ff9a4acafbaf2d957b59">   39</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html#ada92fd24ba74ff9a4acafbaf2d957b59">RISCVMachineFunctionInfo::addSExt32Register</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  SExt32Registers.push_back(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVMachineFunctionInfo.html#a48a3f03134016b655e512bf375196c06">   43</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html#a48a3f03134016b655e512bf375196c06">RISCVMachineFunctionInfo::isSExt32Register</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(SExt32Registers, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html_a5333cd91323733cf9779db5d7191902e"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html#a5333cd91323733cf9779db5d7191902e">llvm::RISCVMachineFunctionInfo::clone</a></div><div class="ttdeci">MachineFunctionInfo * clone(BumpPtrAllocator &amp;Allocator, MachineFunction &amp;DestMF, const DenseMap&lt; MachineBasicBlock *, MachineBasicBlock * &gt; &amp;Src2DstMBB) const override</div><div class="ttdoc">Make a functionally equivalent copy of this MachineFunctionInfo in MF.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8cpp_source.html#l00022">RISCVMachineFunctionInfo.cpp:22</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aELFYAML_8cpp_html_a6758b75613367d766fc135ce2085a4eb"><div class="ttname"><a href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a></div><div class="ttdeci">IO &amp; YamlIO</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l01259">ELFYAML.cpp:1259</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1MappingTraits_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits.html">llvm::yaml::MappingTraits</a></div><div class="ttdef"><b>Definition:</b> <a href="ModuleSummaryIndex_8h_source.html#l00053">ModuleSummaryIndex.h:53</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1RISCVMachineFunctionInfo_html_a1d4248561c3564de11d53230dfd6d64c"><div class="ttname"><a href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a1d4248561c3564de11d53230dfd6d64c">llvm::yaml::RISCVMachineFunctionInfo::VarArgsFrameIndex</a></div><div class="ttdeci">int VarArgsFrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00027">RISCVMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1RISCVMachineFunctionInfo_html_ab91c76cbeb0be118a77737977319be42"><div class="ttname"><a href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#ab91c76cbeb0be118a77737977319be42">llvm::yaml::RISCVMachineFunctionInfo::RISCVMachineFunctionInfo</a></div><div class="ttdeci">RISCVMachineFunctionInfo()=default</div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1RISCVMachineFunctionInfo_html_a0f8692d84b4854dc2ad732823aeb1a47"><div class="ttname"><a href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a0f8692d84b4854dc2ad732823aeb1a47">llvm::yaml::RISCVMachineFunctionInfo::VarArgsSaveSize</a></div><div class="ttdeci">int VarArgsSaveSize</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00028">RISCVMachineFunctionInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1BumpPtrAllocatorImpl_html"><div class="ttname"><a href="classllvm_1_1BumpPtrAllocatorImpl.html">llvm::BumpPtrAllocatorImpl</a></div><div class="ttdoc">Allocate memory in an ever growing pool, as if by bump-pointer.</div><div class="ttdef"><b>Definition:</b> <a href="Allocator_8h_source.html#l00063">Allocator.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00714">DenseMap.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html">llvm::RISCVMachineFunctionInfo</a></div><div class="ttdoc">RISCVMachineFunctionInfo - This class is derived from MachineFunctionInfo and contains private RISCV-...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00047">RISCVMachineFunctionInfo.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01869">STLExtras.h:1869</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a8033a325e3f12d6268ad5ae6aa093447"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a8033a325e3f12d6268ad5ae6aa093447">llvm::MachineFunction::cloneInfo</a></div><div class="ttdeci">Ty * cloneInfo(const Ty &amp;Old)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00779">MachineFunction.h:779</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">llvm::yaml::RISCVMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00026">RISCVMachineFunctionInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html_a48a3f03134016b655e512bf375196c06"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html#a48a3f03134016b655e512bf375196c06">llvm::RISCVMachineFunctionInfo::isSExt32Register</a></div><div class="ttdeci">bool isSExt32Register(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8cpp_source.html#l00043">RISCVMachineFunctionInfo.cpp:43</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1RISCVMachineFunctionInfo_html_a31357b9806d2616a707d7be790dad731"><div class="ttname"><a href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html#a31357b9806d2616a707d7be790dad731">llvm::yaml::RISCVMachineFunctionInfo::mappingImpl</a></div><div class="ttdeci">void mappingImpl(yaml::IO &amp;YamlIO) override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8cpp_source.html#l00029">RISCVMachineFunctionInfo.cpp:29</a></div></div>
<div class="ttc" id="aRegAllocBasic_8cpp_html_ad5d00e1d77644d95847b9bf8da12b759"><div class="ttname"><a href="RegAllocBasic_8cpp.html#ad5d00e1d77644d95847b9bf8da12b759">Allocator</a></div><div class="ttdeci">Basic Register Allocator</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBasic_8cpp_source.html#l00143">RegAllocBasic.cpp:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html_a27f65760efa3a55d03ca52430b37c870"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html#a27f65760efa3a55d03ca52430b37c870">llvm::RISCVMachineFunctionInfo::initializeBaseYamlFields</a></div><div class="ttdeci">void initializeBaseYamlFields(const yaml::RISCVMachineFunctionInfo &amp;YamlMFI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8cpp_source.html#l00033">RISCVMachineFunctionInfo.cpp:33</a></div></div>
<div class="ttc" id="aRISCVMachineFunctionInfo_8h_html"><div class="ttname"><a href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html_ada92fd24ba74ff9a4acafbaf2d957b59"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html#ada92fd24ba74ff9a4acafbaf2d957b59">llvm::RISCVMachineFunctionInfo::addSExt32Register</a></div><div class="ttdeci">void addSExt32Register(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8cpp_source.html#l00039">RISCVMachineFunctionInfo.cpp:39</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1MachineFunctionInfo.html">llvm::MachineFunctionInfo</a></div><div class="ttdoc">MachineFunctionInfo - This class can be derived from and used by targets to hold private target-speci...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00095">MachineFunction.h:95</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:47 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
