
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.30

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency counter[0]$_DFFE_PP0P_/CLK ^
  -0.24 target latency counter[2]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[4]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.54    0.74 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.74 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.07    0.17    0.91 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.07    0.00    0.91 v _082_/A (sky130_fd_sc_hd__clkinv_4)
    10    0.05    0.10    0.11    1.02 ^ _082_/Y (sky130_fd_sc_hd__clkinv_4)
                                         _000_ (net)
                  0.10    0.00    1.02 ^ counter[4]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.02   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter[4]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.34    0.57   library removal time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: signal_prev$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 v input2/A (sky130_fd_sc_hd__buf_2)
     8    0.03    0.08    0.15    0.35 v input2/X (sky130_fd_sc_hd__buf_2)
                                         net2 (net)
                  0.08    0.00    0.36 v signal_prev$_DFF_PP0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ signal_prev$_DFF_PP0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.23   clock reconvergence pessimism
                         -0.06    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[4]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.54    0.74 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.74 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.07    0.17    0.91 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.07    0.00    0.91 v _082_/A (sky130_fd_sc_hd__clkinv_4)
    10    0.05    0.10    0.11    1.02 ^ _082_/Y (sky130_fd_sc_hd__clkinv_4)
                                         _000_ (net)
                  0.10    0.00    1.02 ^ counter[4]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter[4]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.20    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  4.42   slack (MET)


Startpoint: counter[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ counter[0]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.12    0.44    0.67 v counter[0]$_DFFE_PP0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         counter[0] (net)
                  0.12    0.00    0.67 v _154_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.25    0.92 v _154_/COUT (sky130_fd_sc_hd__ha_1)
                                         _080_ (net)
                  0.07    0.00    0.92 v _091_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.18    1.10 v _091_/X (sky130_fd_sc_hd__and3_1)
                                         _023_ (net)
                  0.04    0.00    1.10 v _092_/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.07    0.14    1.24 v _092_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _024_ (net)
                  0.07    0.00    1.24 v _120_/A1 (sky130_fd_sc_hd__a2111o_1)
     1    0.01    0.07    0.38    1.62 v _120_/X (sky130_fd_sc_hd__a2111o_1)
                                         _047_ (net)
                  0.07    0.00    1.62 v _121_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.13    0.15    1.76 ^ _121_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _048_ (net)
                  0.13    0.00    1.76 ^ _122_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.05    1.82 v _122_/Y (sky130_fd_sc_hd__nor2_1)
                                         _006_ (net)
                  0.07    0.00    1.82 v counter[5]$_DFFE_PP0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.82   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter[5]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.12    5.11   library setup time
                                  5.11   data required time
-----------------------------------------------------------------------------
                                  5.11   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  3.30   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[4]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.54    0.74 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net12 (net)
                  0.06    0.00    0.74 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.07    0.17    0.91 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.07    0.00    0.91 v _082_/A (sky130_fd_sc_hd__clkinv_4)
    10    0.05    0.10    0.11    1.02 ^ _082_/Y (sky130_fd_sc_hd__clkinv_4)
                                         _000_ (net)
                  0.10    0.00    1.02 ^ counter[4]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter[4]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.20    5.44   library recovery time
                                  5.44   data required time
-----------------------------------------------------------------------------
                                  5.44   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  4.42   slack (MET)


Startpoint: counter[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ counter[0]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.12    0.44    0.67 v counter[0]$_DFFE_PP0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         counter[0] (net)
                  0.12    0.00    0.67 v _154_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.25    0.92 v _154_/COUT (sky130_fd_sc_hd__ha_1)
                                         _080_ (net)
                  0.07    0.00    0.92 v _091_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.18    1.10 v _091_/X (sky130_fd_sc_hd__and3_1)
                                         _023_ (net)
                  0.04    0.00    1.10 v _092_/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.07    0.14    1.24 v _092_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _024_ (net)
                  0.07    0.00    1.24 v _120_/A1 (sky130_fd_sc_hd__a2111o_1)
     1    0.01    0.07    0.38    1.62 v _120_/X (sky130_fd_sc_hd__a2111o_1)
                                         _047_ (net)
                  0.07    0.00    1.62 v _121_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.13    0.15    1.76 ^ _121_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _048_ (net)
                  0.13    0.00    1.76 ^ _122_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.05    1.82 v _122_/Y (sky130_fd_sc_hd__nor2_1)
                                         _006_ (net)
                  0.07    0.00    1.82 v counter[5]$_DFFE_PP0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.82   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     6    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter[5]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.12    5.11   library setup time
                                  5.11   data required time
-----------------------------------------------------------------------------
                                  5.11   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  3.30   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1668384075164795

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4806289672851562

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7881

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.02956271357834339

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8725

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ counter[0]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.44    0.67 v counter[0]$_DFFE_PP0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.25    0.92 v _154_/COUT (sky130_fd_sc_hd__ha_1)
   0.18    1.10 v _091_/X (sky130_fd_sc_hd__and3_1)
   0.14    1.24 v _092_/X (sky130_fd_sc_hd__clkbuf_2)
   0.38    1.62 v _120_/X (sky130_fd_sc_hd__a2111o_1)
   0.15    1.76 ^ _121_/Y (sky130_fd_sc_hd__xnor2_1)
   0.05    1.82 v _122_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    1.82 v counter[5]$_DFFE_PP0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.82   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.24 ^ counter[5]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.12    5.11   library setup time
           5.11   data required time
---------------------------------------------------------
           5.11   data required time
          -1.82   data arrival time
---------------------------------------------------------
           3.30   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: pulse_detected$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ pulse_detected$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.59 ^ pulse_detected$_DFFE_PP0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.06    0.65 v _144_/Y (sky130_fd_sc_hd__nand2_1)
   0.07    0.72 ^ _145_/Y (sky130_fd_sc_hd__o211ai_1)
   0.00    0.72 ^ pulse_detected$_DFFE_PP0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.72   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ pulse_detected$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.23   clock reconvergence pessimism
  -0.04    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2357

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2357

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.8153

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.2982

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
181.688977

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.37e-05   3.34e-06   1.34e-10   8.70e-05  43.8%
Combinational          1.07e-05   1.32e-05   2.14e-10   2.38e-05  12.0%
Clock                  5.58e-05   3.18e-05   2.28e-11   8.77e-05  44.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.50e-04   4.84e-05   3.71e-10   1.99e-04 100.0%
                          75.6%      24.4%       0.0%
