\subsection{pll\+\_\+reconfig\+\_\+status Entity Reference}
\label{classpll__reconfig__status}\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}


Collaboration diagram for pll\+\_\+reconfig\+\_\+status\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{d8/de6/classpll__reconfig__status__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf scandone}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exclude\+\_\+ps\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ps\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcfig\+\_\+complete}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!clk@{clk}}
\index{clk@{clk}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 18} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!exclude\+\_\+ps\+\_\+status@{exclude\+\_\+ps\+\_\+status}}
\index{exclude\+\_\+ps\+\_\+status@{exclude\+\_\+ps\+\_\+status}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{exclude\+\_\+ps\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exclude\+\_\+ps\+\_\+status} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_a38d7317bf0ee95ede14fad63b1c67e37}


Definition at line {\bf 22} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!ieee@{ieee}}
\index{ieee@{ieee}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll__reconfig__status_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__reconfig__status_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!ps\+\_\+en@{ps\+\_\+en}}
\index{ps\+\_\+en@{ps\+\_\+en}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{ps\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_aeb651745c857c378319a569e1aa0ffb1}


Definition at line {\bf 23} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!ps\+\_\+status@{ps\+\_\+status}}
\index{ps\+\_\+status@{ps\+\_\+status}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{ps\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ps\+\_\+status} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_a43fec16cc52165e73a54ccd8ad738908}


Definition at line {\bf 24} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!rcfig\+\_\+complete@{rcfig\+\_\+complete}}
\index{rcfig\+\_\+complete@{rcfig\+\_\+complete}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{rcfig\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcfig\+\_\+complete} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_a865e1006f2769bc2b467035daf4da3a9}


Definition at line {\bf 28} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!reconfig\+\_\+en@{reconfig\+\_\+en}}
\index{reconfig\+\_\+en@{reconfig\+\_\+en}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{reconfig\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_a7836a697f49ae085de1f3dbc7946c7a5}


Definition at line {\bf 20} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 19} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!scandone@{scandone}}
\index{scandone@{scandone}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{scandone}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scandone} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__status_a26756c194cc4ee3318772f2c160940a4}


Definition at line {\bf 21} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pll\+\_\+reconfig\+\_\+status@{pll\+\_\+reconfig\+\_\+status}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__reconfig__status_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf pll\+\_\+reconfig\+\_\+status.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/pll\+\_\+reconfig\+\_\+ctrl/{\bf pll\+\_\+reconfig\+\_\+status.\+vhd}\end{DoxyCompactItemize}
