WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u1/Mcompar_clock_out_cmp_lt0000_cy<10> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
