

================================================================
== Vivado HLS Report for 'fft_stage_1236'
================================================================
* Date:           Sat Aug  1 16:08:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  529|  529|  529|  529|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- dft_loop  |  527|  527|        17|          1|          1|   512|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     43|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     18|    1516|   2982|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     827|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     18|    2343|   3274|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      8|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3cud_U6   |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3cud_U9   |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3cud_U10  |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fmul_32ns_3dEe_U11  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3dEe_U12  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fsub_32ns_3bkb_U5   |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    |music_fsub_32ns_3bkb_U7   |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    |music_fsub_32ns_3bkb_U8   |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     18| 1516| 2982|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |t_fu_195_p2              |     +    |      0|  0|  14|          10|           1|
    |icmp_ln148_fu_189_p2     |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |i_lower_fu_207_p2        |    or    |      0|  0|  10|          10|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  43|          34|          17|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16  |   9|          2|    1|          2|
    |t_0_reg_144               |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  57|         12|   14|         30|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |X_I_0_load_1_reg_310      |  32|   0|   32|          0|
    |X_I_0_load_reg_260        |  32|   0|   32|          0|
    |X_R_0_load_1_reg_304      |  32|   0|   32|          0|
    |X_R_0_load_reg_254        |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_reg_233                 |   9|   0|   10|          1|
    |icmp_ln148_reg_224        |   1|   0|    1|          0|
    |t_0_reg_144               |  10|   0|   10|          0|
    |temp_I_reg_298            |  32|   0|   32|          0|
    |temp_R_reg_292            |  32|   0|   32|          0|
    |tmp_63_reg_271            |  32|   0|   32|          0|
    |tmp_64_reg_316            |  32|   0|   32|          0|
    |tmp_65_reg_321            |  32|   0|   32|          0|
    |tmp_66_reg_326            |  32|   0|   32|          0|
    |tmp_67_reg_331            |  32|   0|   32|          0|
    |tmp_s_reg_266             |  32|   0|   32|          0|
    |zext_ln156_reg_238        |   9|   0|   64|         55|
    |zext_ln158_reg_276        |   9|   0|   64|         55|
    |X_I_0_load_reg_260        |  64|  32|   32|          0|
    |X_R_0_load_reg_254        |  64|  32|   32|          0|
    |i_reg_233                 |  64|  32|   10|          1|
    |icmp_ln148_reg_224        |  64|  32|    1|          0|
    |zext_ln156_reg_238        |  64|  32|   64|         55|
    |zext_ln158_reg_276        |  64|  32|   64|         55|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 827| 192|  757|        222|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | fft_stage.1236 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | fft_stage.1236 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | fft_stage.1236 | return value |
|ap_done           | out |    1| ap_ctrl_hs | fft_stage.1236 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | fft_stage.1236 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | fft_stage.1236 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | fft_stage.1236 | return value |
|X_R_0_address0    | out |   10|  ap_memory |      X_R_0     |     array    |
|X_R_0_ce0         | out |    1|  ap_memory |      X_R_0     |     array    |
|X_R_0_q0          |  in |   32|  ap_memory |      X_R_0     |     array    |
|X_R_0_address1    | out |   10|  ap_memory |      X_R_0     |     array    |
|X_R_0_ce1         | out |    1|  ap_memory |      X_R_0     |     array    |
|X_R_0_q1          |  in |   32|  ap_memory |      X_R_0     |     array    |
|X_I_0_address0    | out |   10|  ap_memory |      X_I_0     |     array    |
|X_I_0_ce0         | out |    1|  ap_memory |      X_I_0     |     array    |
|X_I_0_q0          |  in |   32|  ap_memory |      X_I_0     |     array    |
|X_I_0_address1    | out |   10|  ap_memory |      X_I_0     |     array    |
|X_I_0_ce1         | out |    1|  ap_memory |      X_I_0     |     array    |
|X_I_0_q1          |  in |   32|  ap_memory |      X_I_0     |     array    |
|Out_R_1_address0  | out |   10|  ap_memory |     Out_R_1    |     array    |
|Out_R_1_ce0       | out |    1|  ap_memory |     Out_R_1    |     array    |
|Out_R_1_we0       | out |    1|  ap_memory |     Out_R_1    |     array    |
|Out_R_1_d0        | out |   32|  ap_memory |     Out_R_1    |     array    |
|Out_R_1_address1  | out |   10|  ap_memory |     Out_R_1    |     array    |
|Out_R_1_ce1       | out |    1|  ap_memory |     Out_R_1    |     array    |
|Out_R_1_we1       | out |    1|  ap_memory |     Out_R_1    |     array    |
|Out_R_1_d1        | out |   32|  ap_memory |     Out_R_1    |     array    |
|Out_I_1_address0  | out |   10|  ap_memory |     Out_I_1    |     array    |
|Out_I_1_ce0       | out |    1|  ap_memory |     Out_I_1    |     array    |
|Out_I_1_we0       | out |    1|  ap_memory |     Out_I_1    |     array    |
|Out_I_1_d0        | out |   32|  ap_memory |     Out_I_1    |     array    |
|Out_I_1_address1  | out |   10|  ap_memory |     Out_I_1    |     array    |
|Out_I_1_ce1       | out |    1|  ap_memory |     Out_I_1    |     array    |
|Out_I_1_we1       | out |    1|  ap_memory |     Out_I_1    |     array    |
|Out_I_1_d1        | out |   32|  ap_memory |     Out_I_1    |     array    |
+------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str9) nounwind" [src/music.cpp:145]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9) nounwind" [src/music.cpp:145]   --->   Operation 22 'specregionbegin' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %0" [src/music.cpp:148]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_0 = phi i10 [ 0, %butterfly_loop_begin ], [ %t, %dft_loop ]"   --->   Operation 24 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 25 'speclooptripcount' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln148 = icmp eq i10 %t_0, -512" [src/music.cpp:148]   --->   Operation 26 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%t = add i10 %t_0, 1" [src/music.cpp:148]   --->   Operation 27 'add' 't' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %butterfly_loop_end, label %dft_loop" [src/music.cpp:148]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = shl i10 %t_0, 1" [src/music.cpp:149]   --->   Operation 29 'shl' 'i' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_lower = or i10 %i, 1" [src/music.cpp:155]   --->   Operation 30 'or' 'i_lower' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i10 %i_lower to i64" [src/music.cpp:156]   --->   Operation 31 'zext' 'zext_ln156' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr [1024 x float]* %X_R_0, i64 0, i64 %zext_ln156" [src/music.cpp:156]   --->   Operation 32 'getelementptr' 'X_R_0_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%X_R_0_load = load float* %X_R_0_addr, align 4" [src/music.cpp:156]   --->   Operation 33 'load' 'X_R_0_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr [1024 x float]* %X_I_0, i64 0, i64 %zext_ln156" [src/music.cpp:156]   --->   Operation 34 'getelementptr' 'X_I_0_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%X_I_0_load = load float* %X_I_0_addr, align 4" [src/music.cpp:156]   --->   Operation 35 'load' 'X_I_0_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%X_R_0_load = load float* %X_R_0_addr, align 4" [src/music.cpp:156]   --->   Operation 36 'load' 'X_R_0_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%X_I_0_load = load float* %X_I_0_addr, align 4" [src/music.cpp:156]   --->   Operation 37 'load' 'X_I_0_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 38 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_0_load, -0.000000e+00" [src/music.cpp:156]   --->   Operation 38 'fmul' 'tmp_s' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [4/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_0_load, -0.000000e+00" [src/music.cpp:157]   --->   Operation 39 'fmul' 'tmp_63' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 40 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_0_load, -0.000000e+00" [src/music.cpp:156]   --->   Operation 40 'fmul' 'tmp_s' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [3/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_0_load, -0.000000e+00" [src/music.cpp:157]   --->   Operation 41 'fmul' 'tmp_63' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 42 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_0_load, -0.000000e+00" [src/music.cpp:156]   --->   Operation 42 'fmul' 'tmp_s' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [2/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_0_load, -0.000000e+00" [src/music.cpp:157]   --->   Operation 43 'fmul' 'tmp_63' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 44 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_0_load, -0.000000e+00" [src/music.cpp:156]   --->   Operation 44 'fmul' 'tmp_s' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_0_load, -0.000000e+00" [src/music.cpp:157]   --->   Operation 45 'fmul' 'tmp_63' <Predicate = (!icmp_ln148)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 46 [5/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_0_load, %tmp_s" [src/music.cpp:156]   --->   Operation 46 'fsub' 'temp_R' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [5/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_0_load, %tmp_63" [src/music.cpp:157]   --->   Operation 47 'fadd' 'temp_I' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 48 [4/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_0_load, %tmp_s" [src/music.cpp:156]   --->   Operation 48 'fsub' 'temp_R' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [4/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_0_load, %tmp_63" [src/music.cpp:157]   --->   Operation 49 'fadd' 'temp_I' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 50 [3/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_0_load, %tmp_s" [src/music.cpp:156]   --->   Operation 50 'fsub' 'temp_R' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [3/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_0_load, %tmp_63" [src/music.cpp:157]   --->   Operation 51 'fadd' 'temp_I' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 52 [2/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_0_load, %tmp_s" [src/music.cpp:156]   --->   Operation 52 'fsub' 'temp_R' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [2/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_0_load, %tmp_63" [src/music.cpp:157]   --->   Operation 53 'fadd' 'temp_I' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i10 %i to i64" [src/music.cpp:158]   --->   Operation 54 'zext' 'zext_ln158' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%X_R_0_addr_1 = getelementptr [1024 x float]* %X_R_0, i64 0, i64 %zext_ln158" [src/music.cpp:158]   --->   Operation 55 'getelementptr' 'X_R_0_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 56 [2/2] (3.25ns)   --->   "%X_R_0_load_1 = load float* %X_R_0_addr_1, align 4" [src/music.cpp:158]   --->   Operation 56 'load' 'X_R_0_load_1' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%X_I_0_addr_1 = getelementptr [1024 x float]* %X_I_0, i64 0, i64 %zext_ln158" [src/music.cpp:159]   --->   Operation 57 'getelementptr' 'X_I_0_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_11 : Operation 58 [2/2] (3.25ns)   --->   "%X_I_0_load_1 = load float* %X_I_0_addr_1, align 4" [src/music.cpp:159]   --->   Operation 58 'load' 'X_I_0_load_1' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 59 [1/5] (7.25ns)   --->   "%temp_R = fsub float %X_R_0_load, %tmp_s" [src/music.cpp:156]   --->   Operation 59 'fsub' 'temp_R' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/5] (7.25ns)   --->   "%temp_I = fadd float %X_I_0_load, %tmp_63" [src/music.cpp:157]   --->   Operation 60 'fadd' 'temp_I' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/2] (3.25ns)   --->   "%X_R_0_load_1 = load float* %X_R_0_addr_1, align 4" [src/music.cpp:158]   --->   Operation 61 'load' 'X_R_0_load_1' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_12 : Operation 62 [1/2] (3.25ns)   --->   "%X_I_0_load_1 = load float* %X_I_0_addr_1, align 4" [src/music.cpp:159]   --->   Operation 62 'load' 'X_I_0_load_1' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 63 [5/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_0_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 63 'fsub' 'tmp_64' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [5/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_0_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 64 'fsub' 'tmp_65' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [5/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_0_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 65 'fadd' 'tmp_66' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [5/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_0_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 66 'fadd' 'tmp_67' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 67 [4/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_0_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 67 'fsub' 'tmp_64' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [4/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_0_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 68 'fsub' 'tmp_65' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [4/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_0_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 69 'fadd' 'tmp_66' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [4/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_0_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 70 'fadd' 'tmp_67' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 71 [3/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_0_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 71 'fsub' 'tmp_64' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [3/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_0_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 72 'fsub' 'tmp_65' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [3/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_0_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 73 'fadd' 'tmp_66' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [3/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_0_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 74 'fadd' 'tmp_67' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 75 [2/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_0_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 75 'fsub' 'tmp_64' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [2/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_0_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 76 'fsub' 'tmp_65' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 77 [2/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_0_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 77 'fadd' 'tmp_66' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 78 [2/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_0_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 78 'fadd' 'tmp_67' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 79 [1/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_0_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 79 'fsub' 'tmp_64' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 80 [1/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_0_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 80 'fsub' 'tmp_65' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 81 [1/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_0_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 81 'fadd' 'tmp_66' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 82 [1/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_0_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 82 'fadd' 'tmp_67' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [src/music.cpp:148]   --->   Operation 83 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10) nounwind" [src/music.cpp:148]   --->   Operation 84 'specregionbegin' 'tmp_70' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/music.cpp:151]   --->   Operation 85 'specpipeline' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%Out_R_1_addr = getelementptr [1024 x float]* %Out_R_1, i64 0, i64 %zext_ln156" [src/music.cpp:158]   --->   Operation 86 'getelementptr' 'Out_R_1_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (3.25ns)   --->   "store float %tmp_64, float* %Out_R_1_addr, align 4" [src/music.cpp:158]   --->   Operation 87 'store' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%Out_I_1_addr = getelementptr [1024 x float]* %Out_I_1, i64 0, i64 %zext_ln156" [src/music.cpp:159]   --->   Operation 88 'getelementptr' 'Out_I_1_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %Out_I_1_addr, align 4" [src/music.cpp:159]   --->   Operation 89 'store' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%Out_R_1_addr_1 = getelementptr [1024 x float]* %Out_R_1, i64 0, i64 %zext_ln158" [src/music.cpp:160]   --->   Operation 90 'getelementptr' 'Out_R_1_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (3.25ns)   --->   "store float %tmp_66, float* %Out_R_1_addr_1, align 4" [src/music.cpp:160]   --->   Operation 91 'store' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%Out_I_1_addr_1 = getelementptr [1024 x float]* %Out_I_1, i64 0, i64 %zext_ln158" [src/music.cpp:161]   --->   Operation 92 'getelementptr' 'Out_I_1_addr_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (3.25ns)   --->   "store float %tmp_67, float* %Out_I_1_addr_1, align 4" [src/music.cpp:161]   --->   Operation 93 'store' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp_70) nounwind" [src/music.cpp:162]   --->   Operation 94 'specregionend' 'empty_180' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "br label %0" [src/music.cpp:148]   --->   Operation 95 'br' <Predicate = (!icmp_ln148)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_69) nounwind" [src/music.cpp:163]   --->   Operation 96 'specregionend' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 97 'speclooptripcount' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:164]   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (speclooptripcount) [ 00000000000000000000]
specloopname_ln145 (specloopname     ) [ 00000000000000000000]
tmp_69             (specregionbegin  ) [ 00111111111111111111]
br_ln148           (br               ) [ 01111111111111111110]
t_0                (phi              ) [ 00100000000000000000]
empty_179          (speclooptripcount) [ 00000000000000000000]
icmp_ln148         (icmp             ) [ 00111111111111111110]
t                  (add              ) [ 01111111111111111110]
br_ln148           (br               ) [ 00000000000000000000]
i                  (shl              ) [ 00111111111100000000]
i_lower            (or               ) [ 00000000000000000000]
zext_ln156         (zext             ) [ 00111111111111111110]
X_R_0_addr         (getelementptr    ) [ 00110000000000000000]
X_I_0_addr         (getelementptr    ) [ 00110000000000000000]
X_R_0_load         (load             ) [ 00101111111110000000]
X_I_0_load         (load             ) [ 00101111111110000000]
tmp_s              (fmul             ) [ 00100000111110000000]
tmp_63             (fmul             ) [ 00100000111110000000]
zext_ln158         (zext             ) [ 00100000000011111110]
X_R_0_addr_1       (getelementptr    ) [ 00100000000010000000]
X_I_0_addr_1       (getelementptr    ) [ 00100000000010000000]
temp_R             (fsub             ) [ 00100000000001111100]
temp_I             (fadd             ) [ 00100000000001111100]
X_R_0_load_1       (load             ) [ 00100000000001111100]
X_I_0_load_1       (load             ) [ 00100000000001111100]
tmp_64             (fsub             ) [ 00100000000000000010]
tmp_65             (fsub             ) [ 00100000000000000010]
tmp_66             (fadd             ) [ 00100000000000000010]
tmp_67             (fadd             ) [ 00100000000000000010]
specloopname_ln148 (specloopname     ) [ 00000000000000000000]
tmp_70             (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln151 (specpipeline     ) [ 00000000000000000000]
Out_R_1_addr       (getelementptr    ) [ 00000000000000000000]
store_ln158        (store            ) [ 00000000000000000000]
Out_I_1_addr       (getelementptr    ) [ 00000000000000000000]
store_ln159        (store            ) [ 00000000000000000000]
Out_R_1_addr_1     (getelementptr    ) [ 00000000000000000000]
store_ln160        (store            ) [ 00000000000000000000]
Out_I_1_addr_1     (getelementptr    ) [ 00000000000000000000]
store_ln161        (store            ) [ 00000000000000000000]
empty_180          (specregionend    ) [ 00000000000000000000]
br_ln148           (br               ) [ 01111111111111111110]
empty_181          (specregionend    ) [ 00000000000000000000]
empty_182          (speclooptripcount) [ 00000000000000000000]
ret_ln164          (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="X_R_0_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="10" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="10" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="1"/>
<pin id="80" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_0_load/2 X_R_0_load_1/11 "/>
</bind>
</comp>

<comp id="57" class="1004" name="X_I_0_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="10" slack="0"/>
<pin id="61" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="1"/>
<pin id="92" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_0_load/2 X_I_0_load_1/11 "/>
</bind>
</comp>

<comp id="70" class="1004" name="X_R_0_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr_1/11 "/>
</bind>
</comp>

<comp id="82" class="1004" name="X_I_0_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr_1/11 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Out_R_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="16"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_1_addr/18 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="10" slack="1"/>
<pin id="128" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/18 store_ln160/18 "/>
</bind>
</comp>

<comp id="107" class="1004" name="Out_I_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="16"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_1_addr/18 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="10" slack="1"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/18 store_ln161/18 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Out_R_1_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="7"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_1_addr_1/18 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Out_I_1_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="7"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_1_addr_1/18 "/>
</bind>
</comp>

<comp id="144" class="1005" name="t_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="1"/>
<pin id="146" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="t_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="5"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="5"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_64/13 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_65/13 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_66/13 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_67/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln148_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="t_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_lower_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln156_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln158_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="9"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/11 "/>
</bind>
</comp>

<comp id="224" class="1005" name="icmp_ln148_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln148 "/>
</bind>
</comp>

<comp id="228" class="1005" name="t_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="9"/>
<pin id="235" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="238" class="1005" name="zext_ln156_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="16"/>
<pin id="240" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln156 "/>
</bind>
</comp>

<comp id="244" class="1005" name="X_R_0_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="1"/>
<pin id="246" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="X_I_0_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="1"/>
<pin id="251" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="X_R_0_load_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="X_I_0_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_s_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_63_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="276" class="1005" name="zext_ln158_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="7"/>
<pin id="278" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln158 "/>
</bind>
</comp>

<comp id="282" class="1005" name="X_R_0_addr_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="1"/>
<pin id="284" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="X_I_0_addr_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="1"/>
<pin id="289" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="temp_R_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="298" class="1005" name="temp_I_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="304" class="1005" name="X_R_0_load_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_load_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="X_I_0_load_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_load_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_64_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_65_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_66_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_67_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="148" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="148" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="148" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="227"><net_src comp="189" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="195" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="236"><net_src comp="201" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="241"><net_src comp="213" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="247"><net_src comp="44" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="252"><net_src comp="57" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="257"><net_src comp="51" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="263"><net_src comp="64" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="269"><net_src comp="179" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="274"><net_src comp="184" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="279"><net_src comp="219" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="285"><net_src comp="70" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="290"><net_src comp="82" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="295"><net_src comp="155" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="301"><net_src comp="159" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="307"><net_src comp="51" pin="7"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="313"><net_src comp="64" pin="7"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="319"><net_src comp="163" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="324"><net_src comp="167" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="329"><net_src comp="171" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="334"><net_src comp="175" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="114" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_1 | {18 }
	Port: Out_I_1 | {18 }
 - Input state : 
	Port: fft_stage.1236 : X_R_0 | {2 3 11 12 }
	Port: fft_stage.1236 : X_I_0 | {2 3 11 12 }
  - Chain level:
	State 1
	State 2
		icmp_ln148 : 1
		t : 1
		br_ln148 : 2
		i : 1
		i_lower : 1
		zext_ln156 : 1
		X_R_0_addr : 2
		X_R_0_load : 3
		X_I_0_addr : 2
		X_I_0_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		X_R_0_addr_1 : 1
		X_R_0_load_1 : 2
		X_I_0_addr_1 : 1
		X_I_0_load_1 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln158 : 1
		store_ln159 : 1
		store_ln160 : 1
		store_ln161 : 1
		empty_180 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_155    |    2    |   205   |   390   |
|          |     grp_fu_159    |    2    |   205   |   390   |
|   fadd   |     grp_fu_163    |    2    |   205   |   390   |
|          |     grp_fu_167    |    2    |   205   |   390   |
|          |     grp_fu_171    |    2    |   205   |   390   |
|          |     grp_fu_175    |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|   fmul   |     grp_fu_179    |    3    |   143   |   321   |
|          |     grp_fu_184    |    3    |   143   |   321   |
|----------|-------------------|---------|---------|---------|
|    add   |      t_fu_195     |    0    |    0    |    14   |
|----------|-------------------|---------|---------|---------|
|   icmp   | icmp_ln148_fu_189 |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|    shl   |      i_fu_201     |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    or    |   i_lower_fu_207  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   | zext_ln156_fu_213 |    0    |    0    |    0    |
|          | zext_ln158_fu_219 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    18   |   1516  |   3009  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|X_I_0_addr_1_reg_287|   10   |
| X_I_0_addr_reg_249 |   10   |
|X_I_0_load_1_reg_310|   32   |
| X_I_0_load_reg_260 |   32   |
|X_R_0_addr_1_reg_282|   10   |
| X_R_0_addr_reg_244 |   10   |
|X_R_0_load_1_reg_304|   32   |
| X_R_0_load_reg_254 |   32   |
|      i_reg_233     |   10   |
| icmp_ln148_reg_224 |    1   |
|     t_0_reg_144    |   10   |
|      t_reg_228     |   10   |
|   temp_I_reg_298   |   32   |
|   temp_R_reg_292   |   32   |
|   tmp_63_reg_271   |   32   |
|   tmp_64_reg_316   |   32   |
|   tmp_65_reg_321   |   32   |
|   tmp_66_reg_326   |   32   |
|   tmp_67_reg_331   |   32   |
|    tmp_s_reg_266   |   32   |
| zext_ln156_reg_238 |   64   |
| zext_ln158_reg_276 |   64   |
+--------------------+--------+
|        Total       |   583  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_51 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_64 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_64 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |  1516  |  3009  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   583  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    7   |  2099  |  3045  |
+-----------+--------+--------+--------+--------+
