<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>CNTP_CTL</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CNTP_CTL, Counter-timer Physical Timer Control</h1><p>The CNTP_CTL characteristics are:</p><h2>Purpose</h2>
        <p>Control register for the EL1 physical timer.</p>
      <h2>Configuration</h2><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CNTP_CTL is implemented in the Core power domain or in the Debug power domain.
    </p>
        <p>For more information, see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer'</span>.</p>
      <h2>Attributes</h2>
        <p>CNTP_CTL is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#fieldset_0-31_3">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">ISTATUS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">IMASK</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">ENABLE</a></td></tr></tbody></table><h4 id="fieldset_0-31_3">Bits [31:3]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-2_2">ISTATUS, bit [2]</h4><div class="field">
      <p>The status of the timer. This bit indicates whether the timer condition is met:</p>
    <table class="valuetable"><tr><th>ISTATUS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Timer condition is not met.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Timer condition is met.</p>
        </td></tr></table><p>When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.</p>
<p>When the value of the ENABLE bit is 0, the ISTATUS field is <span class="arm-defined-word">UNKNOWN</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-1_1">IMASK, bit [1]</h4><div class="field">
      <p>Timer interrupt mask bit. Permitted values are:</p>
    <table class="valuetable"><tr><th>IMASK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Timer interrupt is not masked by the IMASK bit.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Timer interrupt is masked by the IMASK bit.</p>
        </td></tr></table>
      <p>For more information, see the description of the ISTATUS bit.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">ENABLE, bit [0]</h4><div class="field">
      <p>Enables the timer. Permitted values are:</p>
    <table class="valuetable"><tr><th>ENABLE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Timer disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Timer enabled.</p>
        </td></tr></table><p>Setting this bit to 0 disables the timer output signal, but the timer value accessible from <a href="ext-cntp_tval.html">CNTP_TVAL</a> continues to count down.</p>
<div class="note"><span class="note-header">Note</span><p>Disabling the output signal might be a power-saving option.</p></div><p>The reset behavior of this field is:</p><ul><li>On a Timer reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing CNTP_CTL</h2>
        <p>CNTP_CTL can be implemented in any implemented CNTBaseN frame, and in the corresponding CNTEL0BaseN frame.</p>

      
        <p><span class="xref">'CNTCTLBase status and control fields for the CNTBaseN and CNTEL0BaseN frames'</span> describes the status fields that identify whether a CNTBaseN frame is implemented, and for an implemented frame:</p>

      
        <ul>
<li>Whether the CNTBaseN frame has virtual timer capability.
</li><li>Whether the corresponding CNTEL0BaseN frame is implemented.
</li><li>For an implementation that recognizes two Security states, whether the CNTBaseN frame, and any corresponding CNTEL0BaseN frame, is accessible by Non-secure accesses.
</li></ul>

      
        <p>For an implemented CNTBaseN frame:</p>

      
        <ul>
<li>CNTP_CTL is accessible in that frame if the value of <a href="ext-cntacrn.html">CNTACR&lt;n&gt;</a>.RWPT is 1.
</li><li>Otherwise, the CNTP_CTL address in that frame is RAZ/WI.
</li></ul>

      
        <p>For an implemented CNTEL0BaseN frame:</p>

      
        <ul>
<li>CNTP_CTL is accessible in that frame if both:<ul>
<li>CNTP_CTL is accessible in the corresponding CNTBaseN frame:
</li><li>The value of <a href="ext-cntel0acr.html">CNTEL0ACR</a>.EL0PTEN is 1.
</li></ul>

</li><li>Otherwise, the CNTP_CTL address in that frame is RAZ/WI.
</li></ul>
      <h4>CNTP_CTL can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>Timer</td><td>CNTBaseN</td><td><span class="hexnumber">0x02C</span></td><td>CNTP_CTL</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>Timer</td><td>CNTEL0BaseN</td><td><span class="hexnumber">0x02C</span></td><td>CNTP_CTL</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
