#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 24 20:08:22 2022
# Process ID: 3316
# Current directory: E:/ZYNQ_7z020/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16792 E:\ZYNQ_7z020\axi_gpio\axi_gpio.xpr
# Log file: E:/ZYNQ_7z020/axi_gpio/vivado.log
# Journal file: E:/ZYNQ_7z020/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ_7z020/axi_gpio/axi_gpio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1101.164 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd}
Reading block design file <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <bd_axi_gpio> from block design file <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd>
open_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1101.164 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {4}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
Wrote  : <E:\ZYNQ_7z020\axi_gpio\axi_gpio.srcs\sources_1\bd\bd_axi_gpio\bd_axi_gpio.bd> 
Wrote  : <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/ui/bd_ef1dd739.ui> 
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <E:\ZYNQ_7z020\axi_gpio\axi_gpio.srcs\sources_1\bd\bd_axi_gpio\bd_axi_gpio.bd> 
Wrote  : <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/ui/bd_ef1dd739.ui> 
close_bd_design [get_bd_designs bd_axi_gpio]
close_project
create_project mio_gpio E:/ZYNQ_7z020/mio_gpio -part xc7z020clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.387 ; gain = 0.000
create_bd_design "bd_mio_gpio"
Wrote  : <E:\ZYNQ_7z020\mio_gpio\mio_gpio.srcs\sources_1\bd\bd_mio_gpio\bd_mio_gpio.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_mm2s_mapper:1.1 axi_mm2s_mapper_0
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
Slave segment '/axi_fifo_mm_s/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]'
set_property -dict [list CONFIG.INTERFACES {Both} CONFIG.SUPPORTS_REGION {0} CONFIG.TDATA_NUM_BYTES {32}] [get_bd_cells axi_mm2s_mapper_0]
delete_bd_objs [get_bd_cells axi_dma_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
set_property location {1.5 532 580} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/M_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
ERROR: [xilinx.com:ip:axi_dma:7.1-1] /axi_dma Data width of </axi_mm2s_mapper_0/S_AXIS> (256) is more than </processing_system7_0/S_AXI_GP0> (32) - this is illegal. Please modify your design such that </axi_mm2s_mapper_0/S_AXIS> has at least as much as data width as </processing_system7_0/S_AXI_GP0>.
ERROR: [Common 17-39] '::bd::send_msg' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] '::bd::send_msg' failed due to earlier errors.
    connect_dma_read_write_intfs Line 38
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object S_AXI_GP0
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/M_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/M_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
ERROR: [xilinx.com:ip:axi_dma:7.1-1] /axi_dma Data width of </axi_mm2s_mapper_0/S_AXIS> (256) is more than </processing_system7_0/S_AXI_GP0> (32) - this is illegal. Please modify your design such that </axi_mm2s_mapper_0/S_AXIS> has at least as much as data width as </processing_system7_0/S_AXI_GP0>.
ERROR: [Common 17-39] '::bd::send_msg' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] '::bd::send_msg' failed due to earlier errors.
    connect_dma_read_write_intfs Line 38
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object S_AXI_GP0
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axi_mm2s_mapper_0/M_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_mm2s_mapper_0/M_AXI} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/axi_mm2s_mapper_0/Bridge' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' is being assigned into address space '/axi_mm2s_mapper_0/Bridge' at <0x4000_0000 [ 1G ]>.
regenerate_bd_layout
save_bd_design
Wrote  : <E:\ZYNQ_7z020\mio_gpio\mio_gpio.srcs\sources_1\bd\bd_mio_gpio\bd_mio_gpio.bd> 
Wrote  : <E:/ZYNQ_7z020/mio_gpio/mio_gpio.srcs/sources_1/bd/bd_mio_gpio/ui/bd_b316fa98.ui> 
close_project
create_project dma E:/ZYNQ_7z020/dma -part xc7z020clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
create_bd_design "bd_dma"
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_micro_dma {0} CONFIG.c_single_interface {1}] [get_bd_cells axi_dma_0]
set_property location {0.5 -37 -158} [get_bd_cells axi_dma_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data' at <0x0000_0000 [ 512M ]>.
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
INFO: [BD 5-455] Automation on '/axi_dma_0/m_axi_s2mm_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.781 ; gain = 16.953
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_dma_0/mm2s_introut]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1186 402} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
Wrote  : <E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/ui/bd_d7b2353b.ui> 
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {3 845 8} [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
set_property -dict [list CONFIG.c_single_interface {0}] [get_bd_cells axi_dma_0]
CRITICAL WARNING: [BD 41-1740] Cannot create master segment for </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> in Address Space </axi_dma_0/Data>. The proposed range '512M' is greater than the maximum range '0' from slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' to address space '/axi_dma_0/Data'.
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
Wrote  : <E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/ui/bd_d7b2353b.ui> 
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 1G [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 1G [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
Wrote  : <E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/ui/bd_d7b2353b.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
regenerate_bd_layout
save_bd_design
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
Wrote  : <E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/ui/bd_d7b2353b.ui> 
connect_bd_net [get_bd_pins rst_ps7_0_50M/interconnect_aresetn] [get_bd_pins axi_mem_intercon/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S01_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S01_ARESETN]
regenerate_bd_layout
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1770.297 ; gain = 6.070
save_bd_design
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
Wrote  : <E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/ui/bd_d7b2353b.ui> 
regenerate_bd_layout -routing
regenerate_bd_layout -routing
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [BD 41-1662] The design 'bd_dma.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
Wrote  : <E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/ui/bd_d7b2353b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/synth/bd_dma.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/sim/bd_dma.v
VHDL Output written to : E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hdl/bd_dma_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_pc_0/bd_dma_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_us_0/bd_dma_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_us_1/bd_dma_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_pc_1/bd_dma_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hw_handoff/bd_dma.hwh
Generated Block Design Tcl file E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hw_handoff/bd_dma_bd.tcl
Generated Hardware Definition File E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/synth/bd_dma.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_axis_data_fifo_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_rst_ps7_0_50M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_dma_xbar_0
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
delete_bd_objs [get_bd_nets rst_ps7_0_50M_interconnect_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]'
connect_bd_net [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins rst_ps7_0_50M/interconnect_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
save_bd_design
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
Wrote  : <E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/ui/bd_d7b2353b.ui> 
generate_target all [get_files  E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd]
Wrote  : <E:\ZYNQ_7z020\dma\dma.srcs\sources_1\bd\bd_dma\bd_dma.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/synth/bd_dma.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/sim/bd_dma.v
VHDL Output written to : E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hdl/bd_dma_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_pc_0/bd_dma_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_us_0/bd_dma_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_us_1/bd_dma_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/ip/bd_dma_auto_pc_1/bd_dma_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hw_handoff/bd_dma.hwh
Generated Block Design Tcl file E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hw_handoff/bd_dma_bd.tcl
Generated Hardware Definition File E:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/synth/bd_dma.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2030.570 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all bd_dma_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_xbar_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_us_0] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_us_1] }
catch { config_ip_cache -export [get_ips -all bd_dma_auto_pc_1] }
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd]
launch_runs bd_dma_axi_dma_0_0_synth_1 bd_dma_processing_system7_0_0_synth_1 bd_dma_axis_data_fifo_0_0_synth_1 bd_dma_rst_ps7_0_50M_0_synth_1 bd_dma_xbar_0_synth_1 bd_dma_auto_pc_0_synth_1 bd_dma_auto_us_0_synth_1 bd_dma_auto_us_1_synth_1 bd_dma_auto_pc_1_synth_1 -jobs 8
[Sun Sep 25 10:45:41 2022] Launched bd_dma_axi_dma_0_0_synth_1, bd_dma_processing_system7_0_0_synth_1, bd_dma_axis_data_fifo_0_0_synth_1, bd_dma_rst_ps7_0_50M_0_synth_1, bd_dma_xbar_0_synth_1, bd_dma_auto_pc_0_synth_1, bd_dma_auto_us_0_synth_1, bd_dma_auto_us_1_synth_1, bd_dma_auto_pc_1_synth_1...
Run output will be captured here:
bd_dma_axi_dma_0_0_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_axi_dma_0_0_synth_1/runme.log
bd_dma_processing_system7_0_0_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_processing_system7_0_0_synth_1/runme.log
bd_dma_axis_data_fifo_0_0_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_axis_data_fifo_0_0_synth_1/runme.log
bd_dma_rst_ps7_0_50M_0_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_rst_ps7_0_50M_0_synth_1/runme.log
bd_dma_xbar_0_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_xbar_0_synth_1/runme.log
bd_dma_auto_pc_0_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_auto_pc_0_synth_1/runme.log
bd_dma_auto_us_0_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_auto_us_0_synth_1/runme.log
bd_dma_auto_us_1_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_auto_us_1_synth_1/runme.log
bd_dma_auto_pc_1_synth_1: E:/ZYNQ_7z020/dma/dma.runs/bd_dma_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd] -directory E:/ZYNQ_7z020/dma/dma.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/dma/dma.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/dma/dma.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/dma/dma.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/ZYNQ_7z020/dma/dma.srcs/sources_1/bd/bd_dma/bd_dma.bd] -top
add_files -norecurse e:/ZYNQ_7z020/dma/dma.gen/sources_1/bd/bd_dma/hdl/bd_dma_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Sep 25 10:52:08 2022] Launched synth_1...
Run output will be captured here: E:/ZYNQ_7z020/dma/dma.runs/synth_1/runme.log
[Sun Sep 25 10:52:08 2022] Launched impl_1...
Run output will be captured here: E:/ZYNQ_7z020/dma/dma.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/dma/bd_dma_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/ZYNQ_7z020/dma/bd_dma_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/ZYNQ_7z020/dma/bd_dma_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.031 ; gain = 166.027
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 25 15:25:13 2022...
