# MipsSingleCycleProcessor
Single Cycle Implementation of the Mips processor in Verilog

The Instruction Memory contains a sample program that will take 20 values startig from 1000th DataMemory address block, find the lagest one, and write it and its location in the 2000th and 2004th memoryDataMemory address block locations.
#DataPath
![image](https://user-images.githubusercontent.com/65303603/171605578-f002b7de-8e0f-4b29-8700-5197a66aad28.png)
#ControlUnit
![image](https://user-images.githubusercontent.com/65303603/171605680-bf4ea7c7-2cdf-499f-a667-57835664323c.png)
![image](https://user-images.githubusercontent.com/65303603/171605701-b827b526-a98c-4090-924b-7dfb0929a003.png)

suported instrucrions are:
![image](https://user-images.githubusercontent.com/65303603/171606103-eeb967e4-ad3d-40c9-806a-466cc8ecfcb3.png)
opcodes have been configured to the following formats: 
![image](https://user-images.githubusercontent.com/65303603/171607495-eaf938d9-1530-4f58-af8e-365299b14b37.png)
![image](https://user-images.githubusercontent.com/65303603/171607626-04853bb6-df6f-4c1e-8297-3a65ef550435.png)
![image](https://user-images.githubusercontent.com/65303603/171607918-f87e282b-0d8d-4d10-96fc-361c206b59e0.png)
![image](https://user-images.githubusercontent.com/65303603/171608081-4b413ffc-388c-43f6-b479-4dd34a2d317c.png)
![image](https://user-images.githubusercontent.com/65303603/171608223-b9bdb484-766c-47ed-963f-7873e40176f5.png)
![image](https://user-images.githubusercontent.com/65303603/171608279-2930a58f-c053-44f1-ae66-7bcced0fdac4.png)
