## IP-Cores

In this repository, you will find a list of all the design modules developed so far. For more information about each of them, access the links:

- **[Half-Adder](https://github.com/UVM-UFSC/IP-Cores/tree/main/ip-cores/half-adder)**
- **[Full-Adder](https://github.com/UVM-UFSC/IP-Cores/tree/main/ip-cores/full-adder)**
- **[Adder-4Bits](https://github.com/UVMUFSC/IP-Cores/tree/main/ip-cores/adder-4bits)**
- **[Mux](https://github.com/UVMUFSC/IP-Cores/tree/main/ip-cores/mux)**
- **[Demux](https://github.com/UVMUFSC/IP-Cores/tree/main/ip-cores/demux)**
- **[ALU](https://github.com/UVMUFSC/IP-Cores/tree/main/ip-cores/alu)**
- **[Mealy FSM](https://github.com/UVMUFSC/IP-Cores/tree/main/ip-cores/mealy_fsm)**
- **[Moore FSM](https://github.com/UVMUFSC/IP-Cores/tree/main/ip-cores/moore_fsm)**
- **[BIP Processor](https://github.com/UVMUFSC/IP-Cores/tree/main/ip-cores/bip)**
