# SDC Constraints for {{ problem_name }}
# Generated for {{ technology }} technology
# Design Type: {{ design_type }}

# Clock definition
{% if has_clock %}
create_clock -name clk -period {{ clock_period }} [get_ports {{ clock_port }}]
set_clock_uncertainty 0.1 [get_clocks clk]
set_clock_transition 0.1 [get_clocks clk]
{% endif %}

# Input delays
{% if has_clock %}
set_input_delay -clock clk -min 0.1 [all_inputs]
set_input_delay -clock clk -max 0.2 [all_inputs]
{% else %}
# Combinational design - set virtual clock for constraints
create_clock -name virtual_clk -period {{ clock_period }}
set_input_delay -clock virtual_clk 0.1 [all_inputs]
{% endif %}

# Output delays
{% if has_clock %}
set_output_delay -clock clk -min 0.1 [all_outputs]
set_output_delay -clock clk -max 0.2 [all_outputs]
{% else %}
set_output_delay -clock virtual_clk 0.1 [all_outputs]
{% endif %}

# Drive strength
set_driving_cell -lib_cell {{ drive_cell }} [all_inputs]

# Output load
set_load {{ output_load }} [all_outputs]

# Design-specific constraints
{% if design_type == "sequence_detector" %}
# State machine timing paths
set_multicycle_path 2 -from [get_pins */state_reg*/Q]
{% elif design_type == "arithmetic_pipelined" %}
# Pipeline stage constraints
set_multicycle_path {{ pipeline_stages }} -setup -from [get_ports *] -to [get_ports *]
set_multicycle_path {{ pipeline_stages - 1 }} -hold -from [get_ports *] -to [get_ports *]
{% elif design_type == "dsp_filter" %}
# DSP timing constraints
set_max_delay {{ clock_period * 0.8 }} -from [get_pins */mult*/Y] -to [get_pins */acc*/D]
{% endif %}

# False paths
{% if has_reset %}
set_false_path -from [get_ports {{ reset_port }}]
{% endif %}

# Area constraint (optional)
{% if area_constraint %}
set_max_area {{ area_constraint }}
{% endif %} 