Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  2 21:18:49 2021
| Host         : DESKTOP-MLV1D95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (373)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (12)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (373)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: ck_io0 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io1 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io10 (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ck_io11 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io2 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io3 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io4 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io5 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io6 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io7 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io8 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io9 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/s_cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/s_cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/s_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/s_display_time_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/s_reset_disp_reg_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/s_reset_disp_reg_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/s_reset_disp_reg_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/s_set_disp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.100        0.000                      0                   60        0.101        0.000                      0                   60        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.113        0.000                      0                   30        0.101        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.100        0.000                      0                   30        0.453        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 2.043ns (72.432%)  route 0.778ns (27.568%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.747 r  door_lock_system/disp_cnt/s_display_time_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.747    door_lock_system/disp_cnt/s_display_time_reg[25]_i_1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.070 r  door_lock_system/disp_cnt/s_display_time_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.070    door_lock_system/disp_cnt/s_display_time_reg[29]_i_1_n_6
    SLICE_X8Y104         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y104         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[30]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y104         FDCE (Setup_fdce_C_D)        0.109    15.184    door_lock_system/disp_cnt/s_display_time_reg[30]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.939ns (71.376%)  route 0.778ns (28.624%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.747 r  door_lock_system/disp_cnt/s_display_time_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.747    door_lock_system/disp_cnt/s_display_time_reg[25]_i_1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.966 r  door_lock_system/disp_cnt/s_display_time_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.966    door_lock_system/disp_cnt/s_display_time_reg[29]_i_1_n_7
    SLICE_X8Y104         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y104         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[29]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y104         FDCE (Setup_fdce_C_D)        0.109    15.184    door_lock_system/disp_cnt/s_display_time_reg[29]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 1.926ns (71.238%)  route 0.778ns (28.761%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.953 r  door_lock_system/disp_cnt/s_display_time_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.953    door_lock_system/disp_cnt/s_display_time_reg[25]_i_1_n_6
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[26]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.109    15.184    door_lock_system/disp_cnt/s_display_time_reg[26]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 1.918ns (71.153%)  route 0.778ns (28.847%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.945 r  door_lock_system/disp_cnt/s_display_time_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.945    door_lock_system/disp_cnt/s_display_time_reg[25]_i_1_n_4
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[28]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.109    15.184    door_lock_system/disp_cnt/s_display_time_reg[28]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.842ns (70.316%)  route 0.778ns (29.684%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.869 r  door_lock_system/disp_cnt/s_display_time_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.869    door_lock_system/disp_cnt/s_display_time_reg[25]_i_1_n_5
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[27]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.109    15.184    door_lock_system/disp_cnt/s_display_time_reg[27]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 1.822ns (70.088%)  route 0.778ns (29.912%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.849 r  door_lock_system/disp_cnt/s_display_time_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.849    door_lock_system/disp_cnt/s_display_time_reg[25]_i_1_n_7
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[25]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)        0.109    15.184    door_lock_system/disp_cnt/s_display_time_reg[25]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.809ns (69.938%)  route 0.778ns (30.062%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.836 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.836    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_6
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[22]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)        0.109    15.185    door_lock_system/disp_cnt/s_display_time_reg[22]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.801ns (69.844%)  route 0.778ns (30.156%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.828 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.828    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_4
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[24]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)        0.109    15.185    door_lock_system/disp_cnt/s_display_time_reg[24]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 1.725ns (68.928%)  route 0.778ns (31.072%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.752 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.752    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_5
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)        0.109    15.185    door_lock_system/disp_cnt/s_display_time_reg[23]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 1.705ns (68.678%)  route 0.778ns (31.322%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.518     5.768 r  door_lock_system/disp_cnt/s_display_time_reg[4]/Q
                         net (fo=2, routed)           0.777     6.545    door_lock_system/disp_cnt/s_display_time_reg[4]
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.045 r  door_lock_system/disp_cnt/s_display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.045    door_lock_system/disp_cnt/s_display_time_reg[1]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  door_lock_system/disp_cnt/s_display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    door_lock_system/disp_cnt/s_display_time_reg[5]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.279    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.396    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.732 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.732    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_7
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[21]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)        0.109    15.185    door_lock_system/disp_cnt/s_display_time_reg[21]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.996 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_7
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[13]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.009 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_5
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.032 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_6
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.034 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_4
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y100         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.036 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_7
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.049 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_5
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.072 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.072    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_6
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.074 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_4
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y101         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.023 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.076 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.076    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_7
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[21]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y102         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.576     1.495    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  door_lock_system/disp_cnt/s_display_time_reg[11]/Q
                         net (fo=2, routed)           0.127     1.786    door_lock_system/disp_cnt/s_display_time_reg[11]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  door_lock_system/disp_cnt/s_display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    door_lock_system/disp_cnt/s_display_time_reg[9]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  door_lock_system/disp_cnt/s_display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/s_display_time_reg[13]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.023 r  door_lock_system/disp_cnt/s_display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    door_lock_system/disp_cnt/s_display_time_reg[17]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.089 r  door_lock_system/disp_cnt/s_display_time_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.089    door_lock_system/disp_cnt/s_display_time_reg[21]_i_1_n_5
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.841     2.006    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y102         FDCE (Hold_fdce_C_D)         0.134     1.894    door_lock_system/disp_cnt/s_display_time_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    door_lock_system/disp_cnt/s_display_time_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    door_lock_system/disp_cnt/s_display_time_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    door_lock_system/disp_cnt/s_display_time_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y100    door_lock_system/disp_cnt/s_display_time_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y101    door_lock_system/disp_cnt/s_display_time_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y101    door_lock_system/disp_cnt/s_display_time_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    door_lock_system/disp_cnt/s_display_time_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    door_lock_system/disp_cnt/s_display_time_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    door_lock_system/disp_cnt/s_display_time_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    door_lock_system/disp_cnt/s_display_time_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y104    door_lock_system/disp_cnt/s_display_time_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y104    door_lock_system/disp_cnt/s_display_time_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     door_lock_system/disp_cnt/s_display_time_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     door_lock_system/disp_cnt/s_display_time_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     door_lock_system/disp_cnt/s_display_time_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     door_lock_system/disp_cnt/s_display_time_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     door_lock_system/disp_cnt/s_display_time_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     door_lock_system/disp_cnt/s_display_time_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     door_lock_system/disp_cnt/s_display_time_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     door_lock_system/disp_cnt/s_display_time_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     door_lock_system/disp_cnt/s_display_time_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.890ns (20.198%)  route 3.516ns (79.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          1.146     9.656    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y102         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[21]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Recov_fdce_C_CLR)     -0.319    14.757    door_lock_system/disp_cnt/s_display_time_reg[21]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.890ns (20.198%)  route 3.516ns (79.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          1.146     9.656    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y102         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[22]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Recov_fdce_C_CLR)     -0.319    14.757    door_lock_system/disp_cnt/s_display_time_reg[22]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.890ns (20.198%)  route 3.516ns (79.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          1.146     9.656    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y102         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Recov_fdce_C_CLR)     -0.319    14.757    door_lock_system/disp_cnt/s_display_time_reg[23]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.890ns (20.198%)  route 3.516ns (79.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          1.146     9.656    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y102         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.931    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[24]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDCE (Recov_fdce_C_CLR)     -0.319    14.757    door_lock_system/disp_cnt/s_display_time_reg[24]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.890ns (20.274%)  route 3.500ns (79.726%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          1.130     9.640    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y104         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y104         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[29]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y104         FDCE (Recov_fdce_C_CLR)     -0.319    14.756    door_lock_system/disp_cnt/s_display_time_reg[29]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.890ns (20.274%)  route 3.500ns (79.726%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          1.130     9.640    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y104         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y104         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[30]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y104         FDCE (Recov_fdce_C_CLR)     -0.319    14.756    door_lock_system/disp_cnt/s_display_time_reg[30]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.890ns (20.897%)  route 3.369ns (79.103%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.999     9.509    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y103         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[25]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319    14.756    door_lock_system/disp_cnt/s_display_time_reg[25]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.890ns (20.897%)  route 3.369ns (79.103%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.999     9.509    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y103         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[26]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319    14.756    door_lock_system/disp_cnt/s_display_time_reg[26]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.890ns (20.897%)  route 3.369ns (79.103%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.999     9.509    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y103         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[27]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319    14.756    door_lock_system/disp_cnt/s_display_time_reg[27]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.890ns (20.897%)  route 3.369ns (79.103%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.647     5.250    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     5.768 f  door_lock_system/disp_cnt/s_display_time_reg[8]/Q
                         net (fo=2, routed)           1.088     6.856    door_lock_system/disp_cnt/s_display_time_reg[8]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.980 r  door_lock_system/disp_cnt/s_cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.633     7.613    door_lock_system/disp_cnt/s_cnt_reg[2]_i_10_n_0
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.737 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.649     8.386    door_lock_system/disp_cnt/s_cnt_reg[2]_i_6_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.124     8.510 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.999     9.509    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y103         FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.930    door_lock_system/disp_cnt/clk
    SLICE_X8Y103         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[28]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319    14.756    door_lock_system/disp_cnt/s_display_time_reg[28]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.254ns (38.301%)  route 0.409ns (61.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.153    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y98          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y98          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.254ns (38.301%)  route 0.409ns (61.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.153    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y98          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[6]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y98          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.254ns (38.301%)  route 0.409ns (61.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.153    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y98          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[7]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y98          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.254ns (38.301%)  route 0.409ns (61.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.153    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y98          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y98          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[8]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y98          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.254ns (35.423%)  route 0.463ns (64.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.194     2.206    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y97          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[1]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.254ns (35.423%)  route 0.463ns (64.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.194     2.206    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y97          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[2]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.254ns (35.423%)  route 0.463ns (64.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.194     2.206    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y97          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[3]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.254ns (35.423%)  route 0.463ns (64.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.194     2.206    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y97          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y97          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[4]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.254ns (33.667%)  route 0.500ns (66.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.232     2.244    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y99          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[10]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y99          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/s_display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/s_display_time_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.254ns (33.667%)  route 0.500ns (66.333%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.570     1.489    door_lock_system/disp_cnt/clk
    SLICE_X8Y102         FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.164     1.653 f  door_lock_system/disp_cnt/s_display_time_reg[23]/Q
                         net (fo=2, routed)           0.062     1.715    door_lock_system/disp_cnt/s_display_time_reg[23]
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.760 f  door_lock_system/disp_cnt/s_cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.207     1.967    door_lock_system/disp_cnt/s_cnt_reg[2]_i_9_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.012 f  door_lock_system/disp_cnt/s_display_time[1]_i_3/O
                         net (fo=30, routed)          0.232     2.244    door_lock_system/disp_cnt/s_display_time[1]_i_3_n_0
    SLICE_X8Y99          FDCE                                         f  door_lock_system/disp_cnt/s_display_time_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.847     2.012    door_lock_system/disp_cnt/clk
    SLICE_X8Y99          FDCE                                         r  door_lock_system/disp_cnt/s_display_time_reg[11]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y99          FDCE (Remov_fdce_C_CLR)     -0.067     1.699    door_lock_system/disp_cnt/s_display_time_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.545    





