
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v
# synth_design -part xc7z020clg484-3 -top LU -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top LU -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 142011 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 242997 ; free virtual = 311009
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LU' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:187]
INFO: [Synth 8-6157] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2531]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3197]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3163]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[4:0]' into 'curReadAddrDelay11_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3303]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[4:0]' into 'curWriteAddr_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3613]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[31:0]' into 'curWriteByteEn_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3614]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3303]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3613]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3614]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[4:0]' into 'curReadAddrDelay10_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3302]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[4:0]' into 'curReadAddrDelay9_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3301]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[4:0]' into 'curReadAddrDelay8_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3300]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[4:0]' into 'curReadAddrDelay7_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3299]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[4:0]' into 'curReadAddrDelay6_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3298]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[4:0]' into 'curReadAddrDelay5_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3297]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[4:0]' into 'curReadAddrDelay4_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3296]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[4:0]' into 'curReadAddrDelay3_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3295]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[4:0]' into 'curReadAddrDelay2_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3294]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[4:0]' into 'curReadAddrDelay1_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3293]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[4:0]' into 'curReadAddrDelay0_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3292]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3292]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3293]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3294]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3295]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3296]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3297]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3298]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3299]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3300]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3301]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3302]
INFO: [Synth 8-6155] done synthesizing module 'LUControl' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2531]
INFO: [Synth 8-6157] synthesizing module 'fpu_div' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2144]
INFO: [Synth 8-6157] synthesizing module 'div_24b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2295]
INFO: [Synth 8-6155] done synthesizing module 'div_24b' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2295]
INFO: [Synth 8-6155] done synthesizing module 'fpu_div' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2144]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2102]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3645]
	Parameter DATA_WIDTH bound to: 10'b0100000000 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3645]
INFO: [Synth 8-6155] done synthesizing module 'ram' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2102]
INFO: [Synth 8-6157] synthesizing module 'ram1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2060]
INFO: [Synth 8-6155] done synthesizing module 'ram1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2060]
INFO: [Synth 8-6157] synthesizing module 'ram2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2018]
INFO: [Synth 8-6155] done synthesizing module 'ram2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:2018]
INFO: [Synth 8-6157] synthesizing module 'ram3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1976]
INFO: [Synth 8-6155] done synthesizing module 'ram3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1976]
INFO: [Synth 8-6157] synthesizing module 'top_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1937]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3645]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:3645]
INFO: [Synth 8-6155] done synthesizing module 'top_ram' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1937]
INFO: [Synth 8-6157] synthesizing module 'mult_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:605]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:992]
INFO: [Synth 8-6157] synthesizing module 'preprocess' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1867]
INFO: [Synth 8-6155] done synthesizing module 'preprocess' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1867]
INFO: [Synth 8-6157] synthesizing module 'special' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1813]
INFO: [Synth 8-6155] done synthesizing module 'special' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1813]
INFO: [Synth 8-6157] synthesizing module 'prenorm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1523]
INFO: [Synth 8-6155] done synthesizing module 'prenorm' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1523]
INFO: [Synth 8-6157] synthesizing module 'multiply_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1507]
INFO: [Synth 8-6155] done synthesizing module 'multiply_a' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1507]
INFO: [Synth 8-6157] synthesizing module 'exponent' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1485]
INFO: [Synth 8-6155] done synthesizing module 'exponent' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1485]
INFO: [Synth 8-6157] synthesizing module 'normalize' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1465]
INFO: [Synth 8-6155] done synthesizing module 'normalize' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1465]
INFO: [Synth 8-6157] synthesizing module 'shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1279]
INFO: [Synth 8-6155] done synthesizing module 'shift' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1279]
INFO: [Synth 8-6157] synthesizing module 'round' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1173]
INFO: [Synth 8-6155] done synthesizing module 'round' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1173]
INFO: [Synth 8-6157] synthesizing module 'flag' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1153]
INFO: [Synth 8-6155] done synthesizing module 'flag' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1153]
INFO: [Synth 8-6157] synthesizing module 'assemble' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1106]
INFO: [Synth 8-6155] done synthesizing module 'assemble' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1106]
WARNING: [Synth 8-3848] Net stilltiny_or_tiny_and_denormround in module/entity fpmul does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1092]
INFO: [Synth 8-6155] done synthesizing module 'fpmul' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:992]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:627]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:627]
INFO: [Synth 8-6155] done synthesizing module 'mult_add' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:605]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:449]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:470]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg0_reg[4:0]' into 'leftReadAddr0Reg0_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:394]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:394]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg1_reg[4:0]' into 'leftReadAddr0Reg1_reg[4:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:402]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:402]
INFO: [Synth 8-6155] done synthesizing module 'LU' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:187]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[31]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[30]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[29]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[28]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[27]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[26]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[25]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[24]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[23]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[22]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[21]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[20]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[19]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[18]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[17]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[16]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[15]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[14]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[13]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[12]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[11]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[10]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[9]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[8]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[7]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[6]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[5]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[4]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[2]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[1]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[0]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[31]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[30]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[29]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[28]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[27]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[26]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[25]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[24]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[23]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[22]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[21]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[20]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[19]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[18]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[17]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[16]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[15]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[14]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[13]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[12]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[11]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[10]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[9]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[8]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[7]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[6]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[5]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[4]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[3]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[2]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[1]
WARNING: [Synth 8-3331] design ram2 has unconnected port byteena_a[0]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[31]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[30]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[29]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[28]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[27]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[26]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[25]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[24]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[23]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[22]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[21]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[20]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[19]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[18]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[17]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[16]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[15]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[14]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[13]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[12]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[11]
WARNING: [Synth 8-3331] design ram1 has unconnected port byteena_a[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 86.660 ; free physical = 242951 ; free virtual = 310963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 86.660 ; free physical = 242925 ; free virtual = 310938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.297 ; gain = 94.656 ; free physical = 242926 ; free virtual = 310939
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-802] inferred FSM for state register 'currentRowState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i1modkByteEn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:1517]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:863]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentRowState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0110 |                             0000
                 iSTATE6 |                             1011 |                             0001
                iSTATE11 |                             1010 |                             0110
                 iSTATE8 |                             1101 |                             0111
                iSTATE10 |                             1110 |                             1000
                 iSTATE9 |                             1100 |                             1001
                 iSTATE5 |                             1001 |                             1010
                 iSTATE3 |                             0111 |                             1011
                 iSTATE4 |                             1000 |                             1100
                 iSTATE2 |                             0101 |                             0010
                  iSTATE |                             0000 |                             0011
                iSTATE12 |                             0001 |                             1110
                 iSTATE0 |                             0010 |                             0100
                 iSTATE1 |                             0100 |                             1101
                iSTATE13 |                             0011 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'LUControl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1644.410 ; gain = 168.770 ; free physical = 242838 ; free virtual = 310852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |           8|     10602|
|2     |LU__GC0       |           1|     27167|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 9     
	   2 Input     25 Bit       Adders := 8     
	   2 Input     24 Bit       Adders := 8     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 32    
	   4 Input     10 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 18    
	   2 Input      8 Bit       Adders := 221   
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	              256 Bit    Registers := 20    
	               32 Bit    Registers := 94    
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 46    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 68    
	                3 Bit    Registers := 35    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---RAMs : 
	               1K Bit         RAMs := 4     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     96 Bit        Muxes := 8     
	   2 Input     48 Bit        Muxes := 16    
	   2 Input     47 Bit        Muxes := 23    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     31 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 16    
	   5 Input     31 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 24    
	   2 Input     24 Bit        Muxes := 64    
	   2 Input     23 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 33    
	   3 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 69    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LU 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 12    
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 14    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module preprocess 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module special 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module prenorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 2     
Module exponent 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
Module normalize 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
Module assemble 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpmul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mult_add 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 38    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 54    
	                3 Bit    Registers := 35    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 19    
	   3 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	  15 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module div_24b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
Module fpu_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:582]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:558]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:581]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:557]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:577]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:553]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:576]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:552]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftReadAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftReadAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:393]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:374]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg1_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:401]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg0_reg' and it is trimmed from '5' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:378]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg2_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:503]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg1_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:499]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg0_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:495]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg2_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg1_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:500]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg0_reg' and it is trimmed from '8' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU.v:496]
WARNING: [Synth 8-6014] Unused sequential element currentBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element currentBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element topBlock/inst2/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'mult_add:/ADD/b_reg[30]' (FD) to 'mult_add:/ADD/b_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_add:/ADD/\b_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[0]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[1]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[2]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[3]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[4]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[5]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[6]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_exp_reg[7]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[0]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[1]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[2]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[3]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[4]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[5]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[6]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[7]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[8]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[9]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[10]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[11]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[12]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[13]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[14]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[15]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[16]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[17]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[18]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[19]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[20]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[21]' (FD) to 'i_0/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/rec/n_man_reg[22]' (FD) to 'i_0/rec/n_sign_reg'
INFO: [Synth 8-3886] merging instance 'i_0/rec/d_man_reg[23]' (FD) to 'i_0/rec/n_man_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rec/\n_man_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rec/n_sign_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1888.656 ; gain = 413.016 ; free physical = 243178 ; free virtual = 311198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU          | currentBlock0/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU          | currentBlock1/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU          | leftBlock0/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU          | leftBlock1/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU          | topBlock/inst2/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_a  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_a  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |           8|      5063|
|2     |LU__GC0       |           1|     15087|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 243160 ; free virtual = 311180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU          | currentBlock0/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU          | currentBlock1/inst1/ram_reg | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU          | leftBlock0/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|LU          | leftBlock1/inst1/ram_reg    | 8 x 256(READ_FIRST)    | W |   | 8 x 256(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU          | topBlock/inst2/ram_reg | Implied   | 8 x 32               | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mult_add      |           8|      5063|
|2     |LU__GC0       |           1|     15087|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[0]' (FD) to 'PE1/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[1]' (FD) to 'PE1/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[2]' (FD) to 'PE1/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[3]' (FD) to 'PE1/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[4]' (FD) to 'PE1/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[5]' (FD) to 'PE1/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[6]' (FD) to 'PE1/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[7]' (FD) to 'PE1/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[9]' (FD) to 'PE1/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[8]' (FD) to 'PE1/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[11]' (FD) to 'PE1/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[10]' (FD) to 'PE1/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[13]' (FD) to 'PE1/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[12]' (FD) to 'PE1/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[15]' (FD) to 'PE1/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'PE1/ADD/b_reg[14]' (FD) to 'PE1/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[0]' (FD) to 'PE0/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[1]' (FD) to 'PE0/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[2]' (FD) to 'PE0/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[3]' (FD) to 'PE0/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[4]' (FD) to 'PE0/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[5]' (FD) to 'PE0/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[6]' (FD) to 'PE0/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[7]' (FD) to 'PE0/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[9]' (FD) to 'PE0/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[8]' (FD) to 'PE0/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[11]' (FD) to 'PE0/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[10]' (FD) to 'PE0/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[13]' (FD) to 'PE0/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[12]' (FD) to 'PE0/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[15]' (FD) to 'PE0/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'PE0/ADD/b_reg[14]' (FD) to 'PE0/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[0]' (FD) to 'PE2/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[1]' (FD) to 'PE2/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[2]' (FD) to 'PE2/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[3]' (FD) to 'PE2/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[4]' (FD) to 'PE2/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[5]' (FD) to 'PE2/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[6]' (FD) to 'PE2/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[7]' (FD) to 'PE2/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[9]' (FD) to 'PE2/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[8]' (FD) to 'PE2/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[11]' (FD) to 'PE2/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[10]' (FD) to 'PE2/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[13]' (FD) to 'PE2/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[12]' (FD) to 'PE2/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[15]' (FD) to 'PE2/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'PE2/ADD/b_reg[14]' (FD) to 'PE2/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[4]' (FD) to 'PE3/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[5]' (FD) to 'PE3/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[6]' (FD) to 'PE3/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[7]' (FD) to 'PE3/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[8]' (FD) to 'PE3/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[9]' (FD) to 'PE3/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[10]' (FD) to 'PE3/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[11]' (FD) to 'PE3/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[12]' (FD) to 'PE3/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[13]' (FD) to 'PE3/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[14]' (FD) to 'PE3/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[15]' (FD) to 'PE3/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[0]' (FD) to 'PE3/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[1]' (FD) to 'PE3/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[2]' (FD) to 'PE3/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'PE3/ADD/b_reg[3]' (FD) to 'PE3/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'PE6/ADD/b_reg[0]' (FD) to 'PE6/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'PE6/ADD/b_reg[1]' (FD) to 'PE6/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'PE6/ADD/b_reg[2]' (FD) to 'PE6/mult_result_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242973 ; free virtual = 310993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net leftWriteEn1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net leftWriteEn0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn1Reg1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net curWriteEn0Reg1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242902 ; free virtual = 310921
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242884 ; free virtual = 310903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242809 ; free virtual = 310828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242796 ; free virtual = 310816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242760 ; free virtual = 310779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242753 ; free virtual = 310772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LU          | conBlock/start_reg                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curReadAddrDelay0_reg[2]   | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddrDelay16_reg[2] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddrDelay5_reg[2]  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteAddr_reg[2]        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/curWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteEn_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/curWriteSel_reg            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEnDelay_reg[5]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteEn_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/leftWriteSel_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/topWriteAddrDelay5_reg[2]  | 27     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|LU          | conBlock/topWriteEnDelay_reg[5]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LU          | conBlock/topWriteSelDelay5_reg[2]   | 27     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|LU          | conBlock/topWriteSel_reg[2]         | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | conBlock/topSourceSel_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/diagEn_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | conBlock/MOEnDelay_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU          | leftReadAddr0Reg1_reg[2]            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | topWriteDataReg2_reg[31]            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LU          | topReadAddrReg2_reg[2]              | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | topWriteAddrReg2_reg[2]             | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU          | topWriteEnReg2_reg                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   626|
|2     |DSP48E1  |    16|
|3     |LUT1     |    66|
|4     |LUT2     |  1041|
|5     |LUT3     |  2516|
|6     |LUT4     |  1375|
|7     |LUT5     |  4107|
|8     |LUT6     |  7013|
|9     |MUXF7    |    75|
|10    |RAM32M   |     6|
|11    |RAMB36E1 |    16|
|12    |SRL16E   |    68|
|13    |SRLC32E  |     7|
|14    |FDRE     |  3446|
|15    |FDSE     |    69|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              | 20447|
|2     |  PE0            |mult_add                      |  1299|
|3     |    ADD          |fpu_add_52                    |   781|
|4     |    MUL          |fpmul_53                      |   294|
|5     |      exponenter |exponent_54                   |     8|
|6     |      multiplier |multiply_a_55                 |   144|
|7     |      rounder    |round_56                      |     6|
|8     |      shifter    |shift_57                      |    96|
|9     |      specialer  |special_58                    |     3|
|10    |  PE1            |mult_add_0                    |  1212|
|11    |    ADD          |fpu_add_45                    |   781|
|12    |    MUL          |fpmul_46                      |   207|
|13    |      exponenter |exponent_47                   |     8|
|14    |      multiplier |multiply_a_48                 |    62|
|15    |      rounder    |round_49                      |     6|
|16    |      shifter    |shift_50                      |    96|
|17    |      specialer  |special_51                    |     3|
|18    |  PE2            |mult_add_1                    |  1212|
|19    |    ADD          |fpu_add_38                    |   781|
|20    |    MUL          |fpmul_39                      |   207|
|21    |      exponenter |exponent_40                   |     8|
|22    |      multiplier |multiply_a_41                 |    62|
|23    |      rounder    |round_42                      |     6|
|24    |      shifter    |shift_43                      |    96|
|25    |      specialer  |special_44                    |     3|
|26    |  PE3            |mult_add_2                    |  1212|
|27    |    ADD          |fpu_add_31                    |   781|
|28    |    MUL          |fpmul_32                      |   207|
|29    |      exponenter |exponent_33                   |     8|
|30    |      multiplier |multiply_a_34                 |    62|
|31    |      rounder    |round_35                      |     6|
|32    |      shifter    |shift_36                      |    96|
|33    |      specialer  |special_37                    |     3|
|34    |  PE4            |mult_add_3                    |  1212|
|35    |    ADD          |fpu_add_24                    |   781|
|36    |    MUL          |fpmul_25                      |   207|
|37    |      exponenter |exponent_26                   |     8|
|38    |      multiplier |multiply_a_27                 |    62|
|39    |      rounder    |round_28                      |     6|
|40    |      shifter    |shift_29                      |    96|
|41    |      specialer  |special_30                    |     3|
|42    |  PE5            |mult_add_4                    |  1214|
|43    |    ADD          |fpu_add_17                    |   781|
|44    |    MUL          |fpmul_18                      |   209|
|45    |      exponenter |exponent_19                   |     8|
|46    |      multiplier |multiply_a_20                 |    62|
|47    |      rounder    |round_21                      |     6|
|48    |      shifter    |shift_22                      |    96|
|49    |      specialer  |special_23                    |     3|
|50    |  PE6            |mult_add_5                    |  1212|
|51    |    ADD          |fpu_add_10                    |   781|
|52    |    MUL          |fpmul_11                      |   207|
|53    |      exponenter |exponent_12                   |     8|
|54    |      multiplier |multiply_a_13                 |    62|
|55    |      rounder    |round_14                      |     6|
|56    |      shifter    |shift_15                      |    96|
|57    |      specialer  |special_16                    |     3|
|58    |  PE7            |mult_add_6                    |  1454|
|59    |    ADD          |fpu_add                       |   781|
|60    |    MUL          |fpmul                         |   449|
|61    |      exponenter |exponent                      |   136|
|62    |      multiplier |multiply_a                    |    78|
|63    |      rounder    |round                         |     6|
|64    |      shifter    |shift                         |   193|
|65    |      specialer  |special                       |     3|
|66    |  conBlock       |LUControl                     |   728|
|67    |  currentBlock0  |ram                           |   452|
|68    |    inst1        |dual_port_ram_9               |   452|
|69    |  currentBlock1  |ram1                          |   260|
|70    |    inst1        |dual_port_ram_8               |   260|
|71    |  leftBlock0     |ram2                          |  3301|
|72    |    inst1        |dual_port_ram_7               |  3301|
|73    |  leftBlock1     |ram3                          |     4|
|74    |    inst1        |dual_port_ram                 |     4|
|75    |  rec            |fpu_div                       |  3330|
|76    |  topBlock       |top_ram                       |    38|
|77    |    inst2        |dual_port_ram__parameterized0 |    38|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242752 ; free virtual = 310772
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 185 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1888.660 ; gain = 413.020 ; free physical = 242752 ; free virtual = 310772
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1888.664 ; gain = 413.020 ; free physical = 242757 ; free virtual = 310777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1950.832 ; gain = 0.000 ; free physical = 242356 ; free virtual = 310378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
276 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1950.832 ; gain = 475.289 ; free physical = 242421 ; free virtual = 310444
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2449.461 ; gain = 498.629 ; free physical = 241856 ; free virtual = 309879
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2449.461 ; gain = 0.000 ; free physical = 241854 ; free virtual = 309877
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.473 ; gain = 0.000 ; free physical = 241790 ; free virtual = 309828
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2473.480 ; gain = 24.020 ; free physical = 240987 ; free virtual = 309010
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.738 ; gain = 105.238 ; free physical = 241062 ; free virtual = 309085
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2612.742 ; gain = 0.004 ; free physical = 241333 ; free virtual = 309356

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: aa716029

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 241319 ; free virtual = 309342

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18f473846

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242368 ; free virtual = 310391
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18f473846

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242353 ; free virtual = 310377
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1875e0ab7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242277 ; free virtual = 310300
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1875e0ab7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242291 ; free virtual = 310314
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1562c1c08

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242295 ; free virtual = 310318
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1562c1c08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242358 ; free virtual = 310381
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242386 ; free virtual = 310409
Ending Logic Optimization Task | Checksum: 165e97f84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2612.742 ; gain = 0.000 ; free physical = 242384 ; free virtual = 310407

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.836 | TNS=-4393.561 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 16 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: f1dc1f73

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2918.910 ; gain = 0.000 ; free physical = 243281 ; free virtual = 311304
Ending Power Optimization Task | Checksum: f1dc1f73

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2918.910 ; gain = 306.168 ; free physical = 243291 ; free virtual = 311315

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f1dc1f73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.910 ; gain = 0.000 ; free physical = 243290 ; free virtual = 311313

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2918.910 ; gain = 0.000 ; free physical = 243289 ; free virtual = 311313
Ending Netlist Obfuscation Task | Checksum: eeb823ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2918.910 ; gain = 0.000 ; free physical = 243304 ; free virtual = 311327
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2918.910 ; gain = 306.172 ; free physical = 243302 ; free virtual = 311325
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: eeb823ff
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module LU ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 1280 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2918.910 ; gain = 0.000 ; free physical = 242957 ; free virtual = 310980
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.836 | TNS=-4393.561 |
PSMgr Creation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2918.910 ; gain = 0.000 ; free physical = 242926 ; free virtual = 310950
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3067.547 ; gain = 148.637 ; free physical = 242751 ; free virtual = 310774
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1008 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 128 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 242689 ; free virtual = 310712
Power optimization passes: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3067.547 ; gain = 148.637 ; free physical = 242698 ; free virtual = 310722

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 242975 ; free virtual = 310998


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design LU ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 28 accepted clusters 28
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 24 accepted clusters 24

Number of Slice Registers augmented: 4 newly gated: 1394 Total: 3516
Number of SRLs augmented: 0  newly gated: 0 Total: 75
Number of BRAM Ports augmented: 28 newly gated: 0 Total Ports: 32
Number of Flops added for Enable Generation: 0

Flops dropped: 0/1403 RAMS dropped: 0/28 Clusters dropped: 0/52 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 188ad523c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243173 ; free virtual = 311197
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 188ad523c
Power optimization: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3067.547 ; gain = 148.637 ; free physical = 243251 ; free virtual = 311274
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 13305240 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a2f6c36a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243442 ; free virtual = 311465
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a2f6c36a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243430 ; free virtual = 311453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 185263da5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243444 ; free virtual = 311467
INFO: [Opt 31-389] Phase Remap created 14 cells and removed 28 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: accf9489

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243431 ; free virtual = 311454
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              14  |              28  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 198ad1505

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243440 ; free virtual = 311463

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243440 ; free virtual = 311463
Ending Netlist Obfuscation Task | Checksum: 198ad1505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243438 ; free virtual = 311462
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 3067.547 ; gain = 148.637 ; free physical = 243438 ; free virtual = 311462
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243843 ; free virtual = 311866
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c651b28a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243843 ; free virtual = 311866
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243854 ; free virtual = 311878

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aa898194

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243824 ; free virtual = 311848

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18254f1e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243781 ; free virtual = 311804

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18254f1e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243781 ; free virtual = 311804
Phase 1 Placer Initialization | Checksum: 18254f1e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243781 ; free virtual = 311804

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15ed50659

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243750 ; free virtual = 311773

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net PE7/MUL/multiplier/multOperand_reg[19][1] could not be optimized because driver PE7/MUL/multiplier/prod_i_24 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[16] could not be optimized because driver PE0/MUL/multiplier/prod_i_20__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[13] could not be optimized because driver PE0/MUL/multiplier/prod_i_26__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[17] could not be optimized because driver PE0/MUL/multiplier/prod_i_19__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[18] could not be optimized because driver PE0/MUL/multiplier/prod_i_18__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[15] could not be optimized because driver PE0/MUL/multiplier/prod_i_23__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[5] could not be optimized because driver PE0/MUL/multiplier/prod_i_34__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[3] could not be optimized because driver PE0/MUL/multiplier/prod_i_36__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[11] could not be optimized because driver PE0/MUL/multiplier/prod_i_28__6 could not be replicated
INFO: [Physopt 32-117] Net PE7/MUL/multiplier/multOperand_reg[19][3] could not be optimized because driver PE7/MUL/multiplier/prod_i_21__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[7] could not be optimized because driver PE0/MUL/multiplier/prod_i_32__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[8] could not be optimized because driver PE0/MUL/multiplier/prod_i_31__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[14] could not be optimized because driver PE0/MUL/multiplier/prod_i_25__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[12] could not be optimized because driver PE0/MUL/multiplier/prod_i_27__6 could not be replicated
INFO: [Physopt 32-117] Net PE7/MUL/multiplier/multOperand_reg[19][2] could not be optimized because driver PE7/MUL/multiplier/prod_i_22__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[10] could not be optimized because driver PE0/MUL/multiplier/prod_i_29__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[9] could not be optimized because driver PE0/MUL/multiplier/prod_i_30__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[6] could not be optimized because driver PE0/MUL/multiplier/prod_i_33__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[4] could not be optimized because driver PE0/MUL/multiplier/prod_i_35__6 could not be replicated
INFO: [Physopt 32-117] Net PE7/MUL/multiplier/multOperand_reg[19][0] could not be optimized because driver PE7/MUL/multiplier/prod_i_39__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[1] could not be optimized because driver PE0/MUL/multiplier/prod_i_38__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[2] could not be optimized because driver PE0/MUL/multiplier/prod_i_37__6 could not be replicated
INFO: [Physopt 32-117] Net PE0/MUL/multiplier/A[0] could not be optimized because driver PE0/MUL/multiplier/prod_i_40__6 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243721 ; free virtual = 311744

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1613e81fd

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243716 ; free virtual = 311740
Phase 2 Global Placement | Checksum: 13d26f641

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243729 ; free virtual = 311753

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13d26f641

Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 243738 ; free virtual = 311761

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2626b8c81

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 245413 ; free virtual = 313299

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 269ea5f55

Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 245407 ; free virtual = 313293

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ad2875f6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:36 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 245403 ; free virtual = 313289

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 203afa794

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246833 ; free virtual = 314595

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fa3e517f

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246554 ; free virtual = 314315

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2381c51ec

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246491 ; free virtual = 314252

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ebf8eeaf

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246476 ; free virtual = 314237

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f3cda2ec

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246129 ; free virtual = 313892
Phase 3 Detail Placement | Checksum: 1f3cda2ec

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246109 ; free virtual = 313872

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2000b934a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2000b934a

Time (s): cpu = 00:01:49 ; elapsed = 00:00:58 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246031 ; free virtual = 313796
INFO: [Place 30-746] Post Placement Timing Summary WNS=-43.145. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12a853228

Time (s): cpu = 00:02:15 ; elapsed = 00:01:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244955 ; free virtual = 312720
Phase 4.1 Post Commit Optimization | Checksum: 12a853228

Time (s): cpu = 00:02:15 ; elapsed = 00:01:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244972 ; free virtual = 312737

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12a853228

Time (s): cpu = 00:02:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244974 ; free virtual = 312739

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12a853228

Time (s): cpu = 00:02:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244966 ; free virtual = 312731

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244969 ; free virtual = 312734
Phase 4.4 Final Placement Cleanup | Checksum: 4c5efda5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244964 ; free virtual = 312729
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 4c5efda5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244964 ; free virtual = 312729
Ending Placer Task | Checksum: 20a89e41

Time (s): cpu = 00:02:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244987 ; free virtual = 312752
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:20 ; elapsed = 00:01:25 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 245002 ; free virtual = 312767
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244987 ; free virtual = 312752

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.145 | TNS=-5841.104 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d0e6f573

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244920 ; free virtual = 312685
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.145 | TNS=-5841.104 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 23 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net rec/d_man[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/d_man[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net rec/d_man[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[13]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[9]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[6]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[7]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[12]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[5]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rec/d_man[4]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rec/d_man[19]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net rec/d_man[21]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[15]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[11]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[16]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[14]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[10]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[8]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net rec/d_man[17]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rec/d_man[18]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net rec/d_man[20]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rec/d_man[22]. Replicated 4 times.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net rec/d_man[20]_repN. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 23 nets. Created 134 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 23 nets or cells. Created 134 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.145 | TNS=-5841.104 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312432
Phase 2 Fanout Optimization | Checksum: c7723bae

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244665 ; free virtual = 312430

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net rec/d_man[1].  Did not re-place instance rec/d_man_reg[1]
INFO: [Physopt 32-662] Processed net multOperand[14].  Did not re-place instance multOperand_reg[14]
INFO: [Physopt 32-662] Processed net rec/divide/numer20[28].  Did not re-place instance rec/multOperand[30]_i_182
INFO: [Physopt 32-662] Processed net rec/divide/numer10[20].  Did not re-place instance rec/multOperand[10]_i_163
INFO: [Physopt 32-662] Processed net rec/divide/numer12[22].  Did not re-place instance rec/multOperand[13]_i_173
INFO: [Physopt 32-663] Processed net rec/divide/numer14[30].  Re-placed instance rec/multOperand[22]_i_126
INFO: [Physopt 32-662] Processed net rec/divide/numer18[24].  Did not re-place instance rec/multOperand[24]_i_153
INFO: [Physopt 32-662] Processed net rec/divide/numer3[13].  Did not re-place instance rec/multOperand[5]_i_191
INFO: [Physopt 32-662] Processed net rec/divide/numer4[14].  Did not re-place instance rec/multOperand[6]_i_110
INFO: [Physopt 32-662] Processed net rec/divide/numer5[23].  Did not re-place instance rec/multOperand[22]_i_155
INFO: [Physopt 32-662] Processed net rec/divide/numer7[13].  Did not re-place instance rec/multOperand[23]_i_698
INFO: [Physopt 32-662] Processed net rec/divide/numer9[21].  Did not re-place instance rec/multOperand[23]_i_544
INFO: [Physopt 32-662] Processed net rec/divide/p_1_in[6].  Did not re-place instance rec/multOperand[23]_i_642
INFO: [Physopt 32-662] Processed net rec/divide/numer15[31].  Did not re-place instance rec/multOperand[23]_i_265
INFO: [Physopt 32-662] Processed net rec/divide/numer19[39].  Did not re-place instance rec/multOperand[24]_i_65
INFO: [Physopt 32-662] Processed net rec/divide/numer2[12].  Did not re-place instance rec/multOperand[1]_i_206
INFO: [Physopt 32-662] Processed net rec/divide/numer11[13].  Did not re-place instance rec/multOperand[13]_i_217
INFO: [Physopt 32-662] Processed net rec/divide/numer13[15].  Did not re-place instance rec/multOperand[15]_i_107
INFO: [Physopt 32-662] Processed net rec/divide/numer16[18].  Did not re-place instance rec/multOperand[23]_i_635
INFO: [Physopt 32-662] Processed net rec/divide/numer21[37].  Did not re-place instance rec/multOperand[30]_i_120
INFO: [Physopt 32-662] Processed net rec/divide/numer6[8].  Did not re-place instance rec/multOperand[23]_i_778
INFO: [Physopt 32-662] Processed net rec/divide/numer8[10].  Did not re-place instance rec/multOperand[23]_i_682
INFO: [Physopt 32-662] Processed net rec/divide/numer1[3].  Did not re-place instance rec/multOperand[1]_i_247
INFO: [Physopt 32-662] Processed net rec/D[14].  Did not re-place instance rec/multOperand[14]_i_1
INFO: [Physopt 32-662] Processed net rec/divide/numer0__0[2].  Did not re-place instance rec/multOperand[0]_i_158
INFO: [Physopt 32-662] Processed net rec/multOperand[0]_i_131_n_0.  Did not re-place instance rec/multOperand[0]_i_131
INFO: [Physopt 32-662] Processed net rec/multOperand[10]_i_100_n_0.  Did not re-place instance rec/multOperand[10]_i_100
INFO: [Physopt 32-662] Processed net rec/multOperand[10]_i_150_n_0.  Did not re-place instance rec/multOperand[10]_i_150
INFO: [Physopt 32-662] Processed net rec/multOperand[13]_i_152_n_0.  Did not re-place instance rec/multOperand[13]_i_152
INFO: [Physopt 32-662] Processed net rec/multOperand[13]_i_162_n_0.  Did not re-place instance rec/multOperand[13]_i_162
INFO: [Physopt 32-662] Processed net rec/multOperand[14]_i_3_n_0.  Did not re-place instance rec/multOperand[14]_i_3
INFO: [Physopt 32-662] Processed net rec/multOperand[14]_i_6_n_0.  Did not re-place instance rec/multOperand[14]_i_6
INFO: [Physopt 32-662] Processed net rec/multOperand[15]_i_79_n_0.  Did not re-place instance rec/multOperand[15]_i_79
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_194_n_0.  Did not re-place instance rec/multOperand[1]_i_194
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_79_n_0.  Did not re-place instance rec/multOperand[1]_i_79
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_64_n_0.  Did not re-place instance rec/multOperand[22]_i_64
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_84_n_0.  Did not re-place instance rec/multOperand[22]_i_84
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_110_n_0.  Did not re-place instance rec/multOperand[23]_i_110
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_490_n_0.  Did not re-place instance rec/multOperand[23]_i_490
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_516_n_0.  Did not re-place instance rec/multOperand[23]_i_516
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_534_n_0.  Did not re-place instance rec/multOperand[23]_i_534
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_565_n_0.  Did not re-place instance rec/multOperand[23]_i_565
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_716_n_0.  Did not re-place instance rec/multOperand[23]_i_716
INFO: [Physopt 32-662] Processed net rec/multOperand[24]_i_101_n_0.  Did not re-place instance rec/multOperand[24]_i_101
INFO: [Physopt 32-662] Processed net rec/multOperand[24]_i_44_n_0.  Did not re-place instance rec/multOperand[24]_i_44
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_107_n_0.  Did not re-place instance rec/multOperand[30]_i_107
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_242_n_0.  Did not re-place instance rec/multOperand[30]_i_242
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_79_n_0.  Did not re-place instance rec/multOperand[30]_i_79
INFO: [Physopt 32-662] Processed net rec/multOperand[5]_i_137_n_0.  Did not re-place instance rec/multOperand[5]_i_137
INFO: [Physopt 32-662] Processed net rec/multOperand[5]_i_166_n_0.  Did not re-place instance rec/multOperand[5]_i_166
INFO: [Physopt 32-662] Processed net rec/multOperand[6]_i_74_n_0.  Did not re-place instance rec/multOperand[6]_i_74
INFO: [Physopt 32-662] Processed net rec/recResult[14].  Did not re-place instance rec/multOperand[14]_i_2
INFO: [Physopt 32-662] Processed net rec/divide/numer3[21].  Did not re-place instance rec/multOperand[5]_i_145
INFO: [Physopt 32-662] Processed net rec/divide/numer3[23].  Did not re-place instance rec/multOperand[5]_i_143
INFO: [Physopt 32-662] Processed net rec/multOperand[5]_i_83_n_0.  Did not re-place instance rec/multOperand[5]_i_83
INFO: [Physopt 32-662] Processed net rec/multOperand[5]_i_84_n_0.  Did not re-place instance rec/multOperand[5]_i_84
INFO: [Physopt 32-662] Processed net rec/divide/numer1[5].  Did not re-place instance rec/multOperand[1]_i_244
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_193_n_0.  Did not re-place instance rec/multOperand[1]_i_193
INFO: [Physopt 32-662] Processed net rec/divide/numer1[11].  Did not re-place instance rec/multOperand[1]_i_205
INFO: [Physopt 32-662] Processed net rec/multOperand[1]_i_131_n_0.  Did not re-place instance rec/multOperand[1]_i_131
INFO: [Physopt 32-663] Processed net rec/divide/numer7[30].  Re-placed instance rec/multOperand[23]_i_397
INFO: [Physopt 32-662] Processed net rec/divide/numer8[11].  Did not re-place instance rec/multOperand[23]_i_768
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_195_n_0.  Did not re-place instance rec/multOperand[23]_i_195
INFO: [Physopt 32-662] Processed net rec/divide/p_0_in[1].  Did not re-place instance rec/multOperand[30]_i_320
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_91_n_0.  Did not re-place instance rec/multOperand[30]_i_91
INFO: [Physopt 32-662] Processed net rec/divide/numer6[12].  Did not re-place instance rec/multOperand[23]_i_775
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_714_n_0.  Did not re-place instance rec/multOperand[23]_i_714
INFO: [Physopt 32-662] Processed net rec/divide/numer0__0[12].  Did not re-place instance rec/multOperand[0]_i_138
INFO: [Physopt 32-662] Processed net rec/multOperand[0]_i_101_n_0.  Did not re-place instance rec/multOperand[0]_i_101
INFO: [Physopt 32-662] Processed net rec/divide/numer11[17].  Did not re-place instance rec/multOperand[23]_i_697
INFO: [Physopt 32-662] Processed net rec/multOperand[13]_i_164_n_0.  Did not re-place instance rec/multOperand[13]_i_164
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_89_n_0.  Did not re-place instance rec/multOperand[30]_i_89
INFO: [Physopt 32-662] Processed net rec/divide/numer20[26].  Did not re-place instance rec/multOperand[30]_i_249
INFO: [Physopt 32-662] Processed net rec/divide/numer18[26].  Did not re-place instance rec/multOperand[24]_i_116
INFO: [Physopt 32-662] Processed net rec/multOperand[24]_i_183_n_0.  Did not re-place instance rec/multOperand[24]_i_183
INFO: [Physopt 32-662] Processed net rec/multOperand[24]_i_57_n_0.  Did not re-place instance rec/multOperand[24]_i_57
INFO: [Physopt 32-662] Processed net rec/divide/numer8[20].  Did not re-place instance rec/multOperand[23]_i_542
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_344_n_0.  Did not re-place instance rec/multOperand[23]_i_344
INFO: [Physopt 32-662] Processed net rec/divide/numer19[25].  Did not re-place instance rec/multOperand[24]_i_154
INFO: [Physopt 32-662] Processed net rec/multOperand[24]_i_137_n_0.  Did not re-place instance rec/multOperand[24]_i_137
INFO: [Physopt 32-662] Processed net rec/divide/numer12[18].  Did not re-place instance rec/multOperand[13]_i_213
INFO: [Physopt 32-662] Processed net rec/multOperand[13]_i_197_n_0.  Did not re-place instance rec/multOperand[13]_i_197
INFO: [Physopt 32-662] Processed net rec/divide/numer5[13].  Did not re-place instance rec/multOperand[22]_i_214
INFO: [Physopt 32-662] Processed net rec/multOperand[22]_i_148_n_0.  Did not re-place instance rec/multOperand[22]_i_148
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_238_n_0.  Did not re-place instance rec/multOperand[30]_i_238
INFO: [Physopt 32-662] Processed net rec/divide/numer20[22].  Did not re-place instance rec/multOperand[30]_i_254
INFO: [Physopt 32-663] Processed net rec/multOperand[30]_i_173_n_0.  Re-placed instance rec/multOperand[30]_i_173
INFO: [Physopt 32-662] Processed net rec/divide/numer7[33].  Did not re-place instance rec/multOperand[23]_i_202
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_84_n_0.  Did not re-place instance rec/multOperand[23]_i_84
INFO: [Physopt 32-662] Processed net rec/multOperand[13]_i_160_n_0.  Did not re-place instance rec/multOperand[13]_i_160
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_316_n_0.  Did not re-place instance rec/multOperand[30]_i_316
INFO: [Physopt 32-662] Processed net rec/divide/numer12[14].  Did not re-place instance rec/multOperand[13]_i_218
INFO: [Physopt 32-662] Processed net rec/multOperand[13]_i_199_n_0.  Did not re-place instance rec/multOperand[13]_i_199
INFO: [Physopt 32-662] Processed net rec/divide/numer20[30].  Did not re-place instance rec/multOperand[30]_i_180
INFO: [Physopt 32-662] Processed net rec/multOperand[23]_i_191_n_0.  Did not re-place instance rec/multOperand[23]_i_191
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_106_n_0.  Did not re-place instance rec/multOperand[30]_i_106
INFO: [Physopt 32-662] Processed net rec/divide/numer3[17].  Did not re-place instance rec/multOperand[1]_i_216
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_85_n_0.  Did not re-place instance rec/multOperand[30]_i_85
INFO: [Physopt 32-662] Processed net rec/multOperand[5]_i_135_n_0.  Did not re-place instance rec/multOperand[5]_i_135
INFO: [Physopt 32-662] Processed net rec/multOperand[30]_i_169_n_0.  Did not re-place instance rec/multOperand[30]_i_169
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.122 | TNS=-5840.391 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244562 ; free virtual = 312327
Phase 3 Placement Based Optimization | Checksum: c958fa25

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244574 ; free virtual = 312339

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net rec/multOperand[23]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net rec/multOperand[25]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244562 ; free virtual = 312327
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244561 ; free virtual = 312327
Phase 4 Rewire | Checksum: 10fe043e8

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244564 ; free virtual = 312329

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net rec/divide/numer20[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer10[20]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer12[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer14[30]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer18[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer3[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer4[14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net rec/divide/numer5[23]. Replicated 2 times.
INFO: [Physopt 32-572] Net rec/divide/numer7[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer9[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/p_1_in[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer15[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer19[39]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer2[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer13[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer16[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer21[37] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer8[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer1[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer3[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer3[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer1[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer0__0[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer20[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer18[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer8[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer19[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer12[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer5[13]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer7[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer12[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer20[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer3[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net rec/divide/numer20[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer9[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer3[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net rec/divide/numer4[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net rec/divide/numer21[39]. Replicated 2 times.
INFO: [Physopt 32-572] Net rec/divide/numer2[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer21[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer18[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer11[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer2[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer3[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer2[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/p_1_in[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer14[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer3[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer0__0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer21[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer18[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer14[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer20[43] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer21[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer0__0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/d_man[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer1[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer15[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer0__0[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer21[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer9[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer19[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer3[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer19[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer5[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer8[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer8[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer4[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer13[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer14[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer5[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer1[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer19[37] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer15[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer14[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer20[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer20[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer7[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer14[41] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer6[41] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer12[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net rec/divide/numer1[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 12 nets. Created 17 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 17 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-42.978 | TNS=-5835.927 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244815 ; free virtual = 312582
Phase 5 Critical Cell Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:43 ; elapsed = 00:01:41 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244819 ; free virtual = 312586

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:43 ; elapsed = 00:01:41 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244809 ; free virtual = 312576

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:43 ; elapsed = 00:01:41 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244811 ; free virtual = 312579

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:43 ; elapsed = 00:01:42 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244804 ; free virtual = 312571

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:44 ; elapsed = 00:01:42 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244799 ; free virtual = 312566

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 6 nets.  Swapped 132 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 132 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-42.808 | TNS=-5830.657 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244767 ; free virtual = 312535
Phase 10 Critical Pin Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312534

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244771 ; free virtual = 312539

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 153be5f45

Time (s): cpu = 00:04:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244753 ; free virtual = 312520
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244755 ; free virtual = 312522
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-42.808 | TNS=-5830.657 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |          134  |              0  |                    23  |           0  |           1  |  00:00:22  |
|  Placement Based    |          0.023  |          0.713  |            0  |              0  |                     3  |           0  |           1  |  00:00:09  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.144  |          4.464  |           17  |              0  |                    12  |           0  |           1  |  00:01:08  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.170  |          5.270  |            0  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.337  |         10.447  |          151  |              0  |                    44  |           0  |          11  |  00:01:40  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244753 ; free virtual = 312520
Ending Physical Synthesis Task | Checksum: d6dc0e6c

Time (s): cpu = 00:04:45 ; elapsed = 00:01:43 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244747 ; free virtual = 312515
INFO: [Common 17-83] Releasing license: Implementation
264 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:50 ; elapsed = 00:01:44 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244773 ; free virtual = 312540
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244769 ; free virtual = 312537
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312452
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244778 ; free virtual = 312569
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244693 ; free virtual = 312460
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 38fff2ba ConstDB: 0 ShapeSum: 96b1ec RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "loop[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "loop[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftMemSel" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftMemSel". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteAddrMem[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteAddrMem[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteAddrMem[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteAddrMem[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteEnMem" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteEnMem". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteAddrMem[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteAddrMem[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[212]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[212]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curMemSel" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curMemSel". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "curWriteAddrMem[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "curWriteAddrMem[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "leftWriteDataMem[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "leftWriteDataMem[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 13fe0a682

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244248 ; free virtual = 312016
Post Restoration Checksum: NetGraph: d88dc851 NumContArr: 6752de31 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13fe0a682

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244241 ; free virtual = 312009

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13fe0a682

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244197 ; free virtual = 311965

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13fe0a682

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244196 ; free virtual = 311963
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157cd344b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244237 ; free virtual = 312005
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-39.656| TNS=-5425.237| WHS=0.038  | THS=0.000  |

Phase 2 Router Initialization | Checksum: c4aeb51d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244233 ; free virtual = 312001

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 125cfb3c7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244194 ; free virtual = 311962

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4998
 Number of Nodes with overlaps = 994
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-54.134| TNS=-8347.284| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 127b249b2

Time (s): cpu = 00:01:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 245325 ; free virtual = 313088

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4121
 Number of Nodes with overlaps = 1001
 Number of Nodes with overlaps = 390
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-56.820| TNS=-8428.139| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1544b7ca5

Time (s): cpu = 00:02:22 ; elapsed = 00:01:03 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244965 ; free virtual = 312730
Phase 4 Rip-up And Reroute | Checksum: 1544b7ca5

Time (s): cpu = 00:02:22 ; elapsed = 00:01:03 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244962 ; free virtual = 312727

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12bcba195

Time (s): cpu = 00:02:23 ; elapsed = 00:01:04 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244953 ; free virtual = 312718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-54.134| TNS=-8347.284| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18bd050d6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244963 ; free virtual = 312729

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18bd050d6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244963 ; free virtual = 312728
Phase 5 Delay and Skew Optimization | Checksum: 18bd050d6

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244968 ; free virtual = 312734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1162c3cd3

Time (s): cpu = 00:02:28 ; elapsed = 00:01:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244927 ; free virtual = 312692
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-54.069| TNS=-8050.238| WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1162c3cd3

Time (s): cpu = 00:02:28 ; elapsed = 00:01:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244921 ; free virtual = 312686
Phase 6 Post Hold Fix | Checksum: 1162c3cd3

Time (s): cpu = 00:02:28 ; elapsed = 00:01:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244922 ; free virtual = 312687

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.8949 %
  Global Horizontal Routing Utilization  = 6.39097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 153d18765

Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244918 ; free virtual = 312683

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 153d18765

Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244932 ; free virtual = 312697

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b4deb064

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244912 ; free virtual = 312677

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-54.069| TNS=-8050.238| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b4deb064

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244906 ; free virtual = 312671
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244975 ; free virtual = 312740

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:13 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244975 ; free virtual = 312740
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244988 ; free virtual = 312753
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244966 ; free virtual = 312739
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 244925 ; free virtual = 312719
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 245923 ; free virtual = 313677
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 245539 ; free virtual = 313293
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3067.547 ; gain = 0.000 ; free physical = 246302 ; free virtual = 314056
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:57:59 2022...
