#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 13 19:50:24 2023
# Process ID: 1456
# Current directory: C:/Users/20706/Desktop/FPGA与ZYNQ程序/kernel3x3x3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16212 C:\Users\20706\Desktop\FPGA与ZYNQ程序\kernel3x3x3\kernel3x3x3.xpr
# Log file: C:/Users/20706/Desktop/FPGA与ZYNQ程序/kernel3x3x3/vivado.log
# Journal file: C:/Users/20706/Desktop/FPGA与ZYNQ程序/kernel3x3x3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/20706/Desktop/FPGA与ZYNQ程序/kernel3x3x3/kernel3x3x3.xpr
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/20706/Desktop/FPGA与ZYNQ程序/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/multiclk_adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source single_layer_conv_tb.tcl
close_sim
launch_simulation
source single_layer_conv_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/single_layer_conv_tb/single_layer_conv_dut/conv_result_channel_combination_dut/internalRstn}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/single_layer_conv_tb/single_layer_conv_dut/initialConvResult}} 
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
