Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat May 26 16:18:12 2018
| Host         : udagawa-Lenovo-G500 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file UPDOWN_control_sets_placed.rpt
| Design       : UPDOWN
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------+------------------+----------------+
|  CLK_IBUF_BUFG | ENABLE        | COUNT_TMP[3]_i_3_n_0 |                1 |              4 |
|  CLK_IBUF_BUFG |               | COUNT_TMP[3]_i_3_n_0 |                6 |             23 |
+----------------+---------------+----------------------+------------------+----------------+


