

================================================================
== Vitis HLS Report for 'kernel_syrk'
================================================================
* Date:           Sun Apr 21 10:44:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_syrk
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.392 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5818115|  5818115|  23.272 ms|  23.272 ms|  5818116|  5818116|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_syrk_Pipeline_L2_fu_347                 |kernel_syrk_Pipeline_L2                 |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syrk_Pipeline_L21_fu_370                |kernel_syrk_Pipeline_L21                |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syrk_Pipeline_L22_fu_385                |kernel_syrk_Pipeline_L22                |      243|      243|   0.972 us|   0.972 us|    243|    243|       no|
        |grp_kernel_syrk_Pipeline_merlinL4_fu_408           |kernel_syrk_Pipeline_merlinL4           |      127|      127|   0.508 us|   0.508 us|    127|    127|       no|
        |grp_kernel_syrk_Pipeline_merlinL2_merlinL1_fu_430  |kernel_syrk_Pipeline_merlinL2_merlinL1  |    24019|    24019|  96.076 us|  96.076 us|  24019|  24019|       no|
        |grp_kernel_syrk_Pipeline_L3_fu_477                 |kernel_syrk_Pipeline_L3                 |      243|      243|   0.972 us|   0.972 us|    243|    243|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL6   |  5805960|  5805960|    387064|          -|          -|    15|        no|
        | + merlinL5  |   386432|   386432|     24152|          -|          -|    16|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      163|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       60|    16|    14984|    10345|    0|
|Memory               |      144|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|     4736|    -|
|Register             |        -|     -|      659|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      204|    17|    15643|    15244|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       14|    ~0|        1|        3|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    ~0|       ~0|        1|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   252|   424|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|   143|    78|    0|
    |grp_kernel_syrk_Pipeline_L2_fu_347                 |kernel_syrk_Pipeline_L2                 |        0|   1|  1148|   755|    0|
    |grp_kernel_syrk_Pipeline_L21_fu_370                |kernel_syrk_Pipeline_L21                |        0|   1|  1035|   524|    0|
    |grp_kernel_syrk_Pipeline_L22_fu_385                |kernel_syrk_Pipeline_L22                |        0|   0|   597|   363|    0|
    |grp_kernel_syrk_Pipeline_L3_fu_477                 |kernel_syrk_Pipeline_L3                 |        0|   0|   654|   466|    0|
    |grp_kernel_syrk_Pipeline_merlinL2_merlinL1_fu_430  |kernel_syrk_Pipeline_merlinL2_merlinL1  |        0|   8|  2603|  1548|    0|
    |grp_kernel_syrk_Pipeline_merlinL4_fu_408           |kernel_syrk_Pipeline_merlinL4           |        0|   0|  1367|   719|    0|
    |merlin_gmem_kernel_syrk_256_0_m_axi_U              |merlin_gmem_kernel_syrk_256_0_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_syrk_512_C_m_axi_U              |merlin_gmem_kernel_syrk_512_C_m_axi     |       30|   0|  3521|  2695|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |       60|  16| 14984| 10345|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_8ns_5ns_5ns_13_4_1_U148  |am_addmul_8ns_5ns_5ns_13_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_8_0_buf_U     |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_16_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_17_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_18_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_19_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_20_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_21_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_22_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_23_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_24_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_25_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_26_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_27_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_28_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_29_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_0_buf_30_U  |A_8_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_8_1_buf_U     |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_1_buf_8_U   |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_1_buf_9_U   |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_1_buf_10_U  |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_1_buf_11_U  |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_1_buf_12_U  |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_1_buf_13_U  |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_1_buf_14_U  |A_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |C_buf_U         |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_16_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_17_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_18_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_19_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_20_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_21_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_22_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_23_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_24_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_25_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_26_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_27_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_28_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_29_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    |C_buf_30_U      |C_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   240|   32|     1|         7680|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      144|  0|   0|   16| 99840| 1280|    40|      3194880|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln82_fu_534_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln86_fu_574_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln95_fu_620_p2   |         +|   0|  0|  12|           5|           1|
    |sub_ln122_fu_642_p2  |         -|   0|  0|  15|           8|           8|
    |sub_ln86_fu_564_p2   |         -|   0|  0|  26|          19|          19|
    |icmp_ln82_fu_528_p2  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln95_fu_614_p2  |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 163|         110|         102|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_8_0_buf_16_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_16_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_16_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_17_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_17_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_17_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_18_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_18_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_18_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_19_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_19_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_19_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_20_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_20_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_20_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_21_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_21_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_21_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_22_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_22_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_22_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_23_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_23_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_23_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_24_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_24_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_24_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_25_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_25_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_25_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_26_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_26_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_26_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_27_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_27_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_27_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_28_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_28_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_28_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_29_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_29_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_29_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_30_address0                   |    14|          3|   12|         36|
    |A_8_0_buf_30_ce0                        |    14|          3|    1|          3|
    |A_8_0_buf_30_we0                        |     9|          2|    1|          2|
    |A_8_0_buf_address0                      |    14|          3|   12|         36|
    |A_8_0_buf_ce0                           |    14|          3|    1|          3|
    |A_8_0_buf_we0                           |     9|          2|    1|          2|
    |A_8_1_buf_10_address0                   |    14|          3|   13|         39|
    |A_8_1_buf_10_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_10_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_11_address0                   |    14|          3|   13|         39|
    |A_8_1_buf_11_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_11_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_12_address0                   |    14|          3|   13|         39|
    |A_8_1_buf_12_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_12_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_13_address0                   |    14|          3|   13|         39|
    |A_8_1_buf_13_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_13_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_14_address0                   |    14|          3|   13|         39|
    |A_8_1_buf_14_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_14_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_8_address0                    |    14|          3|   13|         39|
    |A_8_1_buf_8_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_8_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_9_address0                    |    14|          3|   13|         39|
    |A_8_1_buf_9_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_9_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_address0                      |    14|          3|   13|         39|
    |A_8_1_buf_ce0                           |    14|          3|    1|          3|
    |A_8_1_buf_we0                           |     9|          2|    1|          2|
    |C_buf_16_address0                       |    26|          5|    8|         40|
    |C_buf_16_address1                       |    14|          3|    8|         24|
    |C_buf_16_ce0                            |    26|          5|    1|          5|
    |C_buf_16_ce1                            |    14|          3|    1|          3|
    |C_buf_16_d0                             |    20|          4|   32|        128|
    |C_buf_16_we0                            |    20|          4|    1|          4|
    |C_buf_17_address0                       |    26|          5|    8|         40|
    |C_buf_17_address1                       |    14|          3|    8|         24|
    |C_buf_17_ce0                            |    26|          5|    1|          5|
    |C_buf_17_ce1                            |    14|          3|    1|          3|
    |C_buf_17_d0                             |    20|          4|   32|        128|
    |C_buf_17_we0                            |    20|          4|    1|          4|
    |C_buf_18_address0                       |    26|          5|    8|         40|
    |C_buf_18_address1                       |    14|          3|    8|         24|
    |C_buf_18_ce0                            |    26|          5|    1|          5|
    |C_buf_18_ce1                            |    14|          3|    1|          3|
    |C_buf_18_d0                             |    20|          4|   32|        128|
    |C_buf_18_we0                            |    20|          4|    1|          4|
    |C_buf_19_address0                       |    26|          5|    8|         40|
    |C_buf_19_address1                       |    14|          3|    8|         24|
    |C_buf_19_ce0                            |    26|          5|    1|          5|
    |C_buf_19_ce1                            |    14|          3|    1|          3|
    |C_buf_19_d0                             |    20|          4|   32|        128|
    |C_buf_19_we0                            |    20|          4|    1|          4|
    |C_buf_20_address0                       |    26|          5|    8|         40|
    |C_buf_20_address1                       |    14|          3|    8|         24|
    |C_buf_20_ce0                            |    26|          5|    1|          5|
    |C_buf_20_ce1                            |    14|          3|    1|          3|
    |C_buf_20_d0                             |    20|          4|   32|        128|
    |C_buf_20_we0                            |    20|          4|    1|          4|
    |C_buf_21_address0                       |    26|          5|    8|         40|
    |C_buf_21_address1                       |    14|          3|    8|         24|
    |C_buf_21_ce0                            |    26|          5|    1|          5|
    |C_buf_21_ce1                            |    14|          3|    1|          3|
    |C_buf_21_d0                             |    20|          4|   32|        128|
    |C_buf_21_we0                            |    20|          4|    1|          4|
    |C_buf_22_address0                       |    26|          5|    8|         40|
    |C_buf_22_address1                       |    14|          3|    8|         24|
    |C_buf_22_ce0                            |    26|          5|    1|          5|
    |C_buf_22_ce1                            |    14|          3|    1|          3|
    |C_buf_22_d0                             |    20|          4|   32|        128|
    |C_buf_22_we0                            |    20|          4|    1|          4|
    |C_buf_23_address0                       |    26|          5|    8|         40|
    |C_buf_23_address1                       |    14|          3|    8|         24|
    |C_buf_23_ce0                            |    26|          5|    1|          5|
    |C_buf_23_ce1                            |    14|          3|    1|          3|
    |C_buf_23_d0                             |    20|          4|   32|        128|
    |C_buf_23_we0                            |    20|          4|    1|          4|
    |C_buf_24_address0                       |    26|          5|    8|         40|
    |C_buf_24_address1                       |    14|          3|    8|         24|
    |C_buf_24_ce0                            |    26|          5|    1|          5|
    |C_buf_24_ce1                            |    14|          3|    1|          3|
    |C_buf_24_d0                             |    20|          4|   32|        128|
    |C_buf_24_we0                            |    20|          4|    1|          4|
    |C_buf_25_address0                       |    26|          5|    8|         40|
    |C_buf_25_address1                       |    14|          3|    8|         24|
    |C_buf_25_ce0                            |    26|          5|    1|          5|
    |C_buf_25_ce1                            |    14|          3|    1|          3|
    |C_buf_25_d0                             |    20|          4|   32|        128|
    |C_buf_25_we0                            |    20|          4|    1|          4|
    |C_buf_26_address0                       |    26|          5|    8|         40|
    |C_buf_26_address1                       |    14|          3|    8|         24|
    |C_buf_26_ce0                            |    26|          5|    1|          5|
    |C_buf_26_ce1                            |    14|          3|    1|          3|
    |C_buf_26_d0                             |    20|          4|   32|        128|
    |C_buf_26_we0                            |    20|          4|    1|          4|
    |C_buf_27_address0                       |    26|          5|    8|         40|
    |C_buf_27_address1                       |    14|          3|    8|         24|
    |C_buf_27_ce0                            |    26|          5|    1|          5|
    |C_buf_27_ce1                            |    14|          3|    1|          3|
    |C_buf_27_d0                             |    20|          4|   32|        128|
    |C_buf_27_we0                            |    20|          4|    1|          4|
    |C_buf_28_address0                       |    26|          5|    8|         40|
    |C_buf_28_address1                       |    14|          3|    8|         24|
    |C_buf_28_ce0                            |    26|          5|    1|          5|
    |C_buf_28_ce1                            |    14|          3|    1|          3|
    |C_buf_28_d0                             |    20|          4|   32|        128|
    |C_buf_28_we0                            |    20|          4|    1|          4|
    |C_buf_29_address0                       |    26|          5|    8|         40|
    |C_buf_29_address1                       |    14|          3|    8|         24|
    |C_buf_29_ce0                            |    26|          5|    1|          5|
    |C_buf_29_ce1                            |    14|          3|    1|          3|
    |C_buf_29_d0                             |    20|          4|   32|        128|
    |C_buf_29_we0                            |    20|          4|    1|          4|
    |C_buf_30_address0                       |    26|          5|    8|         40|
    |C_buf_30_address1                       |    14|          3|    8|         24|
    |C_buf_30_ce0                            |    26|          5|    1|          5|
    |C_buf_30_ce1                            |    14|          3|    1|          3|
    |C_buf_30_d0                             |    20|          4|   32|        128|
    |C_buf_30_we0                            |    20|          4|    1|          4|
    |C_buf_address0                          |    26|          5|    8|         40|
    |C_buf_address1                          |    14|          3|    8|         24|
    |C_buf_ce0                               |    26|          5|    1|          5|
    |C_buf_ce1                               |    14|          3|    1|          3|
    |C_buf_d0                                |    20|          4|   32|        128|
    |C_buf_we0                               |    20|          4|    1|          4|
    |ap_NS_fsm                               |  1585|        299|    1|        299|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_741_ce                           |    14|          3|    1|          3|
    |grp_fu_741_p0                           |    14|          3|   32|         96|
    |grp_fu_741_p1                           |    14|          3|   32|         96|
    |grp_fu_745_ce                           |    14|          3|    1|          3|
    |grp_fu_745_p0                           |    14|          3|   32|         96|
    |grp_fu_745_p1                           |    14|          3|   32|         96|
    |i_2_fu_132                              |     9|          2|    4|          8|
    |i_sub_reg_336                           |     9|          2|    5|         10|
    |merlin_gmem_kernel_syrk_256_0_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syrk_256_0_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syrk_256_0_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syrk_256_0_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syrk_512_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syrk_512_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_512_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syrk_512_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syrk_512_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_512_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syrk_512_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syrk_512_C_blk_n_B   |     9|          2|    1|          2|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  4736|        948| 1600|       6033|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_667                                                  |   64|   0|   64|          0|
    |add_ln82_reg_700                                                |    4|   0|    4|          0|
    |add_ln95_reg_725                                                |    5|   0|    5|          0|
    |ap_CS_fsm                                                       |  298|   0|  298|          0|
    |ap_done_reg                                                     |    1|   0|    1|          0|
    |ap_rst_n_inv                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                    |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_L21_fu_370_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_L22_fu_385_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_L2_fu_347_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_L3_fu_477_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_merlinL2_merlinL1_fu_430_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_syrk_Pipeline_merlinL4_fu_408_ap_start_reg           |    1|   0|    1|          0|
    |i_2_fu_132                                                      |    4|   0|    4|          0|
    |i_sub_reg_336                                                   |    5|   0|    5|          0|
    |merlin_gmem_kernel_syrk_256_0_addr_reg_679                      |   64|   0|   64|          0|
    |merlin_gmem_kernel_syrk_512_C_addr_reg_712                      |   64|   0|   64|          0|
    |mul_ln122_reg_736                                               |   13|   0|   13|          0|
    |sub_ln122_reg_730                                               |    8|   0|    8|          0|
    |trunc_ln1705_1_reg_705                                          |   58|   0|   58|          0|
    |trunc_ln_reg_672                                                |   58|   0|   58|          0|
    |zext_ln86_2_reg_717                                             |    4|   0|    9|          5|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  659|   0|  664|          5|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_syrk|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_syrk|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_syrk|  return value|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syrk_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syrk_256_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

