TimeQuest Timing Analyzer report for finalproject
Mon Apr 22 04:17:01 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'
 14. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'
 16. Slow 1200mV 85C Model Setup: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'
 17. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'
 19. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'
 21. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 85C Model Hold: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'
 24. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 25. Slow 1200mV 85C Model Recovery: 'div|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'div|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'
 37. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'
 39. Slow 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'
 42. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 44. Slow 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'
 45. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 46. Slow 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'
 47. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 48. Slow 1200mV 0C Model Recovery: 'div|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Removal: 'div|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'
 58. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'
 60. Fast 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'
 61. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 62. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'
 64. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 66. Fast 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'
 69. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 70. Fast 1200mV 0C Model Recovery: 'div|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Removal: 'div|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; finalproject                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.9%      ;
;     Processor 3            ;  12.5%      ;
;     Processor 4            ;   8.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                          ; Source                                                        ; Targets                                                              ;
+------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------+
; a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]      ; Generated ; 200.000 ; 5.0 MHz    ; 0.000 ; 100.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; div|altpll_component|auto_generated|pll1|clk[0] ; a1|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] }      ;
; CLOCK_50                                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                 ;                                                               ; { CLOCK_50 }                                                         ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                 ;                                                               ; { DE2_Audio:a1|avconf:avc|LUT_INDEX[1] }                             ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                 ;                                                               ; { DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK }                            ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; Generated ; 50.000  ; 20.0 MHz   ; 0.000 ; 25.000  ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50                                        ; div|altpll_component|auto_generated|pll1|inclk[0]             ; { div|altpll_component|auto_generated|pll1|clk[0] }                  ;
; p1|altpll_component|pll|clk[2]                                   ; Generated ; 40.000  ; 25.0 MHz   ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50                                        ; p1|altpll_component|pll|inclk[0]                              ; { p1|altpll_component|pll|clk[2] }                                   ;
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                 ;                                                               ; { regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q } ;
+------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 6.29 MHz   ; 6.29 MHz        ; div|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 14.26 MHz  ; 14.26 MHz       ; p1|altpll_component|pll|clk[2]                  ;                                                               ;
; 145.39 MHz ; 145.39 MHz      ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]            ;                                                               ;
; 239.46 MHz ; 239.46 MHz      ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK           ;                                                               ;
; 258.2 MHz  ; 250.0 MHz       ; CLOCK_50                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                        ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0]                  ; -54.436 ; -151.110      ;
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -36.611 ; -282.391      ;
; p1|altpll_component|pll|clk[2]                                   ; -15.071 ; -493.535      ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; -4.250  ; -63.185       ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -3.176  ; -145.117      ;
; CLOCK_50                                                         ; 1.669   ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                         ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -49.093 ; -384.583      ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; -0.927  ; -0.927        ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; 0.403   ; 0.000         ;
; p1|altpll_component|pll|clk[2]                                   ; 0.404   ; 0.000         ;
; CLOCK_50                                                         ; 0.409   ; 0.000         ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 1.077   ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 12.338 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 44.618 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 4.384 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 5.970 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -77.938 ; -196716.641   ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -1.285  ; -74.530       ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 0.399   ; 0.000         ;
; CLOCK_50                                                         ; 9.629   ; 0.000         ;
; p1|altpll_component|pll|clk[2]                                   ; 19.614  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; 24.686  ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+---------+-------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -54.436 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[1].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 79.295     ;
; -54.430 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[1].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 79.272     ;
; -54.235 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 79.094     ;
; -54.229 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 79.071     ;
; -54.208 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[2].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 79.067     ;
; -54.202 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[2].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 79.044     ;
; -54.097 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[3].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.956     ;
; -54.091 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[3].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.933     ;
; -54.077 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[4].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.936     ;
; -54.071 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[4].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.913     ;
; -53.966 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[5].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.825     ;
; -53.960 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[5].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.802     ;
; -53.943 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[6].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.802     ;
; -53.937 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[6].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.779     ;
; -53.834 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.693     ;
; -53.828 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.670     ;
; -53.814 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.673     ;
; -53.808 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.650     ;
; -53.702 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.561     ;
; -53.696 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.538     ;
; -53.681 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.540     ;
; -53.675 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.517     ;
; -53.576 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.435     ;
; -53.570 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.412     ;
; -53.550 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.409     ;
; -53.544 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.386     ;
; -53.442 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.301     ;
; -53.436 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.278     ;
; -53.417 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.276     ;
; -53.411 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.253     ;
; -53.304 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[15].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.139     ; 78.163     ;
; -53.298 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[15].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.156     ; 78.140     ;
; -53.286 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[16].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 78.143     ;
; -53.280 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[16].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 78.120     ;
; -53.179 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[17].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 78.036     ;
; -53.173 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[17].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 78.013     ;
; -53.155 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[18].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 78.012     ;
; -53.149 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[18].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.989     ;
; -53.043 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[19].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.900     ;
; -53.037 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[19].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.877     ;
; -53.023 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[20].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.880     ;
; -53.017 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[20].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.857     ;
; -52.912 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[21].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.769     ;
; -52.906 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[21].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.746     ;
; -52.889 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[22].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.746     ;
; -52.883 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[22].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.723     ;
; -52.784 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[23].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.641     ;
; -52.778 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[23].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.618     ;
; -52.760 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[24].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.617     ;
; -52.754 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[24].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.594     ;
; -52.652 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[25].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.509     ;
; -52.646 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[25].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.486     ;
; -52.628 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[26].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.485     ;
; -52.622 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[26].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.462     ;
; -52.516 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[27].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.373     ;
; -52.510 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[27].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.350     ;
; -52.358 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[28].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.215     ;
; -52.352 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[28].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.192     ;
; -52.223 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[30].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.080     ;
; -52.217 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[30].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.057     ;
; -52.206 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[29].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 77.063     ;
; -52.200 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[29].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 77.040     ;
; -51.615 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[31].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.141     ; 76.472     ;
; -51.609 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[31].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.158     ; 76.449     ;
; -3.862  ; vga_controller:vga_ins|y_lowerpipe1[0]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.894      ;
; -3.848  ; vga_controller:vga_ins|y_lowerpipe1[0]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.888      ;
; -3.844  ; vga_controller:vga_ins|y_lowerpipe3[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.876      ;
; -3.842  ; vga_controller:vga_ins|y_lowerpipe2[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.162      ; 8.872      ;
; -3.797  ; vga_controller:vga_ins|y_lowerpipe3[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.837      ;
; -3.788  ; vga_controller:vga_ins|y_lowerpipe2[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.170      ; 8.826      ;
; -3.679  ; vga_controller:vga_ins|y_lowerpipe3[1]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.711      ;
; -3.677  ; vga_controller:vga_ins|y_lowerpipe3[4]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.717      ;
; -3.651  ; vga_controller:vga_ins|y_lowerpipe3[4]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.683      ;
; -3.602  ; vga_controller:vga_ins|y_lowerpipe3[1]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.642      ;
; -3.596  ; vga_controller:vga_ins|y_lowerpipe3[2]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.636      ;
; -3.570  ; vga_controller:vga_ins|y_lowerpipe3[2]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.602      ;
; -3.463  ; vga_controller:vga_ins|y_lowerpipe3[3]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.495      ;
; -3.391  ; vga_controller:vga_ins|y_lowerpipe3[3]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.431      ;
; -3.387  ; vga_controller:vga_ins|y_lowerpipe3[7]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.419      ;
; -3.363  ; vga_controller:vga_ins|y_lowerpipe3[6]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.395      ;
; -3.342  ; vga_controller:vga_ins|y_lowerpipe3[7]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.382      ;
; -3.322  ; vga_controller:vga_ins|y_lowerpipe3[6]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.172      ; 8.362      ;
; -3.313  ; vga_controller:vga_ins|upperpipe4_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.174      ; 8.355      ;
; -3.313  ; vga_controller:vga_ins|upperpipe4_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.166      ; 8.347      ;
; -3.271  ; vga_controller:vga_ins|upperpipe4_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.166      ; 8.305      ;
; -3.255  ; vga_controller:vga_ins|upperpipe4_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.174      ; 8.297      ;
; -3.242  ; vga_controller:vga_ins|upperpipe4_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.174      ; 8.284      ;
; -3.216  ; vga_controller:vga_ins|upperpipe4_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.166      ; 8.250      ;
; -3.216  ; vga_controller:vga_ins|upperpipe3_bottom[4]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.179      ; 8.263      ;
; -3.190  ; vga_controller:vga_ins|upperpipe3_bottom[4]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.171      ; 8.229      ;
; -3.185  ; vga_controller:vga_ins|upperpipe3_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.171      ; 8.224      ;
; -3.181  ; vga_controller:vga_ins|y_lowerpipe3[8]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.164      ; 8.213      ;
; -3.175  ; vga_controller:vga_ins|upperpipe2_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 8.216      ;
; -3.172  ; vga_controller:vga_ins|upperpipe2_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.165      ; 8.205      ;
; -3.171  ; vga_controller:vga_ins|upperpipe3_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.171      ; 8.210      ;
; -3.165  ; vga_controller:vga_ins|upperpipe4_bottom[1]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.166      ; 8.199      ;
; -3.159  ; vga_controller:vga_ins|upperpipe2_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.173      ; 8.200      ;
; -3.149  ; vga_controller:vga_ins|y_lowerpipe2[8]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.161      ; 8.178      ;
; -3.149  ; vga_controller:vga_ins|upperpipe2_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q        ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.165      ; 8.182      ;
; -3.147  ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|found_first ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.143     ; 28.002     ;
+---------+-------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'                                                                                                                                                         ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node     ; Launch Clock                                    ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -36.611 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.099      ; 41.240     ;
; -35.950 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.094      ; 40.572     ;
; -35.926 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.100      ; 40.562     ;
; -35.767 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.099      ; 40.392     ;
; -34.799 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.214      ; 39.418     ;
; -34.772 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.099      ; 39.399     ;
; -34.515 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.212      ; 39.123     ;
; -34.453 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.757      ; 41.240     ;
; -34.051 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 5.100      ; 38.687     ;
; -33.792 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.752      ; 40.572     ;
; -33.768 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.758      ; 40.562     ;
; -33.609 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.757      ; 40.392     ;
; -32.641 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.872      ; 39.418     ;
; -32.614 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.757      ; 39.399     ;
; -32.357 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.870      ; 39.123     ;
; -31.893 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.758      ; 38.687     ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                           ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -15.071 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.234      ; 35.343     ;
; -15.011 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.234      ; 35.283     ;
; -14.939 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.234      ; 35.211     ;
; -14.917 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 35.180     ;
; -14.913 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 35.178     ;
; -14.903 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.230      ; 35.171     ;
; -14.857 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 35.120     ;
; -14.853 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 35.118     ;
; -14.843 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.230      ; 35.111     ;
; -14.785 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 35.048     ;
; -14.781 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 35.046     ;
; -14.771 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.230      ; 35.039     ;
; -14.748 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 35.013     ;
; -14.739 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.239      ; 35.016     ;
; -14.732 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.244      ; 35.014     ;
; -14.726 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.242      ; 35.006     ;
; -14.688 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 34.953     ;
; -14.679 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.239      ; 34.956     ;
; -14.672 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.244      ; 34.954     ;
; -14.666 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.242      ; 34.946     ;
; -14.616 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 34.881     ;
; -14.607 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.239      ; 34.884     ;
; -14.600 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.244      ; 34.882     ;
; -14.594 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.242      ; 34.874     ;
; -14.434 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.236      ; 34.708     ;
; -14.374 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.236      ; 34.648     ;
; -14.302 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.236      ; 34.576     ;
; -14.029 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.893     ;
; -13.969 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.833     ;
; -13.967 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.234      ; 34.239     ;
; -13.897 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.761     ;
; -13.869 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.151     ;
; -13.869 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.733     ;
; -13.866 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.730     ;
; -13.859 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.141     ;
; -13.813 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 34.076     ;
; -13.809 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 34.074     ;
; -13.809 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.091     ;
; -13.809 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.673     ;
; -13.806 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.670     ;
; -13.799 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.230      ; 34.067     ;
; -13.799 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.081     ;
; -13.755 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.619     ;
; -13.737 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.019     ;
; -13.737 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.601     ;
; -13.734 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.598     ;
; -13.732 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.014     ;
; -13.732 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.014     ;
; -13.727 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 34.009     ;
; -13.695 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.559     ;
; -13.672 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.954     ;
; -13.672 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.954     ;
; -13.644 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 33.909     ;
; -13.635 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.239      ; 33.912     ;
; -13.628 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.244      ; 33.910     ;
; -13.623 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.134     ; 33.487     ;
; -13.622 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.242      ; 33.902     ;
; -13.600 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.882     ;
; -13.600 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.882     ;
; -13.472 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.298      ; 33.768     ;
; -13.467 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.298      ; 33.763     ;
; -13.447 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.720     ;
; -13.412 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.298      ; 33.708     ;
; -13.407 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.298      ; 33.703     ;
; -13.394 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.676     ;
; -13.387 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.660     ;
; -13.362 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.648     ;
; -13.360 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.646     ;
; -13.351 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.633     ;
; -13.350 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.632     ;
; -13.349 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.631     ;
; -13.340 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.298      ; 33.636     ;
; -13.335 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.298      ; 33.631     ;
; -13.334 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.616     ;
; -13.330 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.236      ; 33.604     ;
; -13.315 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.588     ;
; -13.302 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.588     ;
; -13.300 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.586     ;
; -13.291 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.573     ;
; -13.290 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.572     ;
; -13.289 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.571     ;
; -13.276 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.549     ;
; -13.262 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.544     ;
; -13.255 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.541     ;
; -13.253 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.539     ;
; -13.230 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.516     ;
; -13.228 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.514     ;
; -13.219 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.501     ;
; -13.218 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.500     ;
; -13.217 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.284      ; 33.499     ;
; -13.216 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.489     ;
; -13.195 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.481     ;
; -13.193 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.479     ;
; -13.144 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.417     ;
; -13.142 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[20]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.415     ;
; -13.139 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[12]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.412     ;
; -13.123 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.409     ;
; -13.121 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.288      ; 33.407     ;
; -13.082 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[20]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.355     ;
; -13.079 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[12]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.275      ; 33.352     ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'                                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.250 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.488      ; 4.856      ;
; -4.228 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.493      ; 4.836      ;
; -4.228 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.494      ; 4.838      ;
; -4.202 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.479      ; 4.796      ;
; -4.193 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.485      ; 4.796      ;
; -4.122 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.487      ; 4.726      ;
; -4.028 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.467      ; 4.603      ;
; -3.948 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.477      ; 4.717      ;
; -3.946 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.640      ; 4.883      ;
; -3.934 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.475      ; 4.251      ;
; -3.923 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.476      ; 4.690      ;
; -3.902 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.482      ; 4.675      ;
; -3.728 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.356      ; 6.199      ;
; -3.662 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.356      ; 6.133      ;
; -3.617 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 6.095      ;
; -3.607 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 6.060      ;
; -3.604 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.641      ; 4.544      ;
; -3.580 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.356      ; 6.051      ;
; -3.550 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 6.028      ;
; -3.533 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.478      ; 4.126      ;
; -3.493 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.357      ; 5.965      ;
; -3.471 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.485      ; 4.071      ;
; -3.355 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.518      ; 6.170      ;
; -3.332 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.496      ; 3.946      ;
; -3.322 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.354      ; 5.967      ;
; -3.270 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 5.748      ;
; -3.260 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.374      ; 5.752      ;
; -3.219 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.374      ; 5.711      ;
; -3.209 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.353      ; 5.404      ;
; -3.193 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.354      ; 5.838      ;
; -3.193 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.374      ; 5.685      ;
; -3.180 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 5.661      ;
; -3.024 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.365      ; 5.506      ;
; -3.006 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.372      ; 5.494      ;
; -3.002 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 5.649      ;
; -2.963 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 5.444      ;
; -2.939 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.399      ; 7.188      ;
; -2.917 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.391      ; 7.332      ;
; -2.878 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.393      ; 7.118      ;
; -2.848 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.360      ; 5.499      ;
; -2.838 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.389      ; 6.801      ;
; -2.798 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.365      ; 5.280      ;
; -2.778 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.381      ; 6.999      ;
; -2.761 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.410      ; 7.021      ;
; -2.752 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 5.205      ;
; -2.744 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.401      ; 6.994      ;
; -2.700 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.518      ; 5.515      ;
; -2.684 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.357      ; 5.156      ;
; -2.684 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.399      ; 6.930      ;
; -2.678 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.357      ; 5.150      ;
; -2.656 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.392      ; 6.895      ;
; -2.648 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.372      ; 5.136      ;
; -2.643 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.366      ; 5.127      ;
; -2.628 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.360      ; 5.279      ;
; -2.616 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.366      ; 5.100      ;
; -2.607 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.408      ; 6.863      ;
; -2.589 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.396      ; 7.008      ;
; -2.582 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.353      ; 4.777      ;
; -2.561 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.402      ; 6.813      ;
; -2.543 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.353      ; 4.738      ;
; -2.533 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.407      ; 6.787      ;
; -2.527 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.356      ; 4.998      ;
; -2.487 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.390      ; 6.900      ;
; -2.485 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.353      ; 4.680      ;
; -2.433 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.354      ; 5.078      ;
; -2.414 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 5.061      ;
; -2.402 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.371      ; 4.888      ;
; -2.372 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.555      ; 6.958      ;
; -2.367 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.554      ; 6.950      ;
; -2.365 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.519      ; 5.183      ;
; -2.363 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.519      ; 5.181      ;
; -2.346 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 4.824      ;
; -2.335 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.399      ; 7.084      ;
; -2.332 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.371      ; 4.818      ;
; -2.303 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 4.756      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.393      ; 7.035      ;
; -2.289 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.365      ; 4.771      ;
; -2.262 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.410      ; 7.022      ;
; -2.249 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 4.730      ;
; -2.249 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.391      ; 7.164      ;
; -2.237 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.389      ; 6.700      ;
; -2.205 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.401      ; 6.955      ;
; -2.202 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.392      ; 6.941      ;
; -2.192 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.399      ; 6.938      ;
; -2.131 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.371      ; 4.617      ;
; -2.120 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.408      ; 6.876      ;
; -2.114 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.381      ; 6.835      ;
; -2.111 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.372      ; 4.599      ;
; -2.101 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.360      ; 4.752      ;
; -2.070 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.357      ; 4.542      ;
; -2.062 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.363      ; 4.543      ;
; -2.061 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.519      ; 4.879      ;
; -2.058 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.402      ; 6.810      ;
; -2.055 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 4.702      ;
; -2.048 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.372      ; 4.536      ;
; -2.034 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.407      ; 6.788      ;
; -2.025 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.365      ; 4.507      ;
; -2.005 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 4.458      ;
; -2.005 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 4.652      ;
; -1.997 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.374      ; 4.489      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -3.176 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.871      ;
; -3.100 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.699      ; 5.797      ;
; -3.100 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.699      ; 5.797      ;
; -3.063 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.705      ; 5.766      ;
; -3.063 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.705      ; 5.766      ;
; -3.062 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 5.764      ;
; -3.062 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 5.764      ;
; -3.062 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 5.764      ;
; -3.061 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.702      ; 5.761      ;
; -3.061 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.702      ; 5.761      ;
; -3.061 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.973     ; 2.086      ;
; -3.061 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.973     ; 2.086      ;
; -3.061 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.973     ; 2.086      ;
; -3.061 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.973     ; 2.086      ;
; -3.054 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 5.756      ;
; -3.054 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 5.756      ;
; -3.028 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.702      ; 5.728      ;
; -3.020 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 2.039      ;
; -2.997 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 2.016      ;
; -2.995 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.690      ;
; -2.995 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.690      ;
; -2.995 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.690      ;
; -2.995 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.690      ;
; -2.977 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.672      ;
; -2.971 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.695      ; 5.664      ;
; -2.971 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.695      ; 5.664      ;
; -2.967 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.696      ; 5.661      ;
; -2.942 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.637      ;
; -2.928 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.853      ;
; -2.919 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.838      ;
; -2.888 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 1.907      ;
; -2.865 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.979     ; 1.884      ;
; -2.848 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.772      ;
; -2.841 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.765      ;
; -2.743 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 5.438      ;
; -2.715 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.639      ;
; -2.667 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_GO                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.696      ; 5.361      ;
; -2.667 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.696      ; 5.361      ;
; -2.667 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.696      ; 5.361      ;
; -2.667 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.696      ; 5.361      ;
; -2.658 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.703      ; 5.359      ;
; -2.644 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.592      ;
; -2.644 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.592      ;
; -2.644 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 3.592      ;
; -2.637 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 3.592      ;
; -2.621 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[18]        ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.540      ;
; -2.442 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.360      ;
; -2.361 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.280      ;
; -2.358 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.282      ;
; -2.335 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.699      ; 5.032      ;
; -2.335 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.699      ; 5.032      ;
; -2.298 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.705      ; 5.001      ;
; -2.298 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.705      ; 5.001      ;
; -2.297 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 4.999      ;
; -2.297 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 4.999      ;
; -2.297 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 4.999      ;
; -2.296 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.702      ; 4.996      ;
; -2.296 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.702      ; 4.996      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.295 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.218      ;
; -2.289 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 4.991      ;
; -2.289 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.704      ; 4.991      ;
; -2.272 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.196      ;
; -2.263 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.702      ; 4.963      ;
; -2.246 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.167      ;
; -2.246 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.167      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.243 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.166      ;
; -2.230 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 4.925      ;
; -2.230 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.697      ; 4.925      ;
; -2.229 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]         ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.148      ;
; -2.216 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.699      ; 4.913      ;
; -2.216 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.699      ; 4.913      ;
; -2.209 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.136      ;
; -2.209 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.136      ;
; -2.208 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.134      ;
; -2.208 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.134      ;
; -2.208 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.134      ;
; -2.207 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.131      ;
; -2.207 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.131      ;
; -2.206 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.695      ; 4.899      ;
; -2.206 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.695      ; 4.899      ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 1.669 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.257      ; 5.546      ;
; 1.679 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.257      ; 5.536      ;
; 1.689 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.269      ; 5.538      ;
; 1.730 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[7]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.941      ; 5.169      ;
; 1.741 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.245      ; 5.462      ;
; 1.751 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.245      ; 5.452      ;
; 1.761 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.257      ; 5.454      ;
; 1.796 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.259      ; 5.421      ;
; 1.804 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.257      ; 5.411      ;
; 1.806 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.259      ; 5.411      ;
; 1.865 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.271      ; 5.364      ;
; 1.869 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.240      ; 5.329      ;
; 1.876 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.245      ; 5.327      ;
; 1.879 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.240      ; 5.319      ;
; 1.893 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.252      ; 5.317      ;
; 1.948 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.272      ; 5.282      ;
; 1.958 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.272      ; 5.272      ;
; 1.967 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.259      ; 5.250      ;
; 1.968 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.257      ; 5.247      ;
; 1.972 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.284      ; 5.270      ;
; 2.008 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.240      ; 5.190      ;
; 2.040 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.245      ; 5.163      ;
; 2.056 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 5.182      ;
; 2.066 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 5.172      ;
; 2.068 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.258      ; 5.148      ;
; 2.076 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.292      ; 5.174      ;
; 2.083 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.258      ; 5.133      ;
; 2.087 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.272      ; 5.143      ;
; 2.100 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.246      ; 5.104      ;
; 2.103 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.258      ; 5.113      ;
; 2.106 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 5.133      ;
; 2.108 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.252      ; 5.102      ;
; 2.116 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 5.123      ;
; 2.118 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.252      ; 5.092      ;
; 2.131 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.259      ; 5.086      ;
; 2.131 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.264      ; 5.091      ;
; 2.148 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.260      ; 5.070      ;
; 2.155 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.246      ; 5.049      ;
; 2.157 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.293      ; 5.094      ;
; 2.172 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.240      ; 5.026      ;
; 2.175 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.246      ; 5.029      ;
; 2.191 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 5.047      ;
; 2.221 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.241      ; 4.978      ;
; 2.246 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.252      ; 4.964      ;
; 2.251 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.272      ; 4.979      ;
; 2.259 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.260      ; 4.959      ;
; 2.261 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.277      ; 4.974      ;
; 2.261 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[2]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.959      ; 4.656      ;
; 2.271 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.277      ; 4.964      ;
; 2.272 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 4.967      ;
; 2.274 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.260      ; 4.944      ;
; 2.281 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.289      ; 4.966      ;
; 2.287 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.241      ; 4.912      ;
; 2.289 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 4.937      ;
; 2.290 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.271      ; 4.939      ;
; 2.299 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 4.927      ;
; 2.300 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.273      ; 4.931      ;
; 2.300 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.271      ; 4.929      ;
; 2.307 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.241      ; 4.892      ;
; 2.309 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 4.929      ;
; 2.310 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.283      ; 4.931      ;
; 2.316 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 4.922      ;
; 2.326 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 4.912      ;
; 2.336 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[8]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.941      ; 4.563      ;
; 2.336 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.292      ; 4.914      ;
; 2.346 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.257      ; 4.869      ;
; 2.355 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 4.883      ;
; 2.366 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.273      ; 4.865      ;
; 2.374 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.263      ; 4.847      ;
; 2.384 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.263      ; 4.837      ;
; 2.386 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.273      ; 4.845      ;
; 2.394 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.275      ; 4.839      ;
; 2.396 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.277      ; 4.839      ;
; 2.404 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.279      ; 4.833      ;
; 2.410 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.252      ; 4.800      ;
; 2.414 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.279      ; 4.823      ;
; 2.418 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.245      ; 4.785      ;
; 2.424 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 4.802      ;
; 2.424 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.291      ; 4.825      ;
; 2.425 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.271      ; 4.804      ;
; 2.436 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 4.803      ;
; 2.438 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 4.801      ;
; 2.451 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 4.787      ;
; 2.458 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 4.782      ;
; 2.460 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.253      ; 4.751      ;
; 2.470 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 4.769      ;
; 2.478 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.274      ; 4.754      ;
; 2.480 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.259      ; 4.737      ;
; 2.488 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.274      ; 4.744      ;
; 2.490 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 4.749      ;
; 2.496 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[30]|q ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.957      ; 4.419      ;
; 2.498 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.286      ; 4.746      ;
; 2.509 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.263      ; 4.712      ;
; 2.525 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.253      ; 4.686      ;
; 2.531 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[11]|q ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.959      ; 4.386      ;
; 2.539 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.279      ; 4.698      ;
; 2.545 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.253      ; 4.666      ;
; 2.550 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.240      ; 4.648      ;
; 2.551 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 4.689      ;
; 2.560 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.277      ; 4.675      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'                                                                                                                                                          ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node     ; Launch Clock                                    ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -49.093 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.328     ; 35.305     ;
; -49.091 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.445     ; 35.424     ;
; -48.410 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.145     ; 35.305     ;
; -48.408 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.446     ; 36.108     ;
; -48.408 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.262     ; 35.424     ;
; -48.322 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.327     ; 36.075     ;
; -47.725 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.263     ; 36.108     ;
; -47.639 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.144     ; 36.075     ;
; -47.630 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.327     ; 36.767     ;
; -47.596 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.322     ; 36.796     ;
; -47.406 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.328     ; 36.992     ;
; -47.037 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 84.327     ; 37.360     ;
; -46.947 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.144     ; 36.767     ;
; -46.913 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.139     ; 36.796     ;
; -46.723 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.145     ; 36.992     ;
; -46.354 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 84.144     ; 37.360     ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.927 ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                   ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK           ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.085      ; 0.676      ;
; -0.434 ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                   ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK           ; div|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.085      ; 0.669      ;
; 0.306  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.960      ;
; 0.317  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.971      ;
; 0.322  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.976      ;
; 0.341  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.995      ;
; 0.346  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.000      ;
; 0.347  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.001      ;
; 0.374  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.043      ;
; 0.389  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 1.068      ;
; 0.401  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.079      ;
; 0.402  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                            ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                      ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[3][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[3][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[11][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[11][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[1][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[1][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[9][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[9][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[8][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[8][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[0][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[0][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[2][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[2][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[10][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[10][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[6][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[6][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[4][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[4][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[12][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[12][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[14][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[14][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[5][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[5][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[13][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[13][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|line2[7][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[7][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|printed_crlf                                                                                                                                                                                                                                  ; lcd:mylcd|printed_crlf                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|ptr[3]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[3]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|ptr[2]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[2]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|ptr[1]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[1]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd:mylcd|ptr[0]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[0]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[2]                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[2]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[1]                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[1]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                           ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; lcd:mylcd|lcd_en                                                                                                                                                                                                                                        ; lcd:mylcd|lcd_en                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|line2[15][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[15][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|index[0]                                                                                                                                                                                                                                      ; lcd:mylcd|index[0]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|index[4]                                                                                                                                                                                                                                      ; lcd:mylcd|index[4]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|index[5]                                                                                                                                                                                                                                      ; lcd:mylcd|index[5]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|index[3]                                                                                                                                                                                                                                      ; lcd:mylcd|index[3]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|index[2]                                                                                                                                                                                                                                      ; lcd:mylcd|index[2]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|index[1]                                                                                                                                                                                                                                      ; lcd:mylcd|index[1]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|state1[1]                                                                                                                                                                                                                                     ; lcd:mylcd|state1[1]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|cstart                                                                                                                                                                                                                                        ; lcd:mylcd|cstart                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|cdone                                                                                                                                                                                                                                         ; lcd:mylcd|cdone                                                                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|count[0]                                                                                                                                                                                                                                      ; lcd:mylcd|count[0]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|count[1]                                                                                                                                                                                                                                      ; lcd:mylcd|count[1]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|count[2]                                                                                                                                                                                                                                      ; lcd:mylcd|count[2]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|count[3]                                                                                                                                                                                                                                      ; lcd:mylcd|count[3]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|count[4]                                                                                                                                                                                                                                      ; lcd:mylcd|count[4]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|state2[1]                                                                                                                                                                                                                                     ; lcd:mylcd|state2[1]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|mstart                                                                                                                                                                                                                                        ; lcd:mylcd|mstart                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|buf_changed_ack                                                                                                                                                                                                                               ; lcd:mylcd|buf_changed_ack                                                                                                                                                                                                                                                    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd:mylcd|buf_changed                                                                                                                                                                                                                                   ; lcd:mylcd|buf_changed                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[1]                                                                                                                                                                                                ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[1]                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[11]|q                                                                                                                                                                                         ; processor:my_processor|pc:program_counter|dflipflop:pcreg[11]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[10]|q                                                                                                                                                                                         ; processor:my_processor|pc:program_counter|dflipflop:pcreg[10]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[9]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[9]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[7]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[7]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[6]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[6]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[5]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[5]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|done_reg                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|done_reg                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; lcd_inputs:get_inputs|lcd_read_name:print_name|writing                                                                                                                                                                                                  ; lcd_inputs:get_inputs|lcd_read_name:print_name|writing                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.407  ; DE2_Audio:a1|counter[0]                                                                                                                                                                                                                                 ; DE2_Audio:a1|counter[0]                                                                                                                                                                                                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.061      ;
; 0.407  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.062      ;
; 0.408  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[0]                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[0]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                          ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409  ; lcd:mylcd|state1[0]                                                                                                                                                                                                                                     ; lcd:mylcd|state1[0]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; lcd:mylcd|state2[0]                                                                                                                                                                                                                                     ; lcd:mylcd|state2[0]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[0]                                                                                                                                                                                                ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[0]                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[0]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[0]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.418  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.073      ;
; 0.422  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.077      ;
; 0.430  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                               ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                               ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[1]|q                                                                                                                                                                                        ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[1]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430  ; processor:my_processor|xm_latch:xm|dflipflop:isR_xm|q                                                                                                                                                                                                   ; processor:my_processor|mw_latch:mw|dflipflop:isR_mw|q                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.403 ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SCLK          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SCLK          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.418 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 4.764      ;
; 0.480 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 4.826      ;
; 0.480 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 4.826      ;
; 0.480 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 4.826      ;
; 0.480 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 4.826      ;
; 0.481 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.746      ;
; 0.483 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.915      ; 4.836      ;
; 0.484 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.749      ;
; 0.576 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.842      ;
; 0.587 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.853      ;
; 0.632 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 4.978      ;
; 0.664 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.914      ; 5.016      ;
; 0.673 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.938      ;
; 0.675 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.941      ;
; 0.680 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.945      ;
; 0.689 ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.473     ; 0.422      ;
; 0.692 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.921      ;
; 0.695 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.961      ;
; 0.697 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.979      ; 2.862      ;
; 0.698 ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.482     ; 0.422      ;
; 0.699 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.964      ;
; 0.699 ; DE2_Audio:a1|avconf:avc|LUT_DATA[10]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.483     ; 0.422      ;
; 0.699 ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.482     ; 0.423      ;
; 0.700 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.965      ;
; 0.700 ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.485     ; 0.421      ;
; 0.701 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.967      ;
; 0.702 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.967      ;
; 0.703 ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.485     ; 0.424      ;
; 0.708 ; DE2_Audio:a1|avconf:avc|LUT_DATA[14]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.492     ; 0.422      ;
; 0.709 ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.493     ; 0.422      ;
; 0.712 ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.482     ; 0.436      ;
; 0.712 ; DE2_Audio:a1|avconf:avc|LUT_DATA[13]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.495     ; 0.423      ;
; 0.715 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.036      ; 3.189      ;
; 0.715 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.036      ; 3.189      ;
; 0.715 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.036      ; 3.189      ;
; 0.715 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.036      ; 3.189      ;
; 0.724 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.989      ;
; 0.727 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.956      ;
; 0.743 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.008      ;
; 0.749 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.978      ;
; 0.750 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.979      ;
; 0.774 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 5.120      ;
; 0.778 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.907      ; 5.123      ;
; 0.778 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.907      ; 5.123      ;
; 0.793 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 5.139      ;
; 0.793 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.908      ; 5.139      ;
; 0.823 ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.483     ; 0.546      ;
; 0.826 ; DE2_Audio:a1|avconf:avc|LUT_DATA[15]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.486     ; 0.546      ;
; 0.844 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.916      ; 5.198      ;
; 0.844 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.916      ; 5.198      ;
; 0.856 ; DE2_Audio:a1|avconf:avc|LUT_DATA[11]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.640     ; 0.422      ;
; 0.857 ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.641     ; 0.422      ;
; 0.859 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.917      ; 5.214      ;
; 0.859 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.917      ; 5.214      ;
; 0.860 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.914      ; 5.212      ;
; 0.860 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.914      ; 5.212      ;
; 0.862 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.915      ; 5.215      ;
; 0.862 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.915      ; 5.215      ;
; 0.862 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.915      ; 5.215      ;
; 0.873 ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.485     ; 0.594      ;
; 0.873 ; DE2_Audio:a1|avconf:avc|LUT_DATA[12]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.483     ; 0.596      ;
; 0.888 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.910      ; 5.236      ;
; 0.888 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.910      ; 5.236      ;
; 0.913 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.179      ;
; 0.946 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[18]        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.205      ;
; 1.009 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.274      ;
; 1.013 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.278      ;
; 1.014 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.279      ;
; 1.014 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.279      ;
; 1.015 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.280      ;
; 1.030 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.908      ; 4.876      ;
; 1.031 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.296      ;
; 1.036 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.301      ;
; 1.037 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.273      ;
; 1.047 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.312      ;
; 1.050 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.310      ;
; 1.060 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.296      ;
; 1.062 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.319      ;
; 1.065 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.330      ;
; 1.068 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[8]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.327      ;
; 1.069 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.305      ;
; 1.069 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.908      ; 4.915      ;
; 1.069 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.908      ; 4.915      ;
; 1.069 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.908      ; 4.915      ;
; 1.069 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.908      ; 4.915      ;
; 1.074 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 1.310      ;
; 1.080 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.915      ; 4.933      ;
; 1.109 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]                   ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[22]        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.368      ;
; 1.133 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[3]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.392      ;
; 1.134 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.400      ;
; 1.135 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.400      ;
; 1.135 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.400      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.404 ; vga_controller:vga_ins|direction                              ; vga_controller:vga_ins|direction                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.626 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.889      ;
; 0.643 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.906      ;
; 0.645 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.908      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.911      ;
; 0.651 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.062      ; 0.899      ;
; 0.657 ; vga_controller:vga_ins|big_counter[29]                        ; vga_controller:vga_ins|big_counter[29]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; vga_controller:vga_ins|big_counter[21]                        ; vga_controller:vga_ins|big_counter[21]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; vga_controller:vga_ins|big_counter[19]                        ; vga_controller:vga_ins|big_counter[19]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; vga_controller:vga_ins|big_counter[15]                        ; vga_controller:vga_ins|big_counter[15]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.921      ;
; 0.657 ; vga_controller:vga_ins|big_counter[3]                         ; vga_controller:vga_ins|big_counter[3]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.921      ;
; 0.658 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|big_counter[27]                        ; vga_controller:vga_ins|big_counter[27]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|big_counter[1]                         ; vga_controller:vga_ins|big_counter[1]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|big_counter[31]                        ; vga_controller:vga_ins|big_counter[31]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|big_counter[22]                        ; vga_controller:vga_ins|big_counter[22]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; vga_controller:vga_ins|big_counter[25]                        ; vga_controller:vga_ins|big_counter[25]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|big_counter[23]                        ; vga_controller:vga_ins|big_counter[23]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|big_counter[9]                         ; vga_controller:vga_ins|big_counter[9]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; vga_controller:vga_ins|big_counter[6]                         ; vga_controller:vga_ins|big_counter[6]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; vga_controller:vga_ins|big_counter[16]                        ; vga_controller:vga_ins|big_counter[16]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.924      ;
; 0.662 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; vga_controller:vga_ins|big_counter[20]                        ; vga_controller:vga_ins|big_counter[20]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; vga_controller:vga_ins|big_counter[2]                         ; vga_controller:vga_ins|big_counter[2]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.925      ;
; 0.663 ; vga_controller:vga_ins|big_counter[30]                        ; vga_controller:vga_ins|big_counter[30]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; vga_controller:vga_ins|big_counter[28]                        ; vga_controller:vga_ins|big_counter[28]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; vga_controller:vga_ins|big_counter[26]                        ; vga_controller:vga_ins|big_counter[26]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; vga_controller:vga_ins|big_counter[24]                        ; vga_controller:vga_ins|big_counter[24]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; vga_controller:vga_ins|big_counter[12]                        ; vga_controller:vga_ins|big_counter[12]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|big_counter[10]                        ; vga_controller:vga_ins|big_counter[10]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|big_counter[8]                         ; vga_controller:vga_ins|big_counter[8]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|big_counter[4]                         ; vga_controller:vga_ins|big_counter[4]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.667 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.930      ;
; 0.670 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.933      ;
; 0.671 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.934      ;
; 0.672 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.937      ;
; 0.676 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.941      ;
; 0.819 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.083      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.125      ;
; 0.896 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.160      ;
; 0.921 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.185      ;
; 0.941 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.204      ;
; 0.941 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.204      ;
; 0.942 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.205      ;
; 0.949 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.213      ;
; 0.961 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.224      ;
; 0.962 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.225      ;
; 0.974 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.237      ;
; 0.975 ; vga_controller:vga_ins|big_counter[21]                        ; vga_controller:vga_ins|big_counter[22]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|big_counter[19]                        ; vga_controller:vga_ins|big_counter[20]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|big_counter[1]                         ; vga_controller:vga_ins|big_counter[2]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|big_counter[29]                        ; vga_controller:vga_ins|big_counter[30]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|big_counter[3]                         ; vga_controller:vga_ins|big_counter[4]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.238      ;
; 0.976 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|big_counter[27]                        ; vga_controller:vga_ins|big_counter[28]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.240      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; vga_controller:vga_ins|big_counter[25]                        ; vga_controller:vga_ins|big_counter[26]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; vga_controller:vga_ins|big_counter[23]                        ; vga_controller:vga_ins|big_counter[24]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; vga_controller:vga_ins|big_counter[9]                         ; vga_controller:vga_ins|big_counter[10]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|big_counter[15]                        ; vga_controller:vga_ins|big_counter[16]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.075      ; 1.239      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.241      ;
; 0.979 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.242      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.244      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.243      ;
; 0.985 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; vga_controller:vga_ins|big_counter[22]                        ; vga_controller:vga_ins|big_counter[23]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.250      ;
; 0.987 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.250      ;
; 0.988 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.253      ;
; 0.988 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.251      ;
; 0.989 ; vga_controller:vga_ins|big_counter[20]                        ; vga_controller:vga_ins|big_counter[21]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; vga_controller:vga_ins|big_counter[2]                         ; vga_controller:vga_ins|big_counter[3]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.253      ;
; 0.989 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; vga_controller:vga_ins|big_counter[28]                        ; vga_controller:vga_ins|big_counter[29]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|big_counter[26]                        ; vga_controller:vga_ins|big_counter[27]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                          ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.409 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.428 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.642 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.658 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.805 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.071      ;
; 0.959 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.225      ;
; 0.961 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.229      ;
; 0.970 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.235      ;
; 0.971 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.236      ;
; 0.972 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.237      ;
; 0.973 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.239      ;
; 0.975 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.244      ;
; 0.978 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.250      ;
; 0.980 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.247      ;
; 0.981 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.246      ;
; 0.983 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.255      ;
; 1.080 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.346      ;
; 1.082 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.347      ;
; 1.082 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.083 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.348      ;
; 1.083 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.348      ;
; 1.085 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.351      ;
; 1.087 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.352      ;
; 1.087 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.353      ;
; 1.088 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.353      ;
; 1.088 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.361      ;
; 1.090 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.362      ;
; 1.094 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.366      ;
; 1.095 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.367      ;
; 1.096 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.363      ;
; 1.099 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.365      ;
; 1.101 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.368      ;
; 1.104 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.370      ;
; 1.104 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.376      ;
; 1.106 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.371      ;
; 1.107 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.372      ;
; 1.109 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.381      ;
; 1.122 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.388      ;
; 1.201 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.473      ;
; 1.206 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.478      ;
; 1.206 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.472      ;
; 1.208 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.474      ;
; 1.209 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.474      ;
; 1.209 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.474      ;
; 1.211 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.477      ;
; 1.213 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.479      ;
; 1.214 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.479      ;
; 1.214 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.479      ;
; 1.215 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.487      ;
; 1.216 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.488      ;
; 1.216 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.488      ;
; 1.220 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.492      ;
; 1.221 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.493      ;
; 1.221 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.493      ;
; 1.222 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.488      ;
; 1.224 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.489      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.077 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.590      ; 5.899      ;
; 1.098 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.581      ; 5.911      ;
; 1.128 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.599      ; 5.959      ;
; 1.181 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.673      ; 3.874      ;
; 1.189 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.599      ; 6.020      ;
; 1.196 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.825      ; 4.041      ;
; 1.200 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.673      ; 3.893      ;
; 1.202 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.761      ; 6.195      ;
; 1.208 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 4.054      ;
; 1.227 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.825      ; 4.072      ;
; 1.257 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.591      ; 6.080      ;
; 1.265 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.601      ; 6.098      ;
; 1.270 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 4.116      ;
; 1.273 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.654      ; 3.947      ;
; 1.278 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.609      ; 6.119      ;
; 1.284 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.667      ; 3.971      ;
; 1.298 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 4.144      ;
; 1.307 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 3.991      ;
; 1.318 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 4.164      ;
; 1.326 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.674      ; 4.020      ;
; 1.353 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.667      ; 4.040      ;
; 1.366 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.760      ; 6.358      ;
; 1.374 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.676      ; 4.070      ;
; 1.375 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.589      ; 6.196      ;
; 1.380 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.667      ; 4.067      ;
; 1.383 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.666      ; 4.069      ;
; 1.394 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.655      ; 4.069      ;
; 1.401 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.654      ; 4.075      ;
; 1.402 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.674      ; 4.096      ;
; 1.409 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.674      ; 4.103      ;
; 1.413 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.646      ; 4.079      ;
; 1.420 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.676      ; 4.116      ;
; 1.439 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 4.117      ;
; 1.439 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.673      ; 4.132      ;
; 1.443 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.593      ; 6.268      ;
; 1.445 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.602      ; 6.279      ;
; 1.470 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.661      ; 4.151      ;
; 1.475 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 4.151      ;
; 1.499 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 4.177      ;
; 1.502 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.666      ; 4.188      ;
; 1.504 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.611      ; 6.347      ;
; 1.507 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.825      ; 4.352      ;
; 1.507 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 4.191      ;
; 1.508 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.608      ; 6.348      ;
; 1.515 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.674      ; 4.209      ;
; 1.524 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.592      ; 6.348      ;
; 1.528 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 4.212      ;
; 1.536 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.654      ; 4.210      ;
; 1.541 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 4.219      ;
; 1.562 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 4.238      ;
; 1.571 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.654      ; 4.245      ;
; 1.586 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.596      ; 6.414      ;
; 1.594 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.581      ; 5.927      ;
; 1.599 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.673      ; 4.292      ;
; 1.604 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.666      ; 4.290      ;
; 1.648 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.666      ; 4.334      ;
; 1.650 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.590      ; 5.992      ;
; 1.665 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.599      ; 6.016      ;
; 1.666 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.761      ; 6.179      ;
; 1.671 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 4.355      ;
; 1.672 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.657      ; 4.349      ;
; 1.700 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 4.384      ;
; 1.710 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.646      ; 4.376      ;
; 1.716 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.667      ; 4.403      ;
; 1.724 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 4.408      ;
; 1.727 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.599      ; 6.078      ;
; 1.730 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 4.406      ;
; 1.733 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.655      ; 4.408      ;
; 1.757 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.655      ; 4.432      ;
; 1.797 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.601      ; 6.150      ;
; 1.798 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.661      ; 4.479      ;
; 1.829 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.760      ; 6.341      ;
; 1.846 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.609      ; 6.207      ;
; 1.851 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.646      ; 4.517      ;
; 1.875 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.023      ; 2.918      ;
; 1.883 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.646      ; 4.549      ;
; 1.886 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.591      ; 6.229      ;
; 1.894 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 4.578      ;
; 1.907 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.602      ; 6.261      ;
; 1.921 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.593      ; 6.266      ;
; 1.953 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.664      ; 4.637      ;
; 1.960 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.851      ; 2.831      ;
; 1.979 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.608      ; 6.339      ;
; 1.980 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.592      ; 6.324      ;
; 1.994 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.657      ; 4.671      ;
; 2.009 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.589      ; 6.350      ;
; 2.011 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.655      ; 4.686      ;
; 2.014 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.825      ; 4.859      ;
; 2.018 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.611      ; 6.381      ;
; 2.042 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.658      ; 4.720      ;
; 2.047 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.657      ; 4.724      ;
; 2.057 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.855      ; 2.932      ;
; 2.067 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.657      ; 4.744      ;
; 2.120 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.661      ; 4.801      ;
; 2.125 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.656      ; 4.801      ;
; 2.162 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.596      ; 6.510      ;
; 2.302 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.661      ; 4.983      ;
; 2.349 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.676      ; 5.045      ;
; 2.374 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.676      ; 5.070      ;
; 2.740 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.873      ; 3.633      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 12.338 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.414      ;
; 12.338 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.414      ;
; 12.338 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.414      ;
; 12.338 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.414      ;
; 12.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.047      ;
; 12.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.047      ;
; 12.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.047      ;
; 12.705 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.196     ; 4.047      ;
; 12.749 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.785     ; 4.414      ;
; 12.749 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.785     ; 4.414      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.826 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.242     ; 3.880      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.862 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.195     ; 3.891      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
; 12.891 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.226     ; 3.831      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+----------------------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 5.282      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[15][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[11][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[3][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[7][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[13][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[9][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[1][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[5][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 5.285      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[15][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[11][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[7][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[3][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.284      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][0]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][3]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][4]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][6]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 5.286      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.618 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.283      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_en          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_rs          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[7]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 5.267      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[0]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 5.263      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[4]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 5.263      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[5]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 5.263      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[3]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 5.263      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[2]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 5.263      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[1]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 5.263      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state1[1]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state1[0]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|cstart          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|cdone           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state2[0]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[0]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[1]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[2]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[3]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[4]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state2[1]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 5.265      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|mstart          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|prestart        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|buf_changed_ack ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.620 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|buf_changed     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 5.261      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[0][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.281      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[10][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.281      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[6][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.281      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.281      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[12][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.281      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[14][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.281      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.280      ;
; 44.621 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[5][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 5.281      ;
+--------+----------------------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_en       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 4.616      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.618      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.618      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[3][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[1][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[9][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[5][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.633      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[7][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.626      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.618      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.618      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.618      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.632      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.618      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.619      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 4.634      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 4.618      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|printed_crlf ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.628      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.635      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.635      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.635      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.635      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.635      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 4.635      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.631      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.631      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.631      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.631      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.631      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.631      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.630      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.630      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.630      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.630      ;
; 4.384 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 4.630      ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 5.970 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.629     ; 3.627      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.001 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.598     ; 3.689      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.044 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.646     ; 3.684      ;
; 6.056 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.171     ; 4.171      ;
; 6.056 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.171     ; 4.171      ;
; 6.127 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 3.814      ;
; 6.127 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 3.814      ;
; 6.127 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 3.814      ;
; 6.127 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 3.814      ;
; 6.484 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 4.171      ;
; 6.484 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 4.171      ;
; 6.484 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 4.171      ;
; 6.484 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.599     ; 4.171      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 6.96 MHz   ; 6.96 MHz        ; div|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 15.8 MHz   ; 15.8 MHz        ; p1|altpll_component|pll|clk[2]                  ;                                                               ;
; 156.89 MHz ; 156.89 MHz      ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]            ;                                                               ;
; 258.33 MHz ; 258.33 MHz      ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK           ;                                                               ;
; 286.78 MHz ; 250.0 MHz       ; CLOCK_50                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                         ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0]                  ; -46.822 ; -103.896      ;
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -34.700 ; -267.600      ;
; p1|altpll_component|pll|clk[2]                                   ; -11.650 ; -377.285      ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; -3.922  ; -58.478       ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -2.871  ; -128.859      ;
; CLOCK_50                                                         ; 1.838   ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                          ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -44.681 ; -349.812      ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; -0.911  ; -0.911        ;
; p1|altpll_component|pll|clk[2]                                   ; 0.353   ; 0.000         ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; 0.354   ; 0.000         ;
; CLOCK_50                                                         ; 0.365   ; 0.000         ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 1.056   ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 13.069 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 45.185 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 3.918 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 5.298 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -70.510 ; -177440.557   ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -1.285  ; -74.530       ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 0.352   ; 0.000         ;
; CLOCK_50                                                         ; 9.649   ; 0.000         ;
; p1|altpll_component|pll|clk[2]                                   ; 19.634  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; 24.678  ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -46.822 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[1].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.672     ;
; -46.820 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[1].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.684     ;
; -46.626 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.476     ;
; -46.624 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.488     ;
; -46.590 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[2].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.440     ;
; -46.588 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[2].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.452     ;
; -46.505 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[3].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.355     ;
; -46.503 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[3].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.367     ;
; -46.475 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[4].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.325     ;
; -46.473 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[4].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.337     ;
; -46.389 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[5].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.239     ;
; -46.387 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[5].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.251     ;
; -46.356 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[6].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.206     ;
; -46.354 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[6].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.218     ;
; -46.274 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.124     ;
; -46.272 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.136     ;
; -46.244 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.094     ;
; -46.242 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.106     ;
; -46.157 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 71.007     ;
; -46.155 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 71.019     ;
; -46.127 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 70.977     ;
; -46.125 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 70.989     ;
; -46.047 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 70.897     ;
; -46.045 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 70.909     ;
; -46.011 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 70.861     ;
; -46.009 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 70.873     ;
; -45.930 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 70.780     ;
; -45.928 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 70.792     ;
; -45.895 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 70.745     ;
; -45.893 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 70.757     ;
; -45.808 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[15].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.149     ; 70.658     ;
; -45.806 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[15].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 70.670     ;
; -45.779 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[16].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.628     ;
; -45.777 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[16].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.640     ;
; -45.697 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[17].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.546     ;
; -45.695 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[17].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.558     ;
; -45.663 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[18].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.512     ;
; -45.661 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[18].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.524     ;
; -45.578 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[19].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.427     ;
; -45.576 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[19].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.439     ;
; -45.548 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[20].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.397     ;
; -45.546 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[20].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.409     ;
; -45.462 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[21].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.311     ;
; -45.460 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[21].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.323     ;
; -45.429 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[22].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.278     ;
; -45.427 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[22].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.290     ;
; -45.351 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[23].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.200     ;
; -45.349 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[23].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.212     ;
; -45.317 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[24].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.166     ;
; -45.315 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[24].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.178     ;
; -45.235 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[25].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.084     ;
; -45.233 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[25].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.096     ;
; -45.200 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[26].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 70.049     ;
; -45.198 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[26].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 70.061     ;
; -45.114 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[27].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 69.963     ;
; -45.112 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[27].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 69.975     ;
; -44.954 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[28].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 69.803     ;
; -44.952 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[28].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 69.815     ;
; -44.838 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[29].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 69.687     ;
; -44.836 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[29].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 69.699     ;
; -44.835 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[30].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 69.684     ;
; -44.833 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[30].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 69.696     ;
; -44.295 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[31].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.150     ; 69.144     ;
; -44.293 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[31].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.136     ; 69.156     ;
; -3.215  ; vga_controller:vga_ins|y_lowerpipe1[0]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 8.200      ;
; -3.189  ; vga_controller:vga_ins|y_lowerpipe2[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.114      ; 8.172      ;
; -3.187  ; vga_controller:vga_ins|y_lowerpipe3[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 8.172      ;
; -3.173  ; vga_controller:vga_ins|y_lowerpipe1[0]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 8.150      ;
; -3.147  ; vga_controller:vga_ins|y_lowerpipe2[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.106      ; 8.122      ;
; -3.145  ; vga_controller:vga_ins|y_lowerpipe3[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 8.122      ;
; -3.115  ; vga_controller:vga_ins|y_lowerpipe3[4]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 8.100      ;
; -3.073  ; vga_controller:vga_ins|y_lowerpipe3[4]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 8.050      ;
; -3.027  ; vga_controller:vga_ins|y_lowerpipe3[2]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 8.012      ;
; -3.006  ; vga_controller:vga_ins|y_lowerpipe3[1]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 7.991      ;
; -2.985  ; vga_controller:vga_ins|y_lowerpipe3[2]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 7.962      ;
; -2.964  ; vga_controller:vga_ins|y_lowerpipe3[1]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 7.941      ;
; -2.847  ; vga_controller:vga_ins|y_lowerpipe3[3]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 7.832      ;
; -2.823  ; vga_controller:vga_ins|y_lowerpipe3[7]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 7.808      ;
; -2.805  ; vga_controller:vga_ins|y_lowerpipe3[3]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 7.782      ;
; -2.788  ; vga_controller:vga_ins|y_lowerpipe3[6]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 7.773      ;
; -2.781  ; vga_controller:vga_ins|y_lowerpipe3[7]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 7.758      ;
; -2.746  ; vga_controller:vga_ins|y_lowerpipe3[6]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 7.723      ;
; -2.710  ; vga_controller:vga_ins|upperpipe4_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.118      ; 7.697      ;
; -2.668  ; vga_controller:vga_ins|upperpipe4_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 7.647      ;
; -2.654  ; vga_controller:vga_ins|upperpipe4_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.118      ; 7.641      ;
; -2.644  ; vga_controller:vga_ins|upperpipe4_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.118      ; 7.631      ;
; -2.626  ; vga_controller:vga_ins|upperpipe3_bottom[4]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.122      ; 7.617      ;
; -2.621  ; vga_controller:vga_ins|y_lowerpipe3[8]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.116      ; 7.606      ;
; -2.612  ; vga_controller:vga_ins|upperpipe4_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 7.591      ;
; -2.602  ; vga_controller:vga_ins|upperpipe4_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.110      ; 7.581      ;
; -2.584  ; vga_controller:vga_ins|upperpipe3_bottom[4]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.114      ; 7.567      ;
; -2.579  ; vga_controller:vga_ins|y_lowerpipe3[8]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 7.556      ;
; -2.570  ; vga_controller:vga_ins|upperpipe2_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.117      ; 7.556      ;
; -2.564  ; vga_controller:vga_ins|upperpipe3_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.122      ; 7.555      ;
; -2.554  ; vga_controller:vga_ins|upperpipe2_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.117      ; 7.540      ;
; -2.551  ; vga_controller:vga_ins|upperpipe3_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.122      ; 7.542      ;
; -2.541  ; vga_controller:vga_ins|upperpipe4_bottom[1]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.118      ; 7.528      ;
; -2.535  ; vga_controller:vga_ins|y_lowerpipe2[8]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.113      ; 7.517      ;
; -2.531  ; vga_controller:vga_ins|upperpipe4_bottom[4]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.118      ; 7.518      ;
; -2.528  ; vga_controller:vga_ins|upperpipe2_bottom[6]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.109      ; 7.506      ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'                                                                                                                                                          ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node     ; Launch Clock                                    ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -34.700 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.478      ; 38.790     ;
; -34.116 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.474      ; 38.201     ;
; -33.986 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.479      ; 38.084     ;
; -33.953 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.478      ; 38.040     ;
; -32.973 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.478      ; 37.062     ;
; -32.951 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.585      ; 37.035     ;
; -32.704 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.584      ; 36.778     ;
; -32.632 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.046      ; 38.790     ;
; -32.217 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 4.479      ; 36.315     ;
; -32.048 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.042      ; 38.201     ;
; -31.918 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.047      ; 38.084     ;
; -31.885 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.046      ; 38.040     ;
; -30.905 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.046      ; 37.062     ;
; -30.883 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.153      ; 37.035     ;
; -30.636 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.152      ; 36.778     ;
; -30.149 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 6.047      ; 36.315     ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                            ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -11.650 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.207      ; 31.887     ;
; -11.600 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.207      ; 31.837     ;
; -11.534 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.207      ; 31.771     ;
; -11.489 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.197      ; 31.716     ;
; -11.485 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.200      ; 31.715     ;
; -11.477 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.201      ; 31.708     ;
; -11.439 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.197      ; 31.666     ;
; -11.435 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.200      ; 31.665     ;
; -11.427 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.201      ; 31.658     ;
; -11.373 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.197      ; 31.600     ;
; -11.369 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.200      ; 31.599     ;
; -11.361 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.201      ; 31.592     ;
; -11.344 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.203      ; 31.577     ;
; -11.343 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 31.585     ;
; -11.331 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.217      ; 31.578     ;
; -11.325 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.215      ; 31.570     ;
; -11.294 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.203      ; 31.527     ;
; -11.293 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 31.535     ;
; -11.281 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.217      ; 31.528     ;
; -11.275 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.215      ; 31.520     ;
; -11.228 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.203      ; 31.461     ;
; -11.227 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 31.469     ;
; -11.215 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.217      ; 31.462     ;
; -11.209 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.215      ; 31.454     ;
; -11.056 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.209      ; 31.295     ;
; -11.006 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.209      ; 31.245     ;
; -10.940 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.209      ; 31.179     ;
; -10.779 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.641     ;
; -10.729 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.591     ;
; -10.706 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.208      ; 30.944     ;
; -10.663 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.525     ;
; -10.654 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.516     ;
; -10.651 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.513     ;
; -10.644 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.876     ;
; -10.634 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.866     ;
; -10.604 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.466     ;
; -10.601 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.463     ;
; -10.594 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.826     ;
; -10.584 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.816     ;
; -10.545 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.198      ; 30.773     ;
; -10.541 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.201      ; 30.772     ;
; -10.538 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.400     ;
; -10.538 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.400     ;
; -10.535 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.397     ;
; -10.533 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.202      ; 30.765     ;
; -10.528 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.760     ;
; -10.520 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.752     ;
; -10.519 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.751     ;
; -10.518 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.750     ;
; -10.488 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.350     ;
; -10.470 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.702     ;
; -10.469 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.701     ;
; -10.422 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.137     ; 30.284     ;
; -10.404 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.636     ;
; -10.403 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.233      ; 30.635     ;
; -10.400 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 30.634     ;
; -10.399 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.213      ; 30.642     ;
; -10.387 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.218      ; 30.635     ;
; -10.381 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.216      ; 30.627     ;
; -10.334 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.245      ; 30.578     ;
; -10.311 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.245      ; 30.555     ;
; -10.285 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.509     ;
; -10.284 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.245      ; 30.528     ;
; -10.283 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.514     ;
; -10.261 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.245      ; 30.505     ;
; -10.235 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.459     ;
; -10.233 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.464     ;
; -10.218 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.245      ; 30.462     ;
; -10.195 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.245      ; 30.439     ;
; -10.193 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.424     ;
; -10.192 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.423     ;
; -10.191 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.422     ;
; -10.187 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.421     ;
; -10.186 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.420     ;
; -10.169 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.393     ;
; -10.167 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.398     ;
; -10.143 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.374     ;
; -10.142 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.373     ;
; -10.141 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.372     ;
; -10.137 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.361     ;
; -10.137 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.371     ;
; -10.136 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.370     ;
; -10.114 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.348     ;
; -10.112 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.346     ;
; -10.112 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.210      ; 30.352     ;
; -10.087 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.311     ;
; -10.077 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.308     ;
; -10.076 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.307     ;
; -10.075 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 30.306     ;
; -10.071 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.305     ;
; -10.070 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.304     ;
; -10.064 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.298     ;
; -10.062 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.296     ;
; -10.021 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.245     ;
; -9.998  ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.232     ;
; -9.996  ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[20]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.220     ;
; -9.996  ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 30.230     ;
; -9.993  ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[12]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.217     ;
; -9.946  ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[20]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.170     ;
; -9.943  ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[12]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 30.167     ;
+---------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.922 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.390      ; 4.512      ;
; -3.905 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.394      ; 4.496      ;
; -3.898 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.388      ; 4.486      ;
; -3.891 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.395      ; 4.485      ;
; -3.858 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.381      ; 4.437      ;
; -3.784 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.389      ; 4.373      ;
; -3.695 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.371      ; 4.258      ;
; -3.680 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.378      ; 4.405      ;
; -3.660 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.379      ; 4.387      ;
; -3.639 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.377      ; 3.932      ;
; -3.628 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.528      ; 4.508      ;
; -3.625 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.383      ; 4.355      ;
; -3.482 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.031      ; 5.710      ;
; -3.470 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.031      ; 5.698      ;
; -3.423 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.022      ; 5.637      ;
; -3.402 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.038      ; 5.637      ;
; -3.361 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.031      ; 5.589      ;
; -3.340 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.038      ; 5.575      ;
; -3.326 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.529      ; 4.209      ;
; -3.255 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.032      ; 5.485      ;
; -3.231 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.380      ; 3.808      ;
; -3.183 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.387      ; 3.767      ;
; -3.141 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.179      ; 5.672      ;
; -3.094 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.038      ; 5.329      ;
; -3.083 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.048      ; 5.331      ;
; -3.074 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.029      ; 5.450      ;
; -3.052 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.397      ; 3.649      ;
; -3.047 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.028      ; 4.991      ;
; -3.028 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.048      ; 5.276      ;
; -3.020 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.048      ; 5.268      ;
; -2.978 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.039      ; 5.217      ;
; -2.971 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.029      ; 5.347      ;
; -2.863 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.030      ; 5.241      ;
; -2.847 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.040      ; 5.087      ;
; -2.818 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.046      ; 5.063      ;
; -2.777 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.039      ; 5.016      ;
; -2.745 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.034      ; 5.126      ;
; -2.687 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.923      ; 6.671      ;
; -2.650 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.932      ; 6.495      ;
; -2.645 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.921      ; 6.195      ;
; -2.643 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.040      ; 4.883      ;
; -2.598 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.941      ; 6.452      ;
; -2.588 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.022      ; 4.802      ;
; -2.582 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.925      ; 6.418      ;
; -2.572 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.933      ; 6.418      ;
; -2.571 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.915      ; 6.391      ;
; -2.546 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.931      ; 6.387      ;
; -2.532 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.032      ; 4.762      ;
; -2.523 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.032      ; 4.753      ;
; -2.517 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.179      ; 5.048      ;
; -2.508 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.034      ; 4.889      ;
; -2.507 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.041      ; 4.748      ;
; -2.498 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.046      ; 4.743      ;
; -2.496 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.028      ; 4.440      ;
; -2.471 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.041      ; 4.712      ;
; -2.443 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.924      ; 6.277      ;
; -2.439 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.939      ; 6.290      ;
; -2.430 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.927      ; 6.417      ;
; -2.421 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.028      ; 4.365      ;
; -2.416 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.934      ; 6.263      ;
; -2.408 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.028      ; 4.352      ;
; -2.400 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.938      ; 6.248      ;
; -2.374 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.922      ; 6.356      ;
; -2.373 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.029      ; 4.749      ;
; -2.365 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.030      ; 4.743      ;
; -2.360 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.031      ; 4.588      ;
; -2.300 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.045      ; 4.542      ;
; -2.273 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.932      ; 6.618      ;
; -2.236 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.045      ; 4.478      ;
; -2.236 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.180      ; 4.770      ;
; -2.232 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.180      ; 4.766      ;
; -2.232 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.925      ; 6.568      ;
; -2.226 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.072      ; 6.363      ;
; -2.217 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.921      ; 6.267      ;
; -2.199 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.923      ; 6.683      ;
; -2.192 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.038      ; 4.427      ;
; -2.178 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.941      ; 6.532      ;
; -2.162 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.022      ; 4.376      ;
; -2.156 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.039      ; 4.395      ;
; -2.149 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.073      ; 6.289      ;
; -2.146 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.933      ; 6.492      ;
; -2.140 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.040      ; 4.380      ;
; -2.139 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.924      ; 6.473      ;
; -2.137 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.931      ; 6.478      ;
; -2.063 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.939      ; 6.414      ;
; -2.061 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.915      ; 6.381      ;
; -2.059 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.045      ; 4.301      ;
; -2.044 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.034      ; 4.425      ;
; -2.032 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.046      ; 4.277      ;
; -2.019 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.934      ; 6.366      ;
; -2.014 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.032      ; 4.244      ;
; -2.008 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.938      ; 6.356      ;
; -1.988 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.039      ; 4.227      ;
; -1.979 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.046      ; 4.224      ;
; -1.976 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.180      ; 4.510      ;
; -1.972 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.922      ; 6.454      ;
; -1.970 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.040      ; 4.210      ;
; -1.951 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.030      ; 4.329      ;
; -1.934 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.030      ; 4.312      ;
; -1.918 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.927      ; 6.405      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.871 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.357      ;
; -2.842 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.488      ; 5.329      ;
; -2.842 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.488      ; 5.329      ;
; -2.813 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 5.307      ;
; -2.813 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 5.307      ;
; -2.812 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 5.304      ;
; -2.812 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 5.304      ;
; -2.812 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 5.304      ;
; -2.810 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 5.301      ;
; -2.810 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 5.301      ;
; -2.796 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 5.290      ;
; -2.796 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 5.290      ;
; -2.791 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 5.282      ;
; -2.751 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.237      ;
; -2.751 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.237      ;
; -2.751 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.237      ;
; -2.751 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.237      ;
; -2.734 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 5.218      ;
; -2.734 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 5.218      ;
; -2.730 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.486      ; 5.215      ;
; -2.714 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.200      ;
; -2.702 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.188      ;
; -2.672 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.738     ; 1.933      ;
; -2.672 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.738     ; 1.933      ;
; -2.672 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.738     ; 1.933      ;
; -2.672 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.738     ; 1.933      ;
; -2.657 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.590      ;
; -2.603 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.530      ;
; -2.572 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.744     ; 1.827      ;
; -2.566 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.744     ; 1.821      ;
; -2.545 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 5.031      ;
; -2.497 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.429      ;
; -2.456 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.744     ; 1.711      ;
; -2.454 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_GO                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.486      ; 4.939      ;
; -2.454 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.486      ; 4.939      ;
; -2.454 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.486      ; 4.939      ;
; -2.454 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.486      ; 4.939      ;
; -2.453 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.385      ;
; -2.450 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.744     ; 1.705      ;
; -2.446 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 4.937      ;
; -2.404 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.336      ;
; -2.324 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 3.280      ;
; -2.324 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 3.280      ;
; -2.324 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 3.280      ;
; -2.320 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 3.280      ;
; -2.254 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[18]        ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.181      ;
; -2.179 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.488      ; 4.666      ;
; -2.179 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.488      ; 4.666      ;
; -2.169 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.096      ;
; -2.150 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.644      ;
; -2.150 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.644      ;
; -2.149 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 4.641      ;
; -2.149 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 4.641      ;
; -2.149 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 4.641      ;
; -2.147 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 4.638      ;
; -2.147 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 4.638      ;
; -2.133 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.627      ;
; -2.133 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.627      ;
; -2.128 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 4.619      ;
; -2.106 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.039      ;
; -2.088 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 4.574      ;
; -2.088 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 4.574      ;
; -2.071 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 4.555      ;
; -2.071 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 4.555      ;
; -2.067 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.486      ; 4.552      ;
; -2.062 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.488      ; 4.549      ;
; -2.062 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.488      ; 4.549      ;
; -2.034 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.961      ;
; -2.033 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.527      ;
; -2.033 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.527      ;
; -2.032 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 4.524      ;
; -2.032 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 4.524      ;
; -2.032 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.493      ; 4.524      ;
; -2.030 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 4.521      ;
; -2.030 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 4.521      ;
; -2.016 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.510      ;
; -2.016 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.495      ; 4.510      ;
; -2.011 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.492      ; 4.502      ;
; -1.992 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.921      ;
; -1.992 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.921      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.974 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.905      ;
; -1.971 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 4.457      ;
; -1.971 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.487      ; 4.457      ;
; -1.963 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.063     ; 2.899      ;
; -1.963 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.063     ; 2.899      ;
; -1.963 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 2.895      ;
; -1.962 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.065     ; 2.896      ;
; -1.962 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.065     ; 2.896      ;
; -1.962 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.065     ; 2.896      ;
; -1.960 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 2.893      ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 1.838 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.990      ; 5.102      ;
; 1.846 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.990      ; 5.094      ;
; 1.849 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.001      ; 5.102      ;
; 1.870 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[7]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.712      ; 4.792      ;
; 1.902 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.980      ; 5.028      ;
; 1.910 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.980      ; 5.020      ;
; 1.913 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.991      ; 5.028      ;
; 1.917 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.990      ; 5.023      ;
; 1.981 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.980      ; 4.949      ;
; 2.006 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.996      ; 4.940      ;
; 2.014 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.996      ; 4.932      ;
; 2.017 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.007      ; 4.940      ;
; 2.018 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.974      ; 4.906      ;
; 2.026 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.974      ; 4.898      ;
; 2.029 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.985      ; 4.906      ;
; 2.064 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.990      ; 4.876      ;
; 2.084 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.007      ; 4.873      ;
; 2.085 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.996      ; 4.861      ;
; 2.092 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.007      ; 4.865      ;
; 2.095 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.018      ; 4.873      ;
; 2.097 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.974      ; 4.827      ;
; 2.128 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.980      ; 4.802      ;
; 2.163 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.007      ; 4.794      ;
; 2.177 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.991      ; 4.764      ;
; 2.207 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.759      ;
; 2.209 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.991      ; 4.732      ;
; 2.215 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.751      ;
; 2.218 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.027      ; 4.759      ;
; 2.224 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.991      ; 4.717      ;
; 2.232 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.996      ; 4.714      ;
; 2.241 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.981      ; 4.690      ;
; 2.244 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.974      ; 4.680      ;
; 2.260 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.017      ; 4.707      ;
; 2.268 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.017      ; 4.699      ;
; 2.271 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.028      ; 4.707      ;
; 2.273 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.981      ; 4.658      ;
; 2.286 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.680      ;
; 2.288 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.981      ; 4.643      ;
; 2.296 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.986      ; 4.640      ;
; 2.304 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.986      ; 4.632      ;
; 2.307 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.997      ; 4.640      ;
; 2.310 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.007      ; 4.647      ;
; 2.312 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[2]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.725      ; 4.363      ;
; 2.335 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.997      ; 4.612      ;
; 2.339 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.017      ; 4.628      ;
; 2.357 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.975      ; 4.568      ;
; 2.375 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.986      ; 4.561      ;
; 2.377 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.997      ; 4.570      ;
; 2.389 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.975      ; 4.536      ;
; 2.392 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.997      ; 4.555      ;
; 2.399 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[8]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.712      ; 4.263      ;
; 2.404 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.975      ; 4.521      ;
; 2.415 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.002      ; 4.537      ;
; 2.415 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.011      ; 4.546      ;
; 2.423 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.008      ; 4.535      ;
; 2.423 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.002      ; 4.529      ;
; 2.423 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.011      ; 4.538      ;
; 2.426 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.005      ; 4.529      ;
; 2.426 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.013      ; 4.537      ;
; 2.426 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.022      ; 4.546      ;
; 2.433 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.533      ;
; 2.434 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.005      ; 4.521      ;
; 2.437 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.529      ;
; 2.446 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.990      ; 4.494      ;
; 2.455 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.008      ; 4.503      ;
; 2.457 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.509      ;
; 2.465 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.501      ;
; 2.468 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.027      ; 4.509      ;
; 2.470 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.008      ; 4.488      ;
; 2.486 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.017      ; 4.481      ;
; 2.494 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.002      ; 4.458      ;
; 2.494 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.011      ; 4.467      ;
; 2.497 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.999      ; 4.452      ;
; 2.505 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.005      ; 4.450      ;
; 2.505 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.999      ; 4.444      ;
; 2.508 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.010      ; 4.452      ;
; 2.510 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.980      ; 4.420      ;
; 2.522 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.986      ; 4.414      ;
; 2.527 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.013      ; 4.436      ;
; 2.535 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.013      ; 4.428      ;
; 2.536 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.016      ; 4.430      ;
; 2.538 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.024      ; 4.436      ;
; 2.546 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.017      ; 4.421      ;
; 2.560 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[30]|q ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.725      ; 4.115      ;
; 2.576 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.999      ; 4.373      ;
; 2.578 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.017      ; 4.389      ;
; 2.580 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[11]|q ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.725      ; 4.095      ;
; 2.580 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.018      ; 4.388      ;
; 2.593 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.017      ; 4.374      ;
; 2.597 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[5]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.726      ; 4.079      ;
; 2.602 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.009      ; 4.357      ;
; 2.606 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.013      ; 4.357      ;
; 2.610 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.009      ; 4.349      ;
; 2.611 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[3]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.725      ; 4.064      ;
; 2.613 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.020      ; 4.357      ;
; 2.614 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.996      ; 4.332      ;
; 2.615 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.987      ; 4.322      ;
; 2.626 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.974      ; 4.298      ;
; 2.631 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.018      ; 4.337      ;
; 2.641 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.002      ; 4.311      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'                                                                                                                                                           ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node     ; Launch Clock                                    ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -44.681 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.302     ; 31.691     ;
; -44.592 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.194     ; 31.672     ;
; -44.030 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.304     ; 32.344     ;
; -43.961 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 76.082     ; 31.691     ;
; -43.918 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.193     ; 32.345     ;
; -43.872 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 75.974     ; 31.672     ;
; -43.352 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.193     ; 32.911     ;
; -43.310 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 76.084     ; 32.344     ;
; -43.301 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.188     ; 32.957     ;
; -43.198 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 75.973     ; 32.345     ;
; -43.123 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.194     ; 33.141     ;
; -42.815 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 76.193     ; 33.448     ;
; -42.632 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 75.973     ; 32.911     ;
; -42.581 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 75.968     ; 32.957     ;
; -42.403 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 75.974     ; 33.141     ;
; -42.095 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 75.973     ; 33.448     ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.911 ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                       ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK           ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.039      ; 0.612      ;
; -0.426 ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                       ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK           ; div|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.039      ; 0.597      ;
; 0.318  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.904      ;
; 0.330  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.916      ;
; 0.333  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.919      ;
; 0.345  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.931      ;
; 0.350  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.936      ;
; 0.350  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.936      ;
; 0.354  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[2]                                                                                                                                                                                             ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[2]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[1]                                                                                                                                                                                             ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[1]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                          ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                               ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                        ; DE2_Audio:a1|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; lcd:mylcd|lcd_en                                                                                                                                                                                                                                            ; lcd:mylcd|lcd_en                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[3][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[3][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[11][5]                                                                                                                                                                                                                                      ; lcd:mylcd|line2[11][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[1][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[1][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[9][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[9][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[8][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[8][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[0][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[0][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[2][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[2][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[10][5]                                                                                                                                                                                                                                      ; lcd:mylcd|line2[10][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[6][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[6][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[4][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[4][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[12][5]                                                                                                                                                                                                                                      ; lcd:mylcd|line2[12][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[14][5]                                                                                                                                                                                                                                      ; lcd:mylcd|line2[14][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[5][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[5][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[13][5]                                                                                                                                                                                                                                      ; lcd:mylcd|line2[13][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[7][5]                                                                                                                                                                                                                                       ; lcd:mylcd|line2[7][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|line2[15][5]                                                                                                                                                                                                                                      ; lcd:mylcd|line2[15][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|printed_crlf                                                                                                                                                                                                                                      ; lcd:mylcd|printed_crlf                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|ptr[3]                                                                                                                                                                                                                                            ; lcd:mylcd|ptr[3]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|ptr[2]                                                                                                                                                                                                                                            ; lcd:mylcd|ptr[2]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|ptr[1]                                                                                                                                                                                                                                            ; lcd:mylcd|ptr[1]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|ptr[0]                                                                                                                                                                                                                                            ; lcd:mylcd|ptr[0]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|index[0]                                                                                                                                                                                                                                          ; lcd:mylcd|index[0]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|index[4]                                                                                                                                                                                                                                          ; lcd:mylcd|index[4]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|index[5]                                                                                                                                                                                                                                          ; lcd:mylcd|index[5]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|index[3]                                                                                                                                                                                                                                          ; lcd:mylcd|index[3]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|index[2]                                                                                                                                                                                                                                          ; lcd:mylcd|index[2]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|index[1]                                                                                                                                                                                                                                          ; lcd:mylcd|index[1]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|count[0]                                                                                                                                                                                                                                          ; lcd:mylcd|count[0]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|count[1]                                                                                                                                                                                                                                          ; lcd:mylcd|count[1]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|count[2]                                                                                                                                                                                                                                          ; lcd:mylcd|count[2]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|count[3]                                                                                                                                                                                                                                          ; lcd:mylcd|count[3]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|count[4]                                                                                                                                                                                                                                          ; lcd:mylcd|count[4]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd:mylcd|state2[1]                                                                                                                                                                                                                                         ; lcd:mylcd|state2[1]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[1]                                                                                                                                                                                                    ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[1]                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                    ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|done_reg                                                                                                                                                                                             ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|done_reg                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; lcd:mylcd|state1[1]                                                                                                                                                                                                                                         ; lcd:mylcd|state1[1]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; lcd:mylcd|cstart                                                                                                                                                                                                                                            ; lcd:mylcd|cstart                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; lcd:mylcd|cdone                                                                                                                                                                                                                                             ; lcd:mylcd|cdone                                                                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; lcd:mylcd|mstart                                                                                                                                                                                                                                            ; lcd:mylcd|mstart                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; lcd:mylcd|buf_changed_ack                                                                                                                                                                                                                                   ; lcd:mylcd|buf_changed_ack                                                                                                                                                                                                                                                    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; lcd:mylcd|buf_changed                                                                                                                                                                                                                                       ; lcd:mylcd|buf_changed                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; lcd_inputs:get_inputs|lcd_read_name:print_name|writing                                                                                                                                                                                                      ; lcd_inputs:get_inputs|lcd_read_name:print_name|writing                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[11]|q                                                                                                                                                                                             ; processor:my_processor|pc:program_counter|dflipflop:pcreg[11]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[10]|q                                                                                                                                                                                             ; processor:my_processor|pc:program_counter|dflipflop:pcreg[10]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[9]|q                                                                                                                                                                                              ; processor:my_processor|pc:program_counter|dflipflop:pcreg[9]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[7]|q                                                                                                                                                                                              ; processor:my_processor|pc:program_counter|dflipflop:pcreg[7]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[6]|q                                                                                                                                                                                              ; processor:my_processor|pc:program_counter|dflipflop:pcreg[6]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[5]|q                                                                                                                                                                                              ; processor:my_processor|pc:program_counter|dflipflop:pcreg[5]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.364  ; DE2_Audio:a1|counter[0]                                                                                                                                                                                                                                     ; DE2_Audio:a1|counter[0]                                                                                                                                                                                                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                    ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.966      ;
; 0.365  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[0]                                                                                                                                                                                             ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[0]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                             ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                              ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366  ; lcd:mylcd|state2[0]                                                                                                                                                                                                                                         ; lcd:mylcd|state2[0]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366  ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[0]                                                                                                                                                                                                    ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[0]                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367  ; lcd:mylcd|state1[0]                                                                                                                                                                                                                                         ; lcd:mylcd|state1[0]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[0]|q                                                                                                                                                                                              ; processor:my_processor|pc:program_counter|dflipflop:pcreg[0]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.384  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                    ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.997      ;
; 0.390  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.633      ;
; 0.394  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.396  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[10]|q                                                                                                                                                                                           ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[10]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; processor:my_processor|xm_latch:xm|dflipflop:isR_xm|q                                                                                                                                                                                                       ; processor:my_processor|mw_latch:mw|dflipflop:isR_mw|q                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                   ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                    ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.008      ;
; 0.398  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                   ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[0]|q                                                                                                                                                                                            ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[0]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[1]|q                                                                                                                                                                                            ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[1]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.353 ; vga_controller:vga_ins|direction                              ; vga_controller:vga_ins|direction                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.569 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.812      ;
; 0.584 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.827      ;
; 0.587 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.833      ;
; 0.595 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.060      ; 0.826      ;
; 0.597 ; vga_controller:vga_ins|big_counter[15]                        ; vga_controller:vga_ins|big_counter[15]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; vga_controller:vga_ins|big_counter[3]                         ; vga_controller:vga_ins|big_counter[3]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|big_counter[29]                        ; vga_controller:vga_ins|big_counter[29]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|big_counter[21]                        ; vga_controller:vga_ins|big_counter[21]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|big_counter[19]                        ; vga_controller:vga_ins|big_counter[19]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|big_counter[6]                         ; vga_controller:vga_ins|big_counter[6]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|big_counter[31]                        ; vga_controller:vga_ins|big_counter[31]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; vga_controller:vga_ins|big_counter[27]                        ; vga_controller:vga_ins|big_counter[27]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; vga_controller:vga_ins|big_counter[1]                         ; vga_controller:vga_ins|big_counter[1]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|big_counter[22]                        ; vga_controller:vga_ins|big_counter[22]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; vga_controller:vga_ins|big_counter[9]                         ; vga_controller:vga_ins|big_counter[9]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; vga_controller:vga_ins|big_counter[2]                         ; vga_controller:vga_ins|big_counter[2]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|big_counter[25]                        ; vga_controller:vga_ins|big_counter[25]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|big_counter[23]                        ; vga_controller:vga_ins|big_counter[23]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|big_counter[16]                        ; vga_controller:vga_ins|big_counter[16]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|big_counter[12]                        ; vga_controller:vga_ins|big_counter[12]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|big_counter[10]                        ; vga_controller:vga_ins|big_counter[10]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|big_counter[8]                         ; vga_controller:vga_ins|big_counter[8]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|big_counter[4]                         ; vga_controller:vga_ins|big_counter[4]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; vga_controller:vga_ins|big_counter[30]                        ; vga_controller:vga_ins|big_counter[30]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; vga_controller:vga_ins|big_counter[20]                        ; vga_controller:vga_ins|big_counter[20]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; vga_controller:vga_ins|big_counter[28]                        ; vga_controller:vga_ins|big_counter[28]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; vga_controller:vga_ins|big_counter[26]                        ; vga_controller:vga_ins|big_counter[26]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; vga_controller:vga_ins|big_counter[24]                        ; vga_controller:vga_ins|big_counter[24]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.850      ;
; 0.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.855      ;
; 0.618 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.862      ;
; 0.748 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.991      ;
; 0.795 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.038      ;
; 0.811 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.054      ;
; 0.845 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.088      ;
; 0.856 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.099      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.100      ;
; 0.857 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.100      ;
; 0.862 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.105      ;
; 0.870 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.113      ;
; 0.874 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.117      ;
; 0.877 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.122      ;
; 0.883 ; vga_controller:vga_ins|big_counter[3]                         ; vga_controller:vga_ins|big_counter[4]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.127      ;
; 0.885 ; vga_controller:vga_ins|big_counter[21]                        ; vga_controller:vga_ins|big_counter[22]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; vga_controller:vga_ins|big_counter[29]                        ; vga_controller:vga_ins|big_counter[30]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; vga_controller:vga_ins|big_counter[19]                        ; vga_controller:vga_ins|big_counter[20]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; vga_controller:vga_ins|big_counter[27]                        ; vga_controller:vga_ins|big_counter[28]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.130      ;
; 0.886 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|big_counter[1]                         ; vga_controller:vga_ins|big_counter[2]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|big_counter[15]                        ; vga_controller:vga_ins|big_counter[16]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.127      ;
; 0.888 ; vga_controller:vga_ins|big_counter[9]                         ; vga_controller:vga_ins|big_counter[10]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; vga_controller:vga_ins|big_counter[22]                        ; vga_controller:vga_ins|big_counter[23]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; vga_controller:vga_ins|big_counter[25]                        ; vga_controller:vga_ins|big_counter[26]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; vga_controller:vga_ins|big_counter[23]                        ; vga_controller:vga_ins|big_counter[24]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; vga_controller:vga_ins|big_counter[2]                         ; vga_controller:vga_ins|big_counter[3]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; vga_controller:vga_ins|big_counter[8]                         ; vga_controller:vga_ins|big_counter[9]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; vga_controller:vga_ins|big_counter[20]                        ; vga_controller:vga_ins|big_counter[21]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; vga_controller:vga_ins|big_counter[30]                        ; vga_controller:vga_ins|big_counter[31]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; vga_controller:vga_ins|big_counter[28]                        ; vga_controller:vga_ins|big_counter[29]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; vga_controller:vga_ins|big_counter[26]                        ; vga_controller:vga_ins|big_counter[27]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.136      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.354 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SCLK          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SCLK          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.368 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.539      ; 4.311      ;
; 0.433 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.676      ;
; 0.436 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.679      ;
; 0.436 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.538      ; 4.378      ;
; 0.436 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.538      ; 4.378      ;
; 0.436 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.538      ; 4.378      ;
; 0.436 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.538      ; 4.378      ;
; 0.441 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.545      ; 4.390      ;
; 0.523 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.766      ;
; 0.538 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.781      ;
; 0.568 ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.377     ; 0.382      ;
; 0.571 ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 0.379      ;
; 0.573 ; DE2_Audio:a1|avconf:avc|LUT_DATA[10]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.385     ; 0.379      ;
; 0.573 ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 0.381      ;
; 0.573 ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.386     ; 0.378      ;
; 0.577 ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.386     ; 0.382      ;
; 0.579 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.544      ; 4.527      ;
; 0.581 ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.393     ; 0.379      ;
; 0.581 ; DE2_Audio:a1|avconf:avc|LUT_DATA[14]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.392     ; 0.380      ;
; 0.583 ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 0.390      ;
; 0.585 ; DE2_Audio:a1|avconf:avc|LUT_DATA[13]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.395     ; 0.381      ;
; 0.611 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.539      ; 4.554      ;
; 0.612 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.856      ;
; 0.618 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.893      ; 2.915      ;
; 0.618 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.893      ; 2.915      ;
; 0.618 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.893      ; 2.915      ;
; 0.618 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.893      ; 2.915      ;
; 0.622 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.865      ;
; 0.633 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.876      ;
; 0.636 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.879      ;
; 0.636 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.879      ;
; 0.637 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.880      ;
; 0.638 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.881      ;
; 0.658 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.901      ;
; 0.663 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.873      ;
; 0.664 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.744      ; 2.579      ;
; 0.669 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.912      ;
; 0.682 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.892      ;
; 0.682 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.892      ;
; 0.693 ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 0.500      ;
; 0.695 ; DE2_Audio:a1|avconf:avc|LUT_DATA[15]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.386     ; 0.500      ;
; 0.701 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.538      ; 4.643      ;
; 0.705 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.537      ; 4.646      ;
; 0.705 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.537      ; 4.646      ;
; 0.715 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.539      ; 4.658      ;
; 0.715 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.539      ; 4.658      ;
; 0.716 ; DE2_Audio:a1|avconf:avc|LUT_DATA[11]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.528     ; 0.379      ;
; 0.716 ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.529     ; 0.378      ;
; 0.737 ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.386     ; 0.542      ;
; 0.737 ; DE2_Audio:a1|avconf:avc|LUT_DATA[12]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.385     ; 0.543      ;
; 0.765 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.547      ; 4.716      ;
; 0.765 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.547      ; 4.716      ;
; 0.778 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.544      ; 4.726      ;
; 0.778 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.544      ; 4.726      ;
; 0.778 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.548      ; 4.730      ;
; 0.778 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.548      ; 4.730      ;
; 0.780 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.546      ; 4.730      ;
; 0.780 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.546      ; 4.730      ;
; 0.780 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.546      ; 4.730      ;
; 0.804 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.541      ; 4.749      ;
; 0.804 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.541      ; 4.749      ;
; 0.845 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.088      ;
; 0.857 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[18]        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.093      ;
; 0.911 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.154      ;
; 0.921 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.164      ;
; 0.921 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.164      ;
; 0.922 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.165      ;
; 0.922 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.165      ;
; 0.927 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.170      ;
; 0.938 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.181      ;
; 0.946 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.160      ;
; 0.958 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.201      ;
; 0.965 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.179      ;
; 0.966 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.180      ;
; 0.973 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.216      ;
; 0.977 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.191      ;
; 0.983 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.219      ;
; 0.994 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.228      ;
; 0.999 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[8]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.235      ;
; 1.020 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.263      ;
; 1.021 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.264      ;
; 1.021 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.264      ;
; 1.031 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.274      ;
; 1.032 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.275      ;
; 1.032 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.275      ;
; 1.034 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.287      ;
; 1.036 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]                   ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[22]        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.272      ;
; 1.036 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.289      ;
; 1.038 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.291      ;
; 1.045 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.259      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                           ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.388 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.630      ;
; 0.585 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.599 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.602 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.607 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.747 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.989      ;
; 0.873 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.119      ;
; 0.879 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.121      ;
; 0.879 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.121      ;
; 0.880 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.130      ;
; 0.882 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.124      ;
; 0.884 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.141      ;
; 0.893 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.974 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.217      ;
; 0.974 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.216      ;
; 0.974 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.216      ;
; 0.975 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.976 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.218      ;
; 0.977 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.226      ;
; 0.982 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.231      ;
; 0.984 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.229      ;
; 0.988 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.237      ;
; 0.989 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.231      ;
; 0.989 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.233      ;
; 0.991 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.240      ;
; 0.993 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.242      ;
; 0.995 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.997 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.240      ;
; 0.997 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.239      ;
; 1.000 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.242      ;
; 1.000 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.251      ;
; 1.034 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.276      ;
; 1.078 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.327      ;
; 1.084 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.326      ;
; 1.085 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.328      ;
; 1.085 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.328      ;
; 1.086 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.328      ;
; 1.087 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.336      ;
; 1.088 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.337      ;
; 1.089 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.338      ;
; 1.092 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.341      ;
; 1.095 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.337      ;
; 1.096 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.339      ;
; 1.096 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.339      ;
; 1.096 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.339      ;
; 1.096 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.338      ;
; 1.097 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.339      ;
; 1.098 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.347      ;
; 1.099 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.341      ;
; 1.099 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.056 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.101      ; 5.370      ;
; 1.076 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.093      ; 5.382      ;
; 1.106 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.110      ; 5.429      ;
; 1.128 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.317      ; 3.465      ;
; 1.146 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.317      ; 3.483      ;
; 1.151 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.628      ;
; 1.155 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.632      ;
; 1.160 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.637      ;
; 1.179 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.257      ; 5.649      ;
; 1.183 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.111      ; 5.507      ;
; 1.214 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.691      ;
; 1.233 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.710      ;
; 1.233 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.102      ; 5.548      ;
; 1.250 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.727      ;
; 1.256 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.113      ; 5.582      ;
; 1.263 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.118      ; 5.594      ;
; 1.280 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.300      ; 3.600      ;
; 1.280 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.311      ; 3.611      ;
; 1.295 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.257      ; 5.765      ;
; 1.301 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.318      ; 3.639      ;
; 1.302 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.635      ;
; 1.310 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.643      ;
; 1.311 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.320      ; 3.651      ;
; 1.313 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.301      ; 3.634      ;
; 1.338 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.671      ;
; 1.340 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.293      ; 3.653      ;
; 1.347 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.320      ; 3.687      ;
; 1.353 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.686      ;
; 1.366 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.100      ; 5.679      ;
; 1.381 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.318      ; 3.719      ;
; 1.391 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.113      ; 5.717      ;
; 1.395 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.317      ; 3.732      ;
; 1.396 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.300      ; 3.716      ;
; 1.412 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.318      ; 3.750      ;
; 1.416 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.302      ; 3.738      ;
; 1.418 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.304      ; 3.742      ;
; 1.433 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.120      ; 5.766      ;
; 1.435 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.306      ; 3.761      ;
; 1.436 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.103      ; 5.752      ;
; 1.438 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.304      ; 3.762      ;
; 1.439 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.311      ; 3.770      ;
; 1.440 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.773      ;
; 1.445 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.117      ; 5.775      ;
; 1.464 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.104      ; 5.781      ;
; 1.465 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.942      ;
; 1.471 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.318      ; 3.809      ;
; 1.474 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.300      ; 3.794      ;
; 1.488 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.311      ; 3.819      ;
; 1.514 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.300      ; 3.834      ;
; 1.522 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.302      ; 3.844      ;
; 1.535 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.106      ; 5.854      ;
; 1.537 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.317      ; 3.874      ;
; 1.545 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.304      ; 3.869      ;
; 1.547 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.880      ;
; 1.561 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.894      ;
; 1.563 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.310      ; 3.893      ;
; 1.572 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.303      ; 3.895      ;
; 1.583 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.311      ; 3.914      ;
; 1.598 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.313      ; 3.931      ;
; 1.605 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.093      ; 5.431      ;
; 1.607 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.293      ; 3.920      ;
; 1.610 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.301      ; 3.931      ;
; 1.612 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.257      ; 5.602      ;
; 1.628 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.302      ; 3.950      ;
; 1.631 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.301      ; 3.952      ;
; 1.653 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.310      ; 3.983      ;
; 1.663 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.257      ; 5.653      ;
; 1.665 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.101      ; 5.499      ;
; 1.671 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.110      ; 5.514      ;
; 1.680 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.306      ; 4.006      ;
; 1.712 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.111      ; 5.556      ;
; 1.728 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.293      ; 4.041      ;
; 1.731 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.872      ; 2.623      ;
; 1.745 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.118      ; 5.596      ;
; 1.748 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.113      ; 5.594      ;
; 1.752 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.104      ; 5.589      ;
; 1.776 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.113      ; 5.622      ;
; 1.798 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.102      ; 5.633      ;
; 1.804 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.293      ; 4.117      ;
; 1.809 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.310      ; 4.139      ;
; 1.816 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.117      ; 5.666      ;
; 1.829 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.715      ; 2.564      ;
; 1.833 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.100      ; 5.666      ;
; 1.855 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.103      ; 5.691      ;
; 1.861 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.301      ; 4.182      ;
; 1.865 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.310      ; 4.195      ;
; 1.868 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.120      ; 5.721      ;
; 1.882 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 4.359      ;
; 1.885 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.304      ; 4.209      ;
; 1.901 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.303      ; 4.224      ;
; 1.914 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.719      ; 2.653      ;
; 1.958 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.306      ; 4.284      ;
; 1.958 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.303      ; 4.281      ;
; 1.984 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.303      ; 4.307      ;
; 1.985 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.106      ; 5.824      ;
; 2.030 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.302      ; 4.352      ;
; 2.122 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.306      ; 4.448      ;
; 2.200 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.320      ; 4.540      ;
; 2.207 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.320      ; 4.547      ;
; 2.524 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.735      ; 3.279      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 13.069 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 4.092      ;
; 13.069 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 4.092      ;
; 13.069 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 4.092      ;
; 13.069 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 4.092      ;
; 13.402 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.759      ;
; 13.402 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.759      ;
; 13.402 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.759      ;
; 13.402 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.759      ;
; 13.447 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.410     ; 4.092      ;
; 13.447 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.410     ; 4.092      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.504 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.840     ; 3.605      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.788     ; 3.608      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
; 13.568 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.828     ; 3.553      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 4.723      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[15][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[11][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[3][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[7][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[13][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[9][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[1][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[5][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.726      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[15][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[11][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[7][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[3][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.725      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][0]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][2]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][3]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][4]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][6]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 4.727      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_rs          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[7]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 4.708      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[0]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 4.704      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[4]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 4.704      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[5]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 4.704      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[3]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 4.704      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[2]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 4.704      ;
; 45.185 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|index[1]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 4.704      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_en          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 4.724      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state1[1]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state1[0]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|cstart          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|cdone           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state2[0]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[0]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[1]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[2]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[3]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[4]        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state2[1]       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 4.705      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|mstart          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|prestart        ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|buf_changed_ack ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.186 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|buf_changed     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 4.702      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[7][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[3][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[1][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[5][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[11][6]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[9][6]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[13][6]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[15][6]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 4.704      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[0][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][5]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
; 45.188 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[12][5]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 4.723      ;
+--------+----------------------------------+---------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.139      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 4.142      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.139      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.139      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.139      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.139      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.139      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 4.139      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.918 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 4.141      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[3][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[1][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[9][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[5][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.146      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.145      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[7][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 4.137      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 4.128      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 4.131      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 4.124      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|printed_crlf ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 4.139      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[13][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.130      ;
; 3.919 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[13][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 4.130      ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.298 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.300     ; 3.269      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.317 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.329      ;
; 5.352 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.865     ; 3.758      ;
; 5.352 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.865     ; 3.758      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.359 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.312     ; 3.318      ;
; 5.422 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.434      ;
; 5.422 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.434      ;
; 5.422 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.434      ;
; 5.422 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.259     ; 3.434      ;
; 5.745 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.258     ; 3.758      ;
; 5.745 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.258     ; 3.758      ;
; 5.745 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.258     ; 3.758      ;
; 5.745 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.258     ; 3.758      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                         ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -18.722 ; -145.772      ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; -13.780 ; -27.551       ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; -1.554  ; -22.133       ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -1.129  ; -41.723       ;
; p1|altpll_component|pll|clk[2]                                   ; 2.826   ; 0.000         ;
; CLOCK_50                                                         ; 3.138   ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                          ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -23.379 ; -183.155      ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; -0.546  ; -0.546        ;
; p1|altpll_component|pll|clk[2]                                   ; 0.181   ; 0.000         ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; 0.182   ; 0.000         ;
; CLOCK_50                                                         ; 0.190   ; 0.000         ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 0.261   ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 15.808 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 47.132 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 2.251 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 2.985 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+------------------------------------------------------------------+---------+---------------+
; Clock                                                            ; Slack   ; End Point TNS ;
+------------------------------------------------------------------+---------+---------------+
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -37.526 ; -93753.624    ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -1.000  ; -58.000       ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 0.411   ; 0.000         ;
; CLOCK_50                                                         ; 9.372   ; 0.000         ;
; p1|altpll_component|pll|clk[2]                                   ; 19.747  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; 24.758  ; 0.000         ;
+------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'                                                                                                                                                          ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node     ; Launch Clock                                    ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -18.722 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.804      ; 21.505     ;
; -18.593 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.805      ; 21.382     ;
; -18.453 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.800      ; 21.235     ;
; -18.440 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.804      ; 21.225     ;
; -18.110 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.804      ; 20.895     ;
; -18.083 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.853      ; 20.857     ;
; -17.734 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.805      ; 20.522     ;
; -17.637 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.500        ; 2.851      ; 20.409     ;
; -17.561 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.465      ; 21.505     ;
; -17.432 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.466      ; 21.382     ;
; -17.292 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.461      ; 21.235     ;
; -17.279 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.465      ; 21.225     ;
; -16.949 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.465      ; 20.895     ;
; -16.922 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.514      ; 20.857     ;
; -16.573 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.466      ; 20.522     ;
; -16.476 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 1.000        ; 3.512      ; 20.409     ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                     ; Launch Clock                                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -13.780 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[1].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.710     ;
; -13.771 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[1].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.710     ;
; -13.709 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[2].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.639     ;
; -13.700 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[2].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.639     ;
; -13.697 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.627     ;
; -13.688 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.627     ;
; -13.641 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[4].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.571     ;
; -13.632 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[4].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.571     ;
; -13.628 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[3].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.558     ;
; -13.619 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[3].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.558     ;
; -13.569 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[6].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.499     ;
; -13.560 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[5].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.490     ;
; -13.560 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[6].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.499     ;
; -13.551 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[5].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.490     ;
; -13.505 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.435     ;
; -13.496 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.435     ;
; -13.493 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.423     ;
; -13.484 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.423     ;
; -13.438 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.368     ;
; -13.429 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.368     ;
; -13.424 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.354     ;
; -13.415 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.354     ;
; -13.369 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.299     ;
; -13.360 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.299     ;
; -13.358 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.288     ;
; -13.349 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.288     ;
; -13.301 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.231     ;
; -13.292 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.231     ;
; -13.289 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.219     ;
; -13.280 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.219     ;
; -13.234 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[16].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 38.162     ;
; -13.225 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[16].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 38.162     ;
; -13.219 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[15].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 38.149     ;
; -13.210 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[15].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.048     ; 38.149     ;
; -13.167 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[18].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 38.095     ;
; -13.158 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[18].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 38.095     ;
; -13.153 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[17].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 38.081     ;
; -13.144 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[17].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 38.081     ;
; -13.099 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[20].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 38.027     ;
; -13.090 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[20].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 38.027     ;
; -13.086 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[19].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 38.014     ;
; -13.077 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[19].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 38.014     ;
; -13.027 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[22].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.955     ;
; -13.018 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[21].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.946     ;
; -13.018 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[22].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.955     ;
; -13.009 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[21].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.946     ;
; -12.963 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[24].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.891     ;
; -12.954 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[24].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.891     ;
; -12.950 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[23].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.878     ;
; -12.941 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[23].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.878     ;
; -12.895 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[26].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.823     ;
; -12.886 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[26].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.823     ;
; -12.882 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[25].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.810     ;
; -12.873 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[25].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.810     ;
; -12.814 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[27].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.742     ;
; -12.805 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[27].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.742     ;
; -12.735 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[28].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.663     ;
; -12.726 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[28].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.663     ;
; -12.654 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[29].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.582     ;
; -12.645 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[29].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.582     ;
; -12.640 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[30].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.568     ;
; -12.631 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[30].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.568     ;
; -12.357 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[31].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 37.285     ;
; -12.348 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[31].dff_call|q ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 37.285     ;
; -0.483  ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 1.322      ;
; -0.374  ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.303      ; 1.219      ;
; 0.112   ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; div|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.297      ; 1.227      ;
; 0.200   ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q  ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; div|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 1.145      ;
; 0.456   ; vga_controller:vga_ins|y_lowerpipe2[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.150      ; 4.551      ;
; 0.481   ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                       ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.289      ; 0.350      ;
; 0.522   ; vga_controller:vga_ins|y_lowerpipe3[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.486      ;
; 0.525   ; vga_controller:vga_ins|y_lowerpipe2[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.156      ; 4.488      ;
; 0.571   ; vga_controller:vga_ins|y_lowerpipe3[1]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.437      ;
; 0.586   ; vga_controller:vga_ins|y_lowerpipe1[0]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.422      ;
; 0.591   ; vga_controller:vga_ins|y_lowerpipe3[5]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.423      ;
; 0.640   ; vga_controller:vga_ins|y_lowerpipe3[1]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.374      ;
; 0.655   ; vga_controller:vga_ins|y_lowerpipe1[0]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.359      ;
; 0.674   ; vga_controller:vga_ins|y_lowerpipe3[3]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.334      ;
; 0.678   ; vga_controller:vga_ins|y_lowerpipe3[4]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.330      ;
; 0.711   ; vga_controller:vga_ins|y_lowerpipe3[2]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.297      ;
; 0.712   ; vga_controller:vga_ins|y_lowerpipe3[7]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.296      ;
; 0.743   ; vga_controller:vga_ins|y_lowerpipe3[3]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.271      ;
; 0.747   ; vga_controller:vga_ins|y_lowerpipe3[4]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.267      ;
; 0.780   ; vga_controller:vga_ins|y_lowerpipe3[2]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.234      ;
; 0.781   ; vga_controller:vga_ins|y_lowerpipe3[7]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.233      ;
; 0.813   ; vga_controller:vga_ins|upperpipe4_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.153      ; 4.197      ;
; 0.844   ; vga_controller:vga_ins|y_lowerpipe3[6]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.164      ;
; 0.872   ; vga_controller:vga_ins|upperpipe4_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.153      ; 4.138      ;
; 0.882   ; vga_controller:vga_ins|upperpipe4_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.159      ; 4.134      ;
; 0.888   ; vga_controller:vga_ins|y_lowerpipe2[1]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.150      ; 4.119      ;
; 0.893   ; vga_controller:vga_ins|upperpipe3_bottom[3]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.153      ; 4.117      ;
; 0.897   ; vga_controller:vga_ins|upperpipe2_bottom[1]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.152      ; 4.112      ;
; 0.901   ; vga_controller:vga_ins|upperpipe4_bottom[1]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.153      ; 4.109      ;
; 0.913   ; vga_controller:vga_ins|y_lowerpipe2[7]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.149      ; 4.093      ;
; 0.913   ; vga_controller:vga_ins|y_lowerpipe3[6]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 4.101      ;
; 0.924   ; vga_controller:vga_ins|upperpipe2_bottom[5]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.152      ; 4.085      ;
; 0.927   ; vga_controller:vga_ins|upperpipe2_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.152      ; 4.082      ;
; 0.933   ; vga_controller:vga_ins|upperpipe3_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.153      ; 4.077      ;
; 0.934   ; vga_controller:vga_ins|y_lowerpipe3[8]                            ; processor:my_processor|dx_latch:dx|dflipflop:data_a_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.151      ; 4.074      ;
; 0.941   ; vga_controller:vga_ins|upperpipe4_bottom[2]                       ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q ; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.159      ; 4.075      ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.554 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.331      ; 2.449      ;
; -1.525 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.334      ; 2.422      ;
; -1.520 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.335      ; 2.419      ;
; -1.517 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.333      ; 2.414      ;
; -1.480 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.328      ; 2.370      ;
; -1.442 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.333      ; 2.339      ;
; -1.408 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.327      ; 2.393      ;
; -1.390 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.327      ; 2.375      ;
; -1.385 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.321      ; 2.270      ;
; -1.379 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.325      ; 2.362      ;
; -1.373 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.401      ; 2.440      ;
; -1.363 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.324      ; 2.115      ;
; -1.301 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.343      ; 3.813      ;
; -1.241 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.336      ; 3.610      ;
; -1.239 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.363      ; 3.165      ;
; -1.236 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.339      ; 3.838      ;
; -1.235 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.340      ; 3.742      ;
; -1.225 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.363      ; 3.151      ;
; -1.223 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.345      ; 3.737      ;
; -1.221 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.402      ; 2.289      ;
; -1.193 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.325      ; 2.081      ;
; -1.183 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.349      ; 3.701      ;
; -1.179 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.359      ; 3.102      ;
; -1.176 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.363      ; 3.102      ;
; -1.166 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.347      ; 3.682      ;
; -1.164 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.333      ; 3.666      ;
; -1.160 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.337      ; 3.665      ;
; -1.154 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.331      ; 2.048      ;
; -1.145 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 3.077      ;
; -1.136 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.343      ; 3.647      ;
; -1.117 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 3.049      ;
; -1.105 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.339      ; 3.707      ;
; -1.067 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.414      ; 3.752      ;
; -1.057 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.375      ; 2.996      ;
; -1.055 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.366      ; 2.983      ;
; -1.040 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.337      ; 1.941      ;
; -1.038 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.346      ; 3.552      ;
; -1.033 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.439      ; 3.138      ;
; -1.032 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.375      ; 2.971      ;
; -1.020 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.345      ; 3.534      ;
; -1.001 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.375      ; 2.940      ;
; -1.000 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.337      ; 3.600      ;
; -0.977 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 2.909      ;
; -0.948 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.362      ; 2.738      ;
; -0.924 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.363      ; 2.945      ;
; -0.920 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.363      ; 2.941      ;
; -0.906 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.413      ; 3.590      ;
; -0.837 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 2.770      ;
; -0.830 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.365      ; 2.853      ;
; -0.825 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.371      ; 2.760      ;
; -0.812 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.365      ; 2.835      ;
; -0.727 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.373      ; 2.664      ;
; -0.717 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 2.650      ;
; -0.714 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.371      ; 2.649      ;
; -0.701 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.365      ; 2.724      ;
; -0.690 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.366      ; 2.618      ;
; -0.671 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.359      ; 2.594      ;
; -0.668 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.439      ; 2.773      ;
; -0.649 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.362      ; 2.439      ;
; -0.635 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.373      ; 2.572      ;
; -0.625 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.362      ; 2.415      ;
; -0.624 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.371      ; 2.559      ;
; -0.603 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.366      ; 2.531      ;
; -0.595 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.363      ; 2.521      ;
; -0.591 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.363      ; 2.612      ;
; -0.578 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.371      ; 2.513      ;
; -0.557 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.365      ; 2.580      ;
; -0.529 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.362      ; 2.319      ;
; -0.524 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.349      ; 3.542      ;
; -0.515 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.359      ; 2.438      ;
; -0.504 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 2.436      ;
; -0.498 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.371      ; 2.433      ;
; -0.489 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.372      ; 2.424      ;
; -0.488 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.440      ; 2.594      ;
; -0.485 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.440      ; 2.591      ;
; -0.483 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 2.416      ;
; -0.469 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.372      ; 2.404      ;
; -0.447 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.366      ; 2.375      ;
; -0.439 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.440      ; 2.545      ;
; -0.437 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.343      ; 3.448      ;
; -0.434 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.365      ; 2.457      ;
; -0.432 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.365      ; 2.455      ;
; -0.429 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.343      ; 3.441      ;
; -0.420 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.347      ; 3.436      ;
; -0.419 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.372      ; 2.354      ;
; -0.415 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.369      ; 2.348      ;
; -0.410 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.373      ; 2.347      ;
; -0.403 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.336      ; 3.272      ;
; -0.403 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.333      ; 3.405      ;
; -0.394 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.373      ; 2.331      ;
; -0.377 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 3.391      ;
; -0.377 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.339      ; 3.479      ;
; -0.375 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.337      ; 3.380      ;
; -0.368 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.365      ; 2.391      ;
; -0.362 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.359      ; 2.285      ;
; -0.359 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.371      ; 2.294      ;
; -0.355 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.372      ; 2.290      ;
; -0.352 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 3.366      ;
; -0.348 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.371      ; 2.283      ;
; -0.336 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.375      ; 2.275      ;
+--------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.129 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.084     ; 1.032      ;
; -1.129 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.084     ; 1.032      ;
; -1.129 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.084     ; 1.032      ;
; -1.129 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.084     ; 1.032      ;
; -1.089 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.087     ; 0.989      ;
; -1.054 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 2.003      ;
; -1.047 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.993      ;
; -1.042 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.087     ; 0.942      ;
; -1.021 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.087     ; 0.921      ;
; -0.974 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.087     ; 0.874      ;
; -0.964 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.895      ;
; -0.964 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.895      ;
; -0.953 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.948      ; 2.888      ;
; -0.953 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.948      ; 2.888      ;
; -0.953 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.948      ; 2.888      ;
; -0.952 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.947      ; 2.886      ;
; -0.951 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.888      ;
; -0.951 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.888      ;
; -0.948 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.947      ; 2.882      ;
; -0.948 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.947      ; 2.882      ;
; -0.940 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.877      ;
; -0.940 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.877      ;
; -0.940 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.872      ;
; -0.897 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.829      ;
; -0.897 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.829      ;
; -0.897 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.829      ;
; -0.897 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.829      ;
; -0.895 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.943      ; 2.825      ;
; -0.895 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.943      ; 2.825      ;
; -0.891 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.822      ;
; -0.887 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.839      ;
; -0.882 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.834      ;
; -0.873 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.805      ;
; -0.836 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.768      ;
; -0.813 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.759      ;
; -0.812 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.764      ;
; -0.785 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.945      ; 2.717      ;
; -0.760 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[18]        ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.706      ;
; -0.760 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.709      ;
; -0.747 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.710      ;
; -0.747 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.710      ;
; -0.747 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.710      ;
; -0.745 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.022     ; 1.710      ;
; -0.727 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_GO                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.658      ;
; -0.727 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.658      ;
; -0.727 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.658      ;
; -0.727 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.658      ;
; -0.706 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.947      ; 2.640      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.646 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.597      ;
; -0.619 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.571      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.557      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.611 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.562      ;
; -0.605 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.536      ;
; -0.605 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.944      ; 2.536      ;
; -0.603 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.549      ;
; -0.603 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.549      ;
; -0.594 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.948      ; 2.529      ;
; -0.594 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.948      ; 2.529      ;
; -0.594 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.948      ; 2.529      ;
; -0.593 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.947      ; 2.527      ;
; -0.592 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.529      ;
; -0.592 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.529      ;
; -0.592 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.542      ;
; -0.590 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.542      ;
; -0.590 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.542      ;
; -0.589 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.947      ; 2.523      ;
; -0.589 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.947      ; 2.523      ;
; -0.587 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.536      ;
; -0.587 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.536      ;
; -0.581 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.518      ;
; -0.581 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.950      ; 2.518      ;
; -0.579 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.531      ;
; -0.579 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 1.531      ;
; -0.559 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.510      ;
+--------+---------------------------------------------------------+--------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                          ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 2.826 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 17.317     ;
; 2.850 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 17.293     ;
; 2.892 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 17.251     ;
; 2.931 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.124      ; 17.202     ;
; 2.936 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.128      ; 17.201     ;
; 2.946 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.131      ; 17.194     ;
; 2.955 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.124      ; 17.178     ;
; 2.960 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.128      ; 17.177     ;
; 2.970 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.131      ; 17.170     ;
; 2.997 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.124      ; 17.136     ;
; 3.002 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.128      ; 17.135     ;
; 3.007 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.140      ; 17.142     ;
; 3.012 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.131      ; 17.128     ;
; 3.021 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 17.122     ;
; 3.029 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.143      ; 17.123     ;
; 3.031 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.140      ; 17.118     ;
; 3.035 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.141      ; 17.115     ;
; 3.045 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 17.098     ;
; 3.053 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.143      ; 17.099     ;
; 3.059 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.141      ; 17.091     ;
; 3.073 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.140      ; 17.076     ;
; 3.087 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 17.056     ;
; 3.095 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.143      ; 17.057     ;
; 3.101 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.141      ; 17.049     ;
; 3.181 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.137      ; 16.965     ;
; 3.205 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.137      ; 16.941     ;
; 3.247 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.137      ; 16.899     ;
; 3.355 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.590     ;
; 3.360 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a8~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 16.783     ;
; 3.379 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.566     ;
; 3.421 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[5]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.524     ;
; 3.432 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.513     ;
; 3.435 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.510     ;
; 3.445 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.721     ;
; 3.451 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.494     ;
; 3.456 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.710     ;
; 3.456 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.489     ;
; 3.459 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.486     ;
; 3.465 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a5~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.124      ; 16.668     ;
; 3.469 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.697     ;
; 3.470 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a3~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.128      ; 16.667     ;
; 3.475 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.470     ;
; 3.480 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a4~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.131      ; 16.660     ;
; 3.480 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.686     ;
; 3.498 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[9]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.447     ;
; 3.501 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[7]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.444     ;
; 3.511 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[3]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.655     ;
; 3.517 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[2]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 16.428     ;
; 3.522 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[21]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.644     ;
; 3.526 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.640     ;
; 3.527 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.639     ;
; 3.541 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a6~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.140      ; 16.608     ;
; 3.550 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.616     ;
; 3.551 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.615     ;
; 3.555 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a1~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.134      ; 16.588     ;
; 3.563 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.143      ; 16.589     ;
; 3.569 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a2~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.141      ; 16.581     ;
; 3.588 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.574     ;
; 3.592 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[19]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.574     ;
; 3.593 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[23]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.179      ; 16.573     ;
; 3.599 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.188      ; 16.576     ;
; 3.612 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.550     ;
; 3.617 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.548     ;
; 3.623 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.188      ; 16.552     ;
; 3.636 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.188      ; 16.539     ;
; 3.641 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.524     ;
; 3.654 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[22]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.508     ;
; 3.660 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.505     ;
; 3.660 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.188      ; 16.515     ;
; 3.661 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.504     ;
; 3.662 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.503     ;
; 3.665 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[16]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.188      ; 16.510     ;
; 3.680 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.488     ;
; 3.683 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[8]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.482     ;
; 3.684 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.484     ;
; 3.684 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.481     ;
; 3.685 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.477     ;
; 3.685 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.480     ;
; 3.686 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.479     ;
; 3.702 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[1]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.188      ; 16.473     ;
; 3.704 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.464     ;
; 3.708 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.460     ;
; 3.709 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.453     ;
; 3.715 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|lpipe_data:lpipe_data_inst|altsyncram:altsyncram_component|altsyncram_52a1:auto_generated|ram_block1a7~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.137      ; 16.431     ;
; 3.726 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[14]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.439     ;
; 3.727 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[6]                                                                                                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.438     ;
; 3.728 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[10]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.178      ; 16.437     ;
; 3.735 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.433     ;
; 3.738 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.430     ;
; 3.746 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[17]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.422     ;
; 3.750 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[13]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.418     ;
; 3.751 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[18]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.411     ;
; 3.759 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.409     ;
; 3.762 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.406     ;
; 3.772 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[20]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.390     ;
; 3.776 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgr_data[12]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.386     ;
; 3.796 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[20]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.366     ;
; 3.800 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgr_data[12]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 16.362     ;
; 3.801 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[15]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.367     ;
; 3.804 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgr_data[11]                                                                                                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 16.364     ;
+-------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                     ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 3.138 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[7]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.016      ; 2.807      ;
; 3.253 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.147      ; 2.823      ;
; 3.259 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.147      ; 2.817      ;
; 3.273 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.158      ; 2.814      ;
; 3.301 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.138      ; 2.766      ;
; 3.307 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.138      ; 2.760      ;
; 3.321 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.149      ; 2.757      ;
; 3.347 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.147      ; 2.729      ;
; 3.370 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.132      ; 2.691      ;
; 3.376 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.132      ; 2.685      ;
; 3.385 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.153      ; 2.697      ;
; 3.390 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.143      ; 2.682      ;
; 3.391 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.153      ; 2.691      ;
; 3.395 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.138      ; 2.672      ;
; 3.405 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.164      ; 2.688      ;
; 3.413 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.165      ; 2.681      ;
; 3.419 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.165      ; 2.675      ;
; 3.422 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.147      ; 2.654      ;
; 3.433 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.176      ; 2.672      ;
; 3.442 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.148      ; 2.635      ;
; 3.464 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.132      ; 2.597      ;
; 3.470 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.138      ; 2.597      ;
; 3.479 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.153      ; 2.603      ;
; 3.482 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.174      ; 2.621      ;
; 3.486 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.148      ; 2.591      ;
; 3.488 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.178      ; 2.619      ;
; 3.488 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.174      ; 2.615      ;
; 3.490 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.139      ; 2.578      ;
; 3.494 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.178      ; 2.613      ;
; 3.499 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.148      ; 2.578      ;
; 3.502 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.185      ; 2.612      ;
; 3.507 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.165      ; 2.587      ;
; 3.508 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.189      ; 2.610      ;
; 3.516 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.143      ; 2.556      ;
; 3.518 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[2]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.026      ; 2.437      ;
; 3.522 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.143      ; 2.550      ;
; 3.523 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[8]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.016      ; 2.422      ;
; 3.534 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.139      ; 2.534      ;
; 3.536 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.154      ; 2.547      ;
; 3.539 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.132      ; 2.522      ;
; 3.547 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.139      ; 2.521      ;
; 3.554 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.153      ; 2.528      ;
; 3.559 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.133      ; 2.503      ;
; 3.574 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.154      ; 2.509      ;
; 3.576 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.174      ; 2.527      ;
; 3.582 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.165      ; 2.512      ;
; 3.582 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.178      ; 2.525      ;
; 3.597 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a23~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.147      ; 2.479      ;
; 3.602 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.166      ; 2.493      ;
; 3.603 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.133      ; 2.459      ;
; 3.610 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.160      ; 2.479      ;
; 3.610 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.143      ; 2.462      ;
; 3.616 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.133      ; 2.446      ;
; 3.616 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.160      ; 2.473      ;
; 3.618 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.154      ; 2.465      ;
; 3.622 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.173      ; 2.480      ;
; 3.623 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.168      ; 2.474      ;
; 3.624 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.164      ; 2.469      ;
; 3.628 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.173      ; 2.474      ;
; 3.629 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.168      ; 2.468      ;
; 3.630 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.171      ; 2.470      ;
; 3.630 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.164      ; 2.463      ;
; 3.631 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.154      ; 2.452      ;
; 3.642 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.184      ; 2.471      ;
; 3.643 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.179      ; 2.465      ;
; 3.644 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.175      ; 2.460      ;
; 3.645 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.138      ; 2.422      ;
; 3.646 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.166      ; 2.449      ;
; 3.647 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[3]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.026      ; 2.308      ;
; 3.650 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[11]|q ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a11~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.028      ; 2.307      ;
; 3.651 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.174      ; 2.452      ;
; 3.654 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.156      ; 2.431      ;
; 3.657 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.178      ; 2.450      ;
; 3.659 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a2~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.166      ; 2.436      ;
; 3.660 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.156      ; 2.425      ;
; 3.661 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[5]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.029      ; 2.297      ;
; 3.671 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.175      ; 2.433      ;
; 3.672 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.170      ; 2.427      ;
; 3.674 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.167      ; 2.422      ;
; 3.675 ; processor:my_processor|mw_latch:mw|dflipflop:isLW_mw|q       ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.184      ; 2.438      ;
; 3.675 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[30]|q ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a29~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.025      ; 2.279      ;
; 3.677 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.179      ; 2.431      ;
; 3.678 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.170      ; 2.421      ;
; 3.684 ; processor:my_processor|mw_latch:mw|dflipflop:data_d_mw[4]|q  ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.029      ; 2.274      ;
; 3.685 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.143      ; 2.387      ;
; 3.692 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a19~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.181      ; 2.418      ;
; 3.704 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a6~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.160      ; 2.385      ;
; 3.705 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[4]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a27~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.144      ; 2.368      ;
; 3.714 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a4~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.132      ; 2.347      ;
; 3.715 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.175      ; 2.389      ;
; 3.716 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a15~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.173      ; 2.386      ;
; 3.717 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a25~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.168      ; 2.380      ;
; 3.718 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a9~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.164      ; 2.375      ;
; 3.721 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.179      ; 2.387      ;
; 3.723 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[1]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.166      ; 2.372      ;
; 3.728 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a17~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.175      ; 2.376      ;
; 3.729 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[2]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a13~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.153      ; 2.353      ;
; 3.729 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[0]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.166      ; 2.366      ;
; 3.734 ; processor:my_processor|mw_latch:mw|dflipflop:rd_mw[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a7~porta_datain_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.179      ; 2.374      ;
; 3.743 ; processor:my_processor|xm_latch:xm|dflipflop:rd_xm[3]|q      ; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_lbi1:auto_generated|ram_block1a21~porta_datain_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.177      ; 2.363      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q'                                                                                                                                                           ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node     ; Launch Clock                                    ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -23.379 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.943     ; 17.634     ;
; -23.345 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.895     ; 17.620     ;
; -23.129 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.945     ; 17.886     ;
; -23.006 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.894     ; 17.958     ;
; -22.885 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[10].dff_call|q ; score_on[3] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.949     ; 17.634     ;
; -22.851 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[7].dff_call|q  ; score_on[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.901     ; 17.620     ;
; -22.716 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.894     ; 18.248     ;
; -22.635 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[8].dff_call|q  ; score_on[1] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.951     ; 17.886     ;
; -22.609 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.890     ; 18.351     ;
; -22.597 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.895     ; 18.368     ;
; -22.512 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[13].dff_call|q ; score_on[6] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.900     ; 17.958     ;
; -22.374 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 0.000        ; 40.894     ; 18.590     ;
; -22.222 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[9].dff_call|q  ; score_on[2] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.900     ; 18.248     ;
; -22.115 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[11].dff_call|q ; score_on[4] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.896     ; 18.351     ;
; -22.103 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[14].dff_call|q ; score_on[7] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.901     ; 18.368     ;
; -21.880 ; regfile:my_regfile|my_reg:my_reg16|dflipflop:loop1[12].dff_call|q ; score_on[5] ; div|altpll_component|auto_generated|pll1|clk[0] ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -0.500       ; 40.900     ; 18.590     ;
+---------+-------------------------------------------------------------------+-------------+-------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                      ; Launch Clock                                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.546 ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                   ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 0.307      ;
; -0.039 ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                   ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; div|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.564      ; 0.314      ;
; 0.120  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.443      ;
; 0.127  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.450      ;
; 0.129  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.452      ;
; 0.132  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.455      ;
; 0.135  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.458      ;
; 0.136  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.459      ;
; 0.150  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.496      ;
; 0.151  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                            ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.491      ;
; 0.161  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|audio_rom:audio_inst|altsyncram:altsyncram_component|altsyncram_hf91:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                            ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.505      ;
; 0.176  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.500      ;
; 0.179  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|done_reg                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|done_reg                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; lcd_inputs:get_inputs|lcd_read_name:print_name|writing                                                                                                                                                                                                  ; lcd_inputs:get_inputs|lcd_read_name:print_name|writing                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.180  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.504      ;
; 0.180  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[11]|q                                                                                                                                                                                         ; processor:my_processor|pc:program_counter|dflipflop:pcreg[11]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[10]|q                                                                                                                                                                                         ; processor:my_processor|pc:program_counter|dflipflop:pcreg[10]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[9]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[9]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[7]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[7]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[6]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[6]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[5]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[5]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[2]                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[2]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[1]                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[1]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                            ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                      ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                           ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                    ; DE2_Audio:a1|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[8][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[8][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[0][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[0][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[2][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[2][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[10][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[10][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[6][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[6][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[4][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[4][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[12][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[12][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[14][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[14][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[13][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[13][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|line2[15][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[15][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|printed_crlf                                                                                                                                                                                                                                  ; lcd:mylcd|printed_crlf                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|ptr[3]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[3]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|ptr[2]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[2]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|ptr[1]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[1]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd:mylcd|ptr[0]                                                                                                                                                                                                                                        ; lcd:mylcd|ptr[0]                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[1]                                                                                                                                                                                                ; lcd_inputs:get_inputs|lcd_read_name:print_name|letter[1]                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                     ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                ; DE2_Audio:a1|temp_add[0]                                                                                                                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; lcd:mylcd|lcd_en                                                                                                                                                                                                                                        ; lcd:mylcd|lcd_en                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|line2[3][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[3][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|line2[11][5]                                                                                                                                                                                                                                  ; lcd:mylcd|line2[11][5]                                                                                                                                                                                                                                                       ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|line2[1][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[1][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|line2[9][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[9][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|line2[5][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[5][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|line2[7][5]                                                                                                                                                                                                                                   ; lcd:mylcd|line2[7][5]                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|index[0]                                                                                                                                                                                                                                      ; lcd:mylcd|index[0]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|index[4]                                                                                                                                                                                                                                      ; lcd:mylcd|index[4]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|index[5]                                                                                                                                                                                                                                      ; lcd:mylcd|index[5]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|index[3]                                                                                                                                                                                                                                      ; lcd:mylcd|index[3]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|index[2]                                                                                                                                                                                                                                      ; lcd:mylcd|index[2]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|index[1]                                                                                                                                                                                                                                      ; lcd:mylcd|index[1]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|state1[1]                                                                                                                                                                                                                                     ; lcd:mylcd|state1[1]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|cstart                                                                                                                                                                                                                                        ; lcd:mylcd|cstart                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|cdone                                                                                                                                                                                                                                         ; lcd:mylcd|cdone                                                                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|count[0]                                                                                                                                                                                                                                      ; lcd:mylcd|count[0]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|count[1]                                                                                                                                                                                                                                      ; lcd:mylcd|count[1]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|count[2]                                                                                                                                                                                                                                      ; lcd:mylcd|count[2]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|count[3]                                                                                                                                                                                                                                      ; lcd:mylcd|count[3]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|count[4]                                                                                                                                                                                                                                      ; lcd:mylcd|count[4]                                                                                                                                                                                                                                                           ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|state2[1]                                                                                                                                                                                                                                     ; lcd:mylcd|state2[1]                                                                                                                                                                                                                                                          ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|mstart                                                                                                                                                                                                                                        ; lcd:mylcd|mstart                                                                                                                                                                                                                                                             ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|buf_changed_ack                                                                                                                                                                                                                               ; lcd:mylcd|buf_changed_ack                                                                                                                                                                                                                                                    ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; lcd:mylcd|buf_changed                                                                                                                                                                                                                                   ; lcd:mylcd|buf_changed                                                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q                                                                                                                                                                                        ; processor:my_processor|dx_latch:dx|dflipflop:data_b_dx[0]|q                                                                                                                                                                                                                  ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 1.052      ;
; 0.185  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.509      ;
; 0.185  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[10]|q                                                                                                                                                                                       ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[10]|q                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185  ; processor:my_processor|xm_latch:xm|dflipflop:isR_xm|q                                                                                                                                                                                                   ; processor:my_processor|mw_latch:mw|dflipflop:isR_mw|q                                                                                                                                                                                                                        ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186  ; processor:my_processor|pc:program_counter|dflipflop:pcreg[0]|q                                                                                                                                                                                          ; processor:my_processor|pc:program_counter|dflipflop:pcreg[0]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187  ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[12]|q                                                                                                                                                                                         ; processor:my_processor|xm_latch:xm|dflipflop:data_o_xm[12]|q                                                                                                                                                                                                                 ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[0]|q                                                                                                                                                                                        ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[0]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[1]|q                                                                                                                                                                                        ; processor:my_processor|dx_latch:dx|dflipflop:immediate_dx[1]|q                                                                                                                                                                                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188  ; DE2_Audio:a1|counter[0]                                                                                                                                                                                                                                 ; DE2_Audio:a1|counter[0]                                                                                                                                                                                                                                                      ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[0]                                                                                                                                                                                         ; lcd_inputs:get_inputs|lcd_data_generator:print_numbers|count[0]                                                                                                                                                                                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                         ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                          ; DE2_Audio:a1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; processor:my_processor|fd_latch:comb_48|dflipflop:instr_reg[23]|q                                                                                                                                                                                       ; processor:my_processor|dx_latch:dx|dflipflop:rd_dx[1]|q                                                                                                                                                                                                                      ; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.317      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.181 ; vga_controller:vga_ins|direction                              ; vga_controller:vga_ins|direction                              ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.272 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; vga_controller:vga_ins|oHS                                    ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.399      ;
; 0.282 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.402      ;
; 0.289 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.417      ;
; 0.289 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.417      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.417      ;
; 0.291 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.419      ;
; 0.297 ; vga_controller:vga_ins|big_counter[15]                        ; vga_controller:vga_ins|big_counter[15]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; vga_controller:vga_ins|big_counter[3]                         ; vga_controller:vga_ins|big_counter[3]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|big_counter[31]                        ; vga_controller:vga_ins|big_counter[31]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; vga_controller:vga_ins|big_counter[6]                         ; vga_controller:vga_ins|big_counter[6]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|big_counter[1]                         ; vga_controller:vga_ins|big_counter[1]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|big_counter[29]                        ; vga_controller:vga_ins|big_counter[29]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|big_counter[27]                        ; vga_controller:vga_ins|big_counter[27]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|big_counter[21]                        ; vga_controller:vga_ins|big_counter[21]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|big_counter[19]                        ; vga_controller:vga_ins|big_counter[19]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|big_counter[9]                         ; vga_controller:vga_ins|big_counter[9]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|big_counter[8]                         ; vga_controller:vga_ins|big_counter[8]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|big_counter[2]                         ; vga_controller:vga_ins|big_counter[2]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|big_counter[25]                        ; vga_controller:vga_ins|big_counter[25]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|big_counter[23]                        ; vga_controller:vga_ins|big_counter[23]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|big_counter[22]                        ; vga_controller:vga_ins|big_counter[22]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|big_counter[16]                        ; vga_controller:vga_ins|big_counter[16]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|big_counter[12]                        ; vga_controller:vga_ins|big_counter[12]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|big_counter[10]                        ; vga_controller:vga_ins|big_counter[10]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|big_counter[4]                         ; vga_controller:vga_ins|big_counter[4]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; vga_controller:vga_ins|big_counter[30]                        ; vga_controller:vga_ins|big_counter[30]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; vga_controller:vga_ins|big_counter[24]                        ; vga_controller:vga_ins|big_counter[24]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; vga_controller:vga_ins|big_counter[20]                        ; vga_controller:vga_ins|big_counter[20]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; vga_controller:vga_ins|big_counter[28]                        ; vga_controller:vga_ins|big_counter[28]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; vga_controller:vga_ins|big_counter[26]                        ; vga_controller:vga_ins|big_counter[26]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.431      ;
; 0.305 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.431      ;
; 0.307 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.433      ;
; 0.372 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.499      ;
; 0.382 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.510      ;
; 0.396 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.524      ;
; 0.412 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.540      ;
; 0.425 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.553      ;
; 0.425 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.553      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.554      ;
; 0.438 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.566      ;
; 0.438 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.566      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.566      ;
; 0.440 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.567      ;
; 0.447 ; vga_controller:vga_ins|big_counter[3]                         ; vga_controller:vga_ins|big_counter[4]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|big_counter[1]                         ; vga_controller:vga_ins|big_counter[2]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
; 0.449 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|big_counter[21]                        ; vga_controller:vga_ins|big_counter[22]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|big_counter[15]                        ; vga_controller:vga_ins|big_counter[16]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.039      ; 0.572      ;
; 0.449 ; vga_controller:vga_ins|big_counter[9]                         ; vga_controller:vga_ins|big_counter[10]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|big_counter[29]                        ; vga_controller:vga_ins|big_counter[30]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|big_counter[19]                        ; vga_controller:vga_ins|big_counter[20]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|big_counter[27]                        ; vga_controller:vga_ins|big_counter[28]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; vga_controller:vga_ins|big_counter[23]                        ; vga_controller:vga_ins|big_counter[24]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|big_counter[25]                        ; vga_controller:vga_ins|big_counter[26]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.579      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.580      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.581      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.580      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.583      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; vga_controller:vga_ins|big_counter[2]                         ; vga_controller:vga_ins|big_counter[3]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|big_counter[8]                         ; vga_controller:vga_ins|big_counter[9]                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|big_counter[22]                        ; vga_controller:vga_ins|big_counter[23]                        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.584      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.182 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SCLK          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SCLK          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.197 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.368      ;
; 0.203 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.010      ; 2.422      ;
; 0.207 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.010      ; 2.426      ;
; 0.216 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.013      ; 2.438      ;
; 0.222 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.009      ; 2.440      ;
; 0.222 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.009      ; 2.440      ;
; 0.222 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.009      ; 2.440      ;
; 0.222 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.009      ; 2.440      ;
; 0.224 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.348      ;
; 0.230 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.354      ;
; 0.257 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.012      ; 2.478      ;
; 0.266 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.391      ;
; 0.306 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.432      ;
; 0.312 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.418      ;
; 0.316 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.440      ;
; 0.316 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.441      ;
; 0.321 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.446      ;
; 0.322 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.446      ;
; 0.323 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.447      ;
; 0.323 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.974      ; 1.506      ;
; 0.323 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.974      ; 1.506      ;
; 0.323 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.974      ; 1.506      ;
; 0.323 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.974      ; 1.506      ;
; 0.326 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.450      ;
; 0.335 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.459      ;
; 0.339 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.445      ;
; 0.346 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.470      ;
; 0.350 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.456      ;
; 0.352 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.458      ;
; 0.394 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.009      ; 2.612      ;
; 0.399 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.008      ; 2.616      ;
; 0.399 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.008      ; 2.616      ;
; 0.400 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.010      ; 2.619      ;
; 0.400 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.010      ; 2.619      ;
; 0.408 ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.533      ;
; 0.408 ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.324     ; 0.188      ;
; 0.411 ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.328     ; 0.187      ;
; 0.412 ; DE2_Audio:a1|avconf:avc|LUT_DATA[10]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.328     ; 0.188      ;
; 0.413 ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.328     ; 0.189      ;
; 0.413 ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 0.187      ;
; 0.416 ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 0.190      ;
; 0.416 ; DE2_Audio:a1|avconf:avc|LUT_DATA[14]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.333     ; 0.187      ;
; 0.418 ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.334     ; 0.188      ;
; 0.418 ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[1]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.328     ; 0.194      ;
; 0.421 ; DE2_Audio:a1|avconf:avc|LUT_DATA[13]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.336     ; 0.189      ;
; 0.428 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[18]        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.546      ;
; 0.441 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[10]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.015      ; 2.665      ;
; 0.441 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.015      ; 2.665      ;
; 0.449 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.012      ; 2.670      ;
; 0.449 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.012      ; 2.670      ;
; 0.452 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[5]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.015      ; 2.676      ;
; 0.452 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[6]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.015      ; 2.676      ;
; 0.454 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[0]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.013      ; 2.676      ;
; 0.454 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[14]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.013      ; 2.676      ;
; 0.454 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[13]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.013      ; 2.676      ;
; 0.465 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.009      ; 2.683      ;
; 0.465 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.009      ; 2.683      ;
; 0.470 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.594      ;
; 0.471 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.595      ;
; 0.472 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.596      ;
; 0.473 ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 0.248      ;
; 0.474 ; DE2_Audio:a1|avconf:avc|LUT_DATA[15]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[15]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 0.248      ;
; 0.475 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.599      ;
; 0.478 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK1          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.602      ;
; 0.478 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.602      ;
; 0.483 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[4]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[4]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.601      ;
; 0.484 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[9]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[9]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.602      ;
; 0.484 ; DE2_Audio:a1|avconf:avc|LUT_DATA[11]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[11]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.401     ; 0.187      ;
; 0.485 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[18]                   ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.085      ; 1.654      ;
; 0.485 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.609      ;
; 0.486 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.594      ;
; 0.486 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK3          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.610      ;
; 0.486 ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[7]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.402     ; 0.188      ;
; 0.488 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.612      ;
; 0.488 ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]                     ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.330     ; 0.262      ;
; 0.488 ; DE2_Audio:a1|avconf:avc|LUT_DATA[12]                    ; DE2_Audio:a1|avconf:avc|mI2C_DATA[12]                   ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.329     ; 0.263      ;
; 0.491 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[8]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[8]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.609      ;
; 0.497 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.605      ;
; 0.503 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[22]                   ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[22]        ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.621      ;
; 0.508 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.616      ;
; 0.508 ; DE2_Audio:a1|avconf:avc|mI2C_DATA[3]                    ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD[3]         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.033      ; 0.625      ;
; 0.511 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3]                    ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5]                    ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.619      ;
; 0.517 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SDO           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.647      ;
; 0.519 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.644      ;
; 0.522 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mI2C_GO                         ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.052      ; 0.658      ;
; 0.522 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|ACK2          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.646      ;
; 0.524 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|SCLK          ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.649      ;
; 0.524 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mSetup_ST.0001                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.052      ; 0.660      ;
; 0.525 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mSetup_ST.0000                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.052      ; 0.661      ;
; 0.525 ; DE2_Audio:a1|avconf:avc|I2C_Controller:u0|END           ; DE2_Audio:a1|avconf:avc|mSetup_ST.0010                  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.052      ; 0.661      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                           ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.190 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.194 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.293 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.421      ;
; 0.301 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.362 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.486      ;
; 0.442 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.566      ;
; 0.443 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.567      ;
; 0.443 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.568      ;
; 0.450 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.452 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.577      ;
; 0.453 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.583      ;
; 0.454 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.579      ;
; 0.455 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.457 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.582      ;
; 0.505 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.629      ;
; 0.506 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.630      ;
; 0.506 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.630      ;
; 0.507 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.631      ;
; 0.507 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.631      ;
; 0.508 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.637      ;
; 0.508 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.632      ;
; 0.509 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.633      ;
; 0.509 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.633      ;
; 0.510 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.640      ;
; 0.513 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.642      ;
; 0.516 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.645      ;
; 0.519 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.649      ;
; 0.520 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.644      ;
; 0.520 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.644      ;
; 0.522 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.646      ;
; 0.523 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.652      ;
; 0.523 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.647      ;
; 0.567 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.696      ;
; 0.570 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.699      ;
; 0.571 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.695      ;
; 0.572 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.696      ;
; 0.573 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.697      ;
; 0.573 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.697      ;
; 0.574 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.698      ;
; 0.574 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.703      ;
; 0.574 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.698      ;
; 0.575 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|oRESET   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.699      ;
; 0.575 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.699      ;
; 0.576 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.700      ;
; 0.576 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.700      ;
; 0.577 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.701      ;
; 0.577 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.706      ;
; 0.579 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.708      ;
; 0.580 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.709      ;
; 0.582 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.711      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE2_Audio:a1|avconf:avc|LUT_INDEX[1]'                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.261 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.600      ; 1.881      ;
; 0.274 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.599      ; 1.893      ;
; 0.297 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 1.847      ;
; 0.299 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.600      ; 1.919      ;
; 0.303 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.600      ; 1.923      ;
; 0.311 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 1.861      ;
; 0.316 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.599      ; 1.935      ;
; 0.329 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.600      ; 1.949      ;
; 0.337 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.532      ; 1.889      ;
; 0.340 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 1.888      ;
; 0.344 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.524      ; 2.973      ;
; 0.346 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 1.894      ;
; 0.346 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 1.896      ;
; 0.355 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.525      ; 2.985      ;
; 0.362 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.520      ; 1.902      ;
; 0.362 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.441      ; 2.908      ;
; 0.371 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.455      ; 2.931      ;
; 0.374 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 1.920      ;
; 0.376 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.516      ; 1.912      ;
; 0.380 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 1.919      ;
; 0.380 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.532      ; 1.932      ;
; 0.386 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.453      ; 2.944      ;
; 0.392 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 1.940      ;
; 0.393 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 1.932      ;
; 0.405 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.523      ; 1.948      ;
; 0.406 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 1.954      ;
; 0.406 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 1.956      ;
; 0.406 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.448      ; 2.959      ;
; 0.408 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 1.956      ;
; 0.412 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.521      ; 1.953      ;
; 0.415 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 1.965      ;
; 0.415 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.445      ; 2.965      ;
; 0.423 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 1.962      ;
; 0.427 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.522      ; 1.969      ;
; 0.428 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.444      ; 2.977      ;
; 0.429 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.599      ; 2.048      ;
; 0.438 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.451      ; 2.994      ;
; 0.442 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.444      ; 2.991      ;
; 0.443 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.451      ; 2.999      ;
; 0.444 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 1.994      ;
; 0.458 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 2.008      ;
; 0.459 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.523      ; 2.002      ;
; 0.459 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 2.005      ;
; 0.462 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.521      ; 2.003      ;
; 0.465 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.446      ; 3.016      ;
; 0.467 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.530      ; 2.017      ;
; 0.470 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 2.009      ;
; 0.472 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 2.020      ;
; 0.473 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.455      ; 3.033      ;
; 0.474 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.523      ; 2.017      ;
; 0.479 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 2.027      ;
; 0.482 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.516      ; 2.018      ;
; 0.483 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.453      ; 3.041      ;
; 0.485 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.457      ; 3.047      ;
; 0.497 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 2.036      ;
; 0.500 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 2.046      ;
; 0.501 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 2.047      ;
; 0.506 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.447      ; 3.058      ;
; 0.511 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 2.057      ;
; 0.524 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.520      ; 2.064      ;
; 0.540 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.520      ; 2.080      ;
; 0.545 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.522      ; 2.087      ;
; 0.547 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.516      ; 2.083      ;
; 0.549 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.528      ; 2.097      ;
; 0.550 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.521      ; 2.091      ;
; 0.550 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 2.096      ;
; 0.632 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.599      ; 2.251      ;
; 0.644 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 2.183      ;
; 0.653 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.520      ; 2.193      ;
; 0.657 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.523      ; 2.200      ;
; 0.675 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.516      ; 2.211      ;
; 0.677 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 2.216      ;
; 0.685 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 2.231      ;
; 0.702 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[4] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.522      ; 2.244      ;
; 0.722 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.526      ; 2.268      ;
; 0.733 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.519      ; 2.272      ;
; 0.735 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.604      ; 1.359      ;
; 0.775 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[1]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.523      ; 1.318      ;
; 0.793 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[15] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.522      ; 2.335      ;
; 0.795 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[5] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.521      ; 2.336      ;
; 0.839 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[3] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.532      ; 2.391      ;
; 0.849 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[2] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.532      ; 2.401      ;
; 0.882 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[4]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.441      ; 2.948      ;
; 0.885 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.527      ; 1.432      ;
; 0.895 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.451      ; 2.971      ;
; 0.906 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[12] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.445      ; 2.976      ;
; 0.922 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[7]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.525      ; 3.072      ;
; 0.999 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[0]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.455      ; 3.079      ;
; 1.008 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.451      ; 3.084      ;
; 1.014 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[11] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.524      ; 3.163      ;
; 1.042 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[2]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.453      ; 3.120      ;
; 1.065 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[5]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.453      ; 3.143      ;
; 1.079 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[9]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.444      ; 3.148      ;
; 1.099 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.457      ; 3.181      ;
; 1.107 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[8]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.448      ; 3.180      ;
; 1.129 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[3]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.446      ; 3.200      ;
; 1.138 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; DE2_Audio:a1|avconf:avc|LUT_DATA[14] ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]  ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.455      ; 3.218      ;
; 1.176 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[10] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.530      ; 1.726      ;
; 1.177 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[6]  ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.530      ; 1.727      ;
; 1.190 ; DE2_Audio:a1|avconf:avc|LUT_INDEX[0] ; DE2_Audio:a1|avconf:avc|LUT_DATA[13] ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.536      ; 1.746      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 15.808 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.389      ;
; 15.808 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.389      ;
; 15.808 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.389      ;
; 15.808 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.389      ;
; 16.002 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.546     ; 2.389      ;
; 16.002 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.546     ; 2.389      ;
; 16.018 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.179      ;
; 16.018 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.179      ;
; 16.018 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.179      ;
; 16.018 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.179      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.082 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.740     ; 2.115      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.096 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.732     ; 2.109      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
; 16.140 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.724     ; 2.073      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[15][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[11][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[3][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[7][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[13][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[9][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[1][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[5][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 2.795      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[15][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[11][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[7][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[3][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.794      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[11][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.796      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.132 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.793      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_en       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[5][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 2.798      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 2.797      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.791      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_rs       ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|lcd_data[7]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 2.777      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state2[0]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[0]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[1]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[2]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[3]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|count[4]     ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.133 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|state2[1]    ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 2.772      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[6][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[4][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[0][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[2][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[8][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[10][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[14][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[12][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.794      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line2[15][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.791      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[13][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 2.784      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[1][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 2.784      ;
; 47.134 ; lcd_inputs:get_inputs|start_name ; lcd:mylcd|line1[9][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 2.784      ;
+--------+----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.361      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][0] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][1] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[12][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][0]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][1]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.251 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.358      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 2.341      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 2.343      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][6]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][6] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 2.341      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[3][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[11][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[1][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[9][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[2][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[10][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[14][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[5][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[13][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.363      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[7][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][5]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line2[15][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 2.357      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][5] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 2.353      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 2.341      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.349      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.349      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.349      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 2.349      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 2.360      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][4] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][4]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.356      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 2.341      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[9][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[13][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][3] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[5][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[1][3]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 2.344      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|lcd_data[2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 2.341      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[12][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[4][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[0][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[8][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[2][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[6][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[14][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[10][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 2.355      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[15][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.359      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[11][2] ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.359      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[3][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.359      ;
; 2.252 ; lcd_inputs:get_inputs|start_score ; lcd:mylcd|line1[7][2]  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.359      ;
+-------+-----------------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 2.985 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.405     ; 1.764      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.017 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.412     ; 1.789      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.036 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.797      ;
; 3.064 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.221     ; 2.027      ;
; 3.064 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.221     ; 2.027      ;
; 3.100 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.861      ;
; 3.100 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.861      ;
; 3.100 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.861      ;
; 3.100 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.861      ;
; 3.266 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 2.027      ;
; 3.266 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 2.027      ;
; 3.266 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 2.027      ;
; 3.266 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 2.027      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+-------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                             ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                  ; -54.436   ; -49.093  ; 12.338   ; 2.251   ; -77.938             ;
;  CLOCK_50                                                         ; 1.669     ; 0.190    ; N/A      ; N/A     ; 9.372               ;
;  DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; -4.250    ; 0.261    ; N/A      ; N/A     ; 0.352               ;
;  DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -3.176    ; 0.182    ; N/A      ; N/A     ; -1.285              ;
;  div|altpll_component|auto_generated|pll1|clk[0]                  ; -54.436   ; -0.927   ; 44.618   ; 2.251   ; 24.678              ;
;  p1|altpll_component|pll|clk[2]                                   ; -15.071   ; 0.181    ; 12.338   ; 2.985   ; 19.614              ;
;  regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -36.611   ; -49.093  ; N/A      ; N/A     ; -77.938             ;
; Design-wide TNS                                                   ; -1135.338 ; -385.51  ; 0.0      ; 0.0     ; -196791.171         ;
;  CLOCK_50                                                         ; 0.000     ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; -63.185   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; -145.117  ; 0.000    ; N/A      ; N/A     ; -74.530             ;
;  div|altpll_component|auto_generated|pll1|clk[0]                  ; -151.110  ; -0.927   ; 0.000    ; 0.000   ; 0.000               ;
;  p1|altpll_component|pll|clk[2]                                   ; -493.535  ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; -282.391  ; -384.583 ; N/A      ; N/A     ; -196716.641         ;
+-------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; leds[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_data                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; animate                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetn                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; down                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lcd_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rw        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; lcd_on        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_BCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rw        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; lcd_on        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_BCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_rw        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_on        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_blon      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_BCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_DACLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+--------------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths     ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+--------------+----------+
; CLOCK_50                                                         ; CLOCK_50                                                         ; 630      ; 0        ; 0            ; 0        ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; CLOCK_50                                                         ; 0        ; 1072     ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 51       ; 51       ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 226      ; 0        ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; 51       ; 35       ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; 488      ; 0        ; 0            ; 0        ;
; CLOCK_50                                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 0        ; 0        ; 32           ; 0        ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 1        ; 1        ; 0            ; 0        ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 10027    ; 17234    ; > 2147483647 ; 13669288 ;
; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 0        ; 0        ; 800          ; 0        ;
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 0        ; 0        ; 2            ; 2        ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; p1|altpll_component|pll|clk[2]                                   ; 0        ; 0        ; 81959        ; 0        ;
; p1|altpll_component|pll|clk[2]                                   ; p1|altpll_component|pll|clk[2]                                   ; 72163045 ; 888      ; > 2147483647 ; 554      ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 16       ; 0        ; 16           ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+--------------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths     ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+--------------+----------+
; CLOCK_50                                                         ; CLOCK_50                                                         ; 630      ; 0        ; 0            ; 0        ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; CLOCK_50                                                         ; 0        ; 1072     ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 51       ; 51       ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; 226      ; 0        ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; 51       ; 35       ; 0            ; 0        ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; 488      ; 0        ; 0            ; 0        ;
; CLOCK_50                                                         ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 0        ; 0        ; 32           ; 0        ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 1        ; 1        ; 0            ; 0        ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 10027    ; 17234    ; > 2147483647 ; 13669288 ;
; p1|altpll_component|pll|clk[2]                                   ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 0        ; 0        ; 800          ; 0        ;
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; div|altpll_component|auto_generated|pll1|clk[0]                  ; 0        ; 0        ; 2            ; 2        ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; p1|altpll_component|pll|clk[2]                                   ; 0        ; 0        ; 81959        ; 0        ;
; p1|altpll_component|pll|clk[2]                                   ; p1|altpll_component|pll|clk[2]                                   ; 72163045 ; 888      ; > 2147483647 ; 554      ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; 16       ; 0        ; 16           ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 556      ; 0        ; 0        ; 0        ;
; CLOCK_50                                        ; p1|altpll_component|pll|clk[2]                  ; 19       ; 0        ; 21       ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 556      ; 0        ; 0        ; 0        ;
; CLOCK_50                                        ; p1|altpll_component|pll|clk[2]                  ; 19       ; 0        ; 21       ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 325   ; 325  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 57    ; 57   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                          ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Target                                                           ; Clock                                                            ; Type      ; Status      ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                         ; CLOCK_50                                                         ; Base      ; Constrained ;
; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; DE2_Audio:a1|avconf:avc|LUT_INDEX[1]                             ; Base      ; Constrained ;
; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK                            ; Base      ; Constrained ;
; a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]      ; a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]      ; Generated ; Constrained ;
; div|altpll_component|auto_generated|pll1|clk[0]                  ; div|altpll_component|auto_generated|pll1|clk[0]                  ; Generated ; Constrained ;
; p1|altpll_component|pll|clk[2]                                   ; p1|altpll_component|pll|clk[2]                                   ; Generated ; Constrained ;
; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q ; Base      ; Constrained ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; animate     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; down        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; animate     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; down        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 22 04:16:54 2019
Info: Command: quartus_sta finalproject -c finalproject
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'finalproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {a1|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name DE2_Audio:a1|avconf:avc|LUT_INDEX[1] DE2_Audio:a1|avconf:avc|LUT_INDEX[1]
    Info (332105): create_clock -period 1.000 -name regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Add1~0  from: dataa  to: combout
    Info (332098): Cell: Add1~10  from: cin  to: combout
    Info (332098): Cell: Add1~12  from: cin  to: combout
    Info (332098): Cell: Add1~14  from: cin  to: combout
    Info (332098): Cell: Add1~16  from: cin  to: combout
    Info (332098): Cell: Add1~18  from: cin  to: combout
    Info (332098): Cell: Add1~20  from: cin  to: combout
    Info (332098): Cell: Add1~22  from: cin  to: combout
    Info (332098): Cell: Add1~24  from: cin  to: combout
    Info (332098): Cell: Add1~26  from: cin  to: combout
    Info (332098): Cell: Add1~28  from: cin  to: combout
    Info (332098): Cell: Add1~2  from: cin  to: combout
    Info (332098): Cell: Add1~30  from: cin  to: combout
    Info (332098): Cell: Add1~32  from: cin  to: combout
    Info (332098): Cell: Add1~34  from: cin  to: combout
    Info (332098): Cell: Add1~36  from: cin  to: combout
    Info (332098): Cell: Add1~38  from: cin  to: combout
    Info (332098): Cell: Add1~40  from: cin  to: combout
    Info (332098): Cell: Add1~42  from: cin  to: combout
    Info (332098): Cell: Add1~44  from: cin  to: combout
    Info (332098): Cell: Add1~46  from: cin  to: combout
    Info (332098): Cell: Add1~48  from: cin  to: combout
    Info (332098): Cell: Add1~4  from: cin  to: combout
    Info (332098): Cell: Add1~50  from: cin  to: combout
    Info (332098): Cell: Add1~52  from: cin  to: combout
    Info (332098): Cell: Add1~54  from: cin  to: combout
    Info (332098): Cell: Add1~56  from: cin  to: combout
    Info (332098): Cell: Add1~58  from: cin  to: combout
    Info (332098): Cell: Add1~60  from: cin  to: combout
    Info (332098): Cell: Add1~6  from: cin  to: combout
    Info (332098): Cell: Add1~8  from: cin  to: combout
    Info (332098): Cell: Equal2~0  from: datad  to: combout
    Info (332098): Cell: Equal2~3  from: dataa  to: combout
    Info (332098): Cell: Equal2~3  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[101]~549  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[106]~550  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[111]~551  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[116]~552  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[121]~553  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[126]~554  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[131]~555  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[136]~556  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[141]~557  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[146]~558  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[151]~559  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[21]~533  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[22]~532  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[23]~531  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[26]~534  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[31]~535  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[36]~536  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[41]~537  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[46]~538  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[51]~539  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[56]~540  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[61]~541  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[66]~542  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[71]~543  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[76]~544  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[81]~545  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[86]~546  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[91]~547  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[96]~548  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] with master clock period: 50.000 found on PLL node: a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -54.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -54.436            -151.110 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -36.611            -282.391 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):   -15.071            -493.535 p1|altpll_component|pll|clk[2] 
    Info (332119):    -4.250             -63.185 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
    Info (332119):    -3.176            -145.117 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     1.669               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -49.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -49.093            -384.583 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):    -0.927              -0.927 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.404               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     0.409               0.000 CLOCK_50 
    Info (332119):     1.077               0.000 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
Info (332146): Worst-case recovery slack is 12.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.338               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    44.618               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.384               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.970               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -77.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -77.938         -196716.641 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):    -1.285             -74.530 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.399               0.000 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.629               0.000 CLOCK_50 
    Info (332119):    19.614               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    24.686               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Add1~0  from: dataa  to: combout
    Info (332098): Cell: Add1~10  from: cin  to: combout
    Info (332098): Cell: Add1~12  from: cin  to: combout
    Info (332098): Cell: Add1~14  from: cin  to: combout
    Info (332098): Cell: Add1~16  from: cin  to: combout
    Info (332098): Cell: Add1~18  from: cin  to: combout
    Info (332098): Cell: Add1~20  from: cin  to: combout
    Info (332098): Cell: Add1~22  from: cin  to: combout
    Info (332098): Cell: Add1~24  from: cin  to: combout
    Info (332098): Cell: Add1~26  from: cin  to: combout
    Info (332098): Cell: Add1~28  from: cin  to: combout
    Info (332098): Cell: Add1~2  from: cin  to: combout
    Info (332098): Cell: Add1~30  from: cin  to: combout
    Info (332098): Cell: Add1~32  from: cin  to: combout
    Info (332098): Cell: Add1~34  from: cin  to: combout
    Info (332098): Cell: Add1~36  from: cin  to: combout
    Info (332098): Cell: Add1~38  from: cin  to: combout
    Info (332098): Cell: Add1~40  from: cin  to: combout
    Info (332098): Cell: Add1~42  from: cin  to: combout
    Info (332098): Cell: Add1~44  from: cin  to: combout
    Info (332098): Cell: Add1~46  from: cin  to: combout
    Info (332098): Cell: Add1~48  from: cin  to: combout
    Info (332098): Cell: Add1~4  from: cin  to: combout
    Info (332098): Cell: Add1~50  from: cin  to: combout
    Info (332098): Cell: Add1~52  from: cin  to: combout
    Info (332098): Cell: Add1~54  from: cin  to: combout
    Info (332098): Cell: Add1~56  from: cin  to: combout
    Info (332098): Cell: Add1~58  from: cin  to: combout
    Info (332098): Cell: Add1~60  from: cin  to: combout
    Info (332098): Cell: Add1~6  from: cin  to: combout
    Info (332098): Cell: Add1~8  from: cin  to: combout
    Info (332098): Cell: Equal2~0  from: datad  to: combout
    Info (332098): Cell: Equal2~3  from: dataa  to: combout
    Info (332098): Cell: Equal2~3  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[101]~549  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[106]~550  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[111]~551  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[116]~552  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[121]~553  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[126]~554  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[131]~555  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[136]~556  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[141]~557  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[146]~558  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[151]~559  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[21]~533  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[22]~532  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[23]~531  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[26]~534  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[31]~535  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[36]~536  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[41]~537  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[46]~538  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[51]~539  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[56]~540  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[61]~541  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[66]~542  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[71]~543  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[76]~544  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[81]~545  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[86]~546  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[91]~547  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[96]~548  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] with master clock period: 50.000 found on PLL node: a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -46.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -46.822            -103.896 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -34.700            -267.600 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):   -11.650            -377.285 p1|altpll_component|pll|clk[2] 
    Info (332119):    -3.922             -58.478 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
    Info (332119):    -2.871            -128.859 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     1.838               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -44.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -44.681            -349.812 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):    -0.911              -0.911 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     0.354               0.000 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.365               0.000 CLOCK_50 
    Info (332119):     1.056               0.000 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
Info (332146): Worst-case recovery slack is 13.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.069               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    45.185               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.918               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.298               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -70.510
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -70.510         -177440.557 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):    -1.285             -74.530 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.352               0.000 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.649               0.000 CLOCK_50 
    Info (332119):    19.634               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    24.678               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Add1~0  from: dataa  to: combout
    Info (332098): Cell: Add1~10  from: cin  to: combout
    Info (332098): Cell: Add1~12  from: cin  to: combout
    Info (332098): Cell: Add1~14  from: cin  to: combout
    Info (332098): Cell: Add1~16  from: cin  to: combout
    Info (332098): Cell: Add1~18  from: cin  to: combout
    Info (332098): Cell: Add1~20  from: cin  to: combout
    Info (332098): Cell: Add1~22  from: cin  to: combout
    Info (332098): Cell: Add1~24  from: cin  to: combout
    Info (332098): Cell: Add1~26  from: cin  to: combout
    Info (332098): Cell: Add1~28  from: cin  to: combout
    Info (332098): Cell: Add1~2  from: cin  to: combout
    Info (332098): Cell: Add1~30  from: cin  to: combout
    Info (332098): Cell: Add1~32  from: cin  to: combout
    Info (332098): Cell: Add1~34  from: cin  to: combout
    Info (332098): Cell: Add1~36  from: cin  to: combout
    Info (332098): Cell: Add1~38  from: cin  to: combout
    Info (332098): Cell: Add1~40  from: cin  to: combout
    Info (332098): Cell: Add1~42  from: cin  to: combout
    Info (332098): Cell: Add1~44  from: cin  to: combout
    Info (332098): Cell: Add1~46  from: cin  to: combout
    Info (332098): Cell: Add1~48  from: cin  to: combout
    Info (332098): Cell: Add1~4  from: cin  to: combout
    Info (332098): Cell: Add1~50  from: cin  to: combout
    Info (332098): Cell: Add1~52  from: cin  to: combout
    Info (332098): Cell: Add1~54  from: cin  to: combout
    Info (332098): Cell: Add1~56  from: cin  to: combout
    Info (332098): Cell: Add1~58  from: cin  to: combout
    Info (332098): Cell: Add1~60  from: cin  to: combout
    Info (332098): Cell: Add1~6  from: cin  to: combout
    Info (332098): Cell: Add1~8  from: cin  to: combout
    Info (332098): Cell: Equal2~0  from: datad  to: combout
    Info (332098): Cell: Equal2~3  from: dataa  to: combout
    Info (332098): Cell: Equal2~3  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[101]~549  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[106]~550  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[111]~551  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[116]~552  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[121]~553  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[126]~554  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[131]~555  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[136]~556  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[141]~557  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[146]~558  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[151]~559  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[21]~533  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[22]~532  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[23]~531  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[26]~534  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[31]~535  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[36]~536  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[41]~537  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[46]~538  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[51]~539  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[56]~540  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[61]~541  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[66]~542  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[71]~543  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[76]~544  from: datac  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[81]~545  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[86]~546  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[91]~547  from: datad  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|StageOut[96]~548  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_10~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_12~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_13~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_14~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_15~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_16~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_17~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_18~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_19~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_1~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_20~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_21~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_22~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_23~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_24~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_25~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_26~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_27~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_28~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_29~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_2~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_30~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_3~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_4~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_5~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_6~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~0  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_7~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_8~6  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~0  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~2  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~4  from: datab  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: cin  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: dataa  to: combout
    Info (332098): Cell: Mod1|auto_generated|divider|divider|op_9~6  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] with master clock period: 50.000 found on PLL node: a1|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.722            -145.772 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):   -13.780             -27.551 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.554             -22.133 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.129             -41.723 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     2.826               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     3.138               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -23.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.379            -183.155 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):    -0.546              -0.546 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     0.182               0.000 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.190               0.000 CLOCK_50 
    Info (332119):     0.261               0.000 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
Info (332146): Worst-case recovery slack is 15.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.808               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    47.132               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.251               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.985               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -37.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -37.526          -93753.624 regfile:my_regfile|my_reg:my_reg26|dflipflop:loop1[0].dff_call|q 
    Info (332119):    -1.000             -58.000 DE2_Audio:a1|avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.411               0.000 DE2_Audio:a1|avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.372               0.000 CLOCK_50 
    Info (332119):    19.747               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    24.758               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4994 megabytes
    Info: Processing ended: Mon Apr 22 04:17:01 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


