Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b0089824544b4d20a83d8c1d31148abe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_LSFR_TEST_behav xil_defaultlib.test_LSFR_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.LSFR_TEST_LSFR_0_0
Compiling module xil_defaultlib.LSFR_TEST
Compiling architecture tb of entity xil_defaultlib.test_lsfr_test
Built simulation snapshot test_LSFR_TEST_behav
