
*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1706.012 ; gain = 12.164 ; free physical = 3009 ; free virtual = 7461
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/downloads/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
Command: synth_design -top clk_wiz_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1660
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2454.602 ; gain = 378.031 ; free physical = 1993 ; free virtual = 6380
Synthesis current peak Physical Memory [PSS] (MB): peak = 1722.397; parent = 1360.090; children = 362.308
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4286.316; parent = 2454.637; children = 1831.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/user/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.691 ; gain = 448.121 ; free physical = 1930 ; free virtual = 6373
Synthesis current peak Physical Memory [PSS] (MB): peak = 1722.397; parent = 1360.090; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4494.164; parent = 2524.691; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2540.180 ; gain = 463.609 ; free physical = 1923 ; free virtual = 6365
Synthesis current peak Physical Memory [PSS] (MB): peak = 1722.397; parent = 1360.090; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4509.652; parent = 2540.180; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2540.180 ; gain = 463.609 ; free physical = 1923 ; free virtual = 6365
Synthesis current peak Physical Memory [PSS] (MB): peak = 1722.397; parent = 1360.090; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4509.652; parent = 2540.180; children = 1969.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2552.090 ; gain = 0.035 ; free physical = 1903 ; free virtual = 6346
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/user/projects/tetris/tetris.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/projects/tetris/tetris.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.270 ; gain = 0.000 ; free physical = 1842 ; free virtual = 6289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2615.465 ; gain = 0.184 ; free physical = 1842 ; free virtual = 6289
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.574 ; gain = 539.004 ; free physical = 1801 ; free virtual = 6249
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.711; parent = 1374.376; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4567.832; parent = 2598.359; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.574 ; gain = 539.004 ; free physical = 1805 ; free virtual = 6248
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.711; parent = 1375.063; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4567.953; parent = 2598.480; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/user/projects/tetris/tetris.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.574 ; gain = 539.004 ; free physical = 1805 ; free virtual = 6248
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.711; parent = 1375.964; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4568.012; parent = 2598.539; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2615.574 ; gain = 539.004 ; free physical = 1827 ; free virtual = 6270
Synthesis current peak Physical Memory [PSS] (MB): peak = 1785.051; parent = 1379.339; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4568.109; parent = 2598.637; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2615.574 ; gain = 539.004 ; free physical = 1830 ; free virtual = 6273
Synthesis current peak Physical Memory [PSS] (MB): peak = 1788.170; parent = 1382.718; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4568.379; parent = 2598.906; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2643.117 ; gain = 566.547 ; free physical = 1676 ; free virtual = 6119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1979.920; parent = 1576.063; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4612.590; parent = 2643.117; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2643.289 ; gain = 566.719 ; free physical = 1676 ; free virtual = 6119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1980.221; parent = 1576.394; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4612.762; parent = 2643.289; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2643.406 ; gain = 566.836 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.186; parent = 1579.421; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4612.879; parent = 2643.406; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.500 ; gain = 566.930 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.494; parent = 1579.729; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4612.973; parent = 2643.500; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.512 ; gain = 566.941 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.521; parent = 1579.757; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4612.984; parent = 2643.512; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.535 ; gain = 566.965 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.561; parent = 1579.796; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4613.008; parent = 2643.535; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.539 ; gain = 566.969 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.564; parent = 1579.800; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4613.012; parent = 2643.539; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.539 ; gain = 566.969 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.564; parent = 1579.800; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4613.012; parent = 2643.539; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.547 ; gain = 566.977 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.588; parent = 1579.823; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4613.020; parent = 2643.547; children = 1969.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.574 ; gain = 567.004 ; free physical = 1657 ; free virtual = 6100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.678; parent = 1579.913; children = 415.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4613.047; parent = 2643.574; children = 1969.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2643.602 ; gain = 491.641 ; free physical = 1681 ; free virtual = 6123
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2643.629 ; gain = 567.031 ; free physical = 1681 ; free virtual = 6124
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.641 ; gain = 0.000 ; free physical = 1681 ; free virtual = 6124
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.684 ; gain = 0.000 ; free physical = 1771 ; free virtual = 6221
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c010b3a2
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2644.762 ; gain = 899.309 ; free physical = 1877 ; free virtual = 6327
INFO: [Common 17-1381] The checkpoint '/home/user/projects/tetris/tetris.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = 9c8a526aac14b868
INFO: [Common 17-1381] The checkpoint '/home/user/projects/tetris/tetris.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 24 02:31:03 2025...
