Fitter report for CICIP
Tue Jun 03 23:28:33 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Tue Jun 03 23:28:33 2014     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; CICIP                                     ;
; Top-level Entity Name              ; CICIP                                     ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE15F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 584 / 15,408 ( 4 % )                      ;
;     Total combinational functions  ; 439 / 15,408 ( 3 % )                      ;
;     Dedicated logic registers      ; 450 / 15,408 ( 3 % )                      ;
; Total registers                    ; 450                                       ;
; Total pins                         ; 38 / 166 ( 23 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 80 / 516,096 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   7.7%      ;
+----------------------------+-------------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; in_error[1]  ; Incomplete set of assignments ;
; out_data[0]  ; Incomplete set of assignments ;
; out_data[1]  ; Incomplete set of assignments ;
; out_data[2]  ; Incomplete set of assignments ;
; out_data[3]  ; Incomplete set of assignments ;
; out_data[4]  ; Incomplete set of assignments ;
; out_data[5]  ; Incomplete set of assignments ;
; out_data[6]  ; Incomplete set of assignments ;
; out_data[7]  ; Incomplete set of assignments ;
; out_data[8]  ; Incomplete set of assignments ;
; out_data[9]  ; Incomplete set of assignments ;
; out_data[10] ; Incomplete set of assignments ;
; out_data[11] ; Incomplete set of assignments ;
; out_data[12] ; Incomplete set of assignments ;
; out_data[13] ; Incomplete set of assignments ;
; out_data[14] ; Incomplete set of assignments ;
; out_data[15] ; Incomplete set of assignments ;
; out_data[16] ; Incomplete set of assignments ;
; in_ready     ; Incomplete set of assignments ;
; out_valid    ; Incomplete set of assignments ;
; out_error[0] ; Incomplete set of assignments ;
; out_error[1] ; Incomplete set of assignments ;
; clk          ; Incomplete set of assignments ;
; reset_n      ; Incomplete set of assignments ;
; out_ready    ; Incomplete set of assignments ;
; clken        ; Incomplete set of assignments ;
; in_valid     ; Incomplete set of assignments ;
; in_error[0]  ; Incomplete set of assignments ;
; in_data[0]   ; Incomplete set of assignments ;
; in_data[1]   ; Incomplete set of assignments ;
; in_data[2]   ; Incomplete set of assignments ;
; in_data[3]   ; Incomplete set of assignments ;
; in_data[4]   ; Incomplete set of assignments ;
; in_data[5]   ; Incomplete set of assignments ;
; in_data[6]   ; Incomplete set of assignments ;
; in_data[7]   ; Incomplete set of assignments ;
; in_data[8]   ; Incomplete set of assignments ;
; in_data[9]   ; Incomplete set of assignments ;
+--------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1000 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1000 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 587     ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc                  ; 195     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 208     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FilterVerilog/Chapter_6/E6_9/CICIP/output_files/CICIP.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 584 / 15,408 ( 4 % )    ;
;     -- Combinational with no register       ; 134                     ;
;     -- Register only                        ; 145                     ;
;     -- Combinational with a register        ; 305                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 145                     ;
;     -- 3 input functions                    ; 191                     ;
;     -- <=2 input functions                  ; 103                     ;
;     -- Register only                        ; 145                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 326                     ;
;     -- arithmetic mode                      ; 113                     ;
;                                             ;                         ;
; Total registers*                            ; 450 / 16,166 ( 3 % )    ;
;     -- Dedicated logic registers            ; 450 / 15,408 ( 3 % )    ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 53 / 963 ( 6 % )        ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 38 / 166 ( 23 % )       ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )          ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )          ;
;                                             ;                         ;
; Global signals                              ; 5                       ;
; M9Ks                                        ; 1 / 56 ( 2 % )          ;
; Total block memory bits                     ; 80 / 516,096 ( < 1 % )  ;
; Total block memory implementation bits      ; 9,216 / 516,096 ( 2 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 5 / 20 ( 25 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 1%            ;
; Peak interconnect usage (total/H/V)         ; 3% / 2% / 4%            ;
; Maximum fan-out                             ; 298                     ;
; Highest non-global fan-out                  ; 55                      ;
; Total fan-out                               ; 3140                    ;
; Average fan-out                             ; 2.91                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                        ;
+---------------------------------------------+---------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                 ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                   ; Low                   ; Low                            ;
;                                             ;                     ;                       ;                       ;                                ;
; Total logic elements                        ; 323 / 15408 ( 2 % ) ; 122 / 15408 ( < 1 % ) ; 139 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 27                  ; 50                    ; 57                    ; 0                              ;
;     -- Register only                        ; 131                 ; 1                     ; 13                    ; 0                              ;
;     -- Combinational with a register        ; 165                 ; 71                    ; 69                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 33                  ; 56                    ; 56                    ; 0                              ;
;     -- 3 input functions                    ; 137                 ; 19                    ; 35                    ; 0                              ;
;     -- <=2 input functions                  ; 22                  ; 46                    ; 35                    ; 0                              ;
;     -- Register only                        ; 131                 ; 1                     ; 13                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Logic elements by mode                      ;                     ;                       ;                       ;                                ;
;     -- normal mode                          ; 91                  ; 117                   ; 118                   ; 0                              ;
;     -- arithmetic mode                      ; 101                 ; 4                     ; 8                     ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Total registers                             ; 296                 ; 72                    ; 82                    ; 0                              ;
;     -- Dedicated logic registers            ; 296 / 15408 ( 2 % ) ; 72 / 15408 ( < 1 % )  ; 82 / 15408 ( < 1 % )  ; 0 / 15408 ( 0 % )              ;
;                                             ;                     ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 29 / 963 ( 3 % )    ; 15 / 963 ( 2 % )      ; 13 / 963 ( 1 % )      ; 0 / 963 ( 0 % )                ;
;                                             ;                     ;                       ;                       ;                                ;
; Virtual pins                                ; 0                   ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 38                  ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )     ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 80                  ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                     ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 56 ( 1 % )      ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )     ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                       ;                       ;                                ;
; Connections                                 ;                     ;                       ;                       ;                                ;
;     -- Input Connections                    ; 2                   ; 72                    ; 119                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 33                    ; 93                    ; 0                              ;
;     -- Output Connections                   ; 146                 ; 4                     ; 43                    ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 3                     ; 42                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Internal Connections                        ;                     ;                       ;                       ;                                ;
;     -- Total Connections                    ; 2047                ; 566                   ; 718                   ; 5                              ;
;     -- Registered Connections               ; 545                 ; 304                   ; 486                   ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; External Connections                        ;                     ;                       ;                       ;                                ;
;     -- Top                                  ; 0                   ; 31                    ; 117                   ; 0                              ;
;     -- pzdyqx:nabboc                        ; 31                  ; 0                     ; 45                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 117                 ; 45                    ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                     ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Partition Interface                         ;                     ;                       ;                       ;                                ;
;     -- Input Ports                          ; 21                  ; 11                    ; 15                    ; 0                              ;
;     -- Output Ports                         ; 22                  ; 4                     ; 33                    ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                     ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Registered Ports                            ;                     ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 3                     ; 22                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Port Connectivity                           ;                     ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                     ; 3                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                     ; 21                    ; 0                              ;
+---------------------------------------------+---------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk         ; E1    ; 1        ; 0            ; 14           ; 7            ; 298                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clken       ; K15   ; 5        ; 41           ; 13           ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[0]  ; M7    ; 3        ; 14           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[1]  ; L7    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[2]  ; K2    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[3]  ; M6    ; 3        ; 7            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[4]  ; R5    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[5]  ; R7    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[6]  ; P6    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[7]  ; L2    ; 2        ; 0            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[8]  ; T5    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_data[9]  ; L1    ; 2        ; 0            ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_error[0] ; N1    ; 2        ; 0            ; 5            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_error[1] ; M2    ; 2        ; 0            ; 14           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; in_valid    ; N5    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; out_ready   ; D9    ; 7        ; 23           ; 29           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; reset_n     ; M1    ; 2        ; 0            ; 14           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; in_ready     ; L9    ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[0]  ; G2    ; 1        ; 0            ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[10] ; L8    ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[11] ; F1    ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[12] ; C6    ; 8        ; 11           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[13] ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[14] ; F8    ; 8        ; 14           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[15] ; J14   ; 5        ; 41           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[16] ; C9    ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[1]  ; K9    ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[2]  ; M8    ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[3]  ; E9    ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[4]  ; D8    ; 8        ; 14           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[5]  ; N8    ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[6]  ; C8    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[7]  ; T6    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[8]  ; R6    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[9]  ; T11   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_error[0] ; P8    ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_error[1] ; D11   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_valid    ; M9    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T19n, PADD7                       ; Use as regular IO        ; out_data[16]            ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T19p, PADD8                       ; Use as regular IO        ; out_ready               ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; out_data[3]             ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; out_data[6]             ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; out_data[14]            ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; out_data[13]            ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 2.5V          ; --           ;
; 2        ; 6 / 18 ( 33 % )  ; 2.5V          ; --           ;
; 3        ; 14 / 25 ( 56 % ) ; 2.5V          ; --           ;
; 4        ; 4 / 27 ( 15 % )  ; 2.5V          ; --           ;
; 5        ; 2 / 20 ( 10 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 8        ; 5 / 24 ( 21 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; out_data[13]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; out_data[12]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; out_data[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 309        ; 7        ; out_data[16]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; out_data[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 310        ; 7        ; out_ready                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; out_error[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 39         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 315        ; 7        ; out_data[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; out_data[11]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; out_data[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F15      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 24         ; 1        ; out_data[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 220        ; 5        ; out_data[15]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 72         ; 2        ; in_data[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; out_data[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; clken                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 58         ; 2        ; in_data[9]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 57         ; 2        ; in_data[7]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; in_data[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 128        ; 3        ; out_data[10]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 139        ; 4        ; in_ready                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; reset_n                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 40         ; 2        ; in_error[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; in_data[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 120        ; 3        ; in_data[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 131        ; 3        ; out_data[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 140        ; 4        ; out_valid                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; in_error[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; in_valid                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; out_data[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; in_data[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; out_error[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; in_data[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 123        ; 3        ; out_data[8]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 126        ; 3        ; in_data[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; in_data[8]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 124        ; 3        ; out_data[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 146        ; 4        ; out_data[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CICIP                                                                             ; 584 (1)     ; 450 (0)                   ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 38   ; 0            ; 134 (1)      ; 145 (0)           ; 305 (0)          ; |CICIP                                                                                                                                                                                                                                ;              ;
;    |CicFilter:CicFilter_cic_inst|                                                  ; 322 (0)     ; 296 (0)                   ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 131 (0)           ; 165 (0)          ; |CICIP|CicFilter:CicFilter_cic_inst                                                                                                                                                                                                   ;              ;
;       |CicFilter_cic:CicFilter_cic_inst|                                           ; 322 (1)     ; 296 (0)                   ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (1)       ; 131 (0)           ; 165 (0)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst                                                                                                                                                                  ;              ;
;          |CicFilter_cic_core:cic_core|                                             ; 205 (12)    ; 201 (10)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 85 (0)            ; 116 (10)         ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core                                                                                                                                      ;              ;
;             |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|          ; 34 (17)     ; 34 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 17 (17)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0                                                                          ;              ;
;                |auk_dspip_delay_cic_121:\glogic:u0|                                ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 0 (0)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0                                       ;              ;
;             |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|          ; 34 (17)     ; 34 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 17 (17)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1                                                                          ;              ;
;                |auk_dspip_delay_cic_121:\glogic:u0|                                ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 0 (0)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0                                       ;              ;
;             |auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|          ; 34 (17)     ; 34 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 17 (17)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2                                                                          ;              ;
;                |auk_dspip_delay_cic_121:\glogic:u0|                                ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 0 (0)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0                                       ;              ;
;             |auk_dspip_downsample_cic_121:auk_dspip_downsample_inst|               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst                                                                               ;              ;
;             |auk_dspip_integrator_cic_121:auk_dspip_integrator_0|                  ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0                                                                                  ;              ;
;                |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1| ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                ;              ;
;             |auk_dspip_integrator_cic_121:auk_dspip_integrator_1|                  ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1                                                                                  ;              ;
;                |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1| ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                ;              ;
;             |auk_dspip_integrator_cic_121:auk_dspip_integrator_2|                  ; 17 (0)      ; 17 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2                                                                                  ;              ;
;                |auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1| ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1                ;              ;
;             |scfifo:in_fifo|                                                       ; 37 (0)      ; 35 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 34 (0)            ; 1 (0)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo                                                                                                                       ;              ;
;                |a_regfifo:subfifo|                                                 ; 37 (37)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 34 (34)           ; 1 (1)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo                                                                                                     ;              ;
;          |auk_dspip_avalon_streaming_controller_cic_121:aii_controller|            ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller                                                                                                     ;              ;
;          |auk_dspip_avalon_streaming_sink_cic_121:aii_sink|                        ; 42 (21)     ; 33 (17)                   ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (4)        ; 11 (11)           ; 22 (6)           ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink                                                                                                                 ;              ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                              ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 16 (0)           ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                         ;              ;
;                |scfifo_ahh1:auto_generated|                                        ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 0 (0)             ; 16 (1)           ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated                                              ;              ;
;                   |a_dpfifo_3s81:dpfifo|                                           ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (7)           ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo                         ;              ;
;                      |altsyncram_ksf1:FIFOram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 80          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram ;              ;
;                      |cntr_ao7:usedw_counter|                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter  ;              ;
;                      |cntr_tnb:rd_ptr_msb|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb     ;              ;
;                      |cntr_unb:wr_ptr|                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr         ;              ;
;          |auk_dspip_avalon_streaming_source_cic_121:aii_source|                    ; 71 (71)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 35 (35)           ; 25 (25)          ; |CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source                                                                                                             ;              ;
;    |pzdyqx:nabboc|                                                                 ; 122 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 1 (0)             ; 71 (0)           ; |CICIP|pzdyqx:nabboc                                                                                                                                                                                                                  ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                               ; 122 (12)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (3)       ; 1 (1)             ; 71 (9)           ; |CICIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                     ;              ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|           ; 53 (23)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (15)      ; 0 (0)             ; 28 (8)           ; |CICIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                       ;              ;
;             |LQYT7093:MBPH5020|                                                    ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |CICIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                     ;              ;
;          |KIFI3548:TPOO7242|                                                       ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |CICIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                   ;              ;
;          |LQYT7093:LRYQ7721|                                                       ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |CICIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                   ;              ;
;          |PUDL0439:ESUL0435|                                                       ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |CICIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                   ;              ;
;    |sld_hub:auto_hub|                                                              ; 139 (1)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 13 (0)            ; 69 (0)           ; |CICIP|sld_hub:auto_hub                                                                                                                                                                                                               ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                               ; 138 (99)    ; 82 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (45)      ; 13 (13)           ; 69 (44)          ; |CICIP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                  ;              ;
;          |sld_rom_sr:hub_info_reg|                                                 ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |CICIP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                          ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                               ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |CICIP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                        ;              ;
+------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; in_error[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; out_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_ready     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_valid    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_error[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_error[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; out_ready    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clken        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_valid     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_error[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; in_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_data[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_data[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; in_data[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; in_data[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; in_data[8]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; in_data[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; in_error[1]                                                                                                                                      ;                   ;         ;
; clk                                                                                                                                              ;                   ;         ;
; reset_n                                                                                                                                          ;                   ;         ;
; out_ready                                                                                                                                        ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux1~0                 ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_valid_int~0  ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux3~0                 ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux2~2                 ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|first_data~0           ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux0~1                 ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux0~2                 ; 0                 ; 6       ;
; clken                                                                                                                                            ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux2~0                 ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector4~0                ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[3]                                   ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|rate_cnt_proc~0                                 ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall~0        ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled~0          ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector7~0                ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[2]                                   ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[1]                                   ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0   ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|state~3                                         ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|latency_cnt[0]~7                                ; 0                 ; 6       ;
; in_valid                                                                                                                                         ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_next_state~0          ; 0                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|data_take                  ; 0                 ; 6       ;
; in_error[0]                                                                                                                                      ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0]          ; 1                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_next_state~0          ; 1                 ; 6       ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|data_take                  ; 1                 ; 6       ;
; in_data[0]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[0]~feeder ; 0                 ; 6       ;
; in_data[1]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[1]~feeder ; 0                 ; 6       ;
; in_data[2]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[2]~feeder ; 0                 ; 6       ;
; in_data[3]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[3]~feeder ; 0                 ; 6       ;
; in_data[4]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[4]        ; 0                 ; 6       ;
; in_data[5]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[5]~feeder ; 0                 ; 6       ;
; in_data[6]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[6]~feeder ; 1                 ; 6       ;
; in_data[7]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[7]        ; 1                 ; 6       ;
; in_data[8]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[8]        ; 1                 ; 6       ;
; in_data[9]                                                                                                                                       ;                   ;         ;
;      - CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[9]~feeder ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[1]                                                                                                    ; LCCOMB_X21_Y15_N8  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[2]                                                                                                    ; LCCOMB_X21_Y15_N30 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[3]                                                                                                    ; LCCOMB_X21_Y15_N26 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|rate_cnt_proc~0                                                                                                  ; LCCOMB_X21_Y15_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                    ; LCCOMB_X21_Y15_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                      ; LCCOMB_X21_Y15_N16 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall~0                                                                         ; LCCOMB_X21_Y15_N20 ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector4~1                                                                                 ; LCCOMB_X36_Y8_N10  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|data_take                                                                                   ; LCCOMB_X14_Y9_N28  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|_~0 ; LCCOMB_X36_Y8_N30  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|_~4 ; LCCOMB_X36_Y8_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.run1                                                                             ; FF_X14_Y9_N5       ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux1~0                                                                                  ; LCCOMB_X22_Y14_N18 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux2~3                                                                                  ; LCCOMB_X22_Y14_N22 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux3~1                                                                                  ; LCCOMB_X22_Y14_N26 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                            ; LCCOMB_X20_Y20_N0  ; 296     ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                               ; JTAG_X1_Y15_N0     ; 109     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                               ; JTAG_X1_Y15_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                        ; PIN_E1             ; 297     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                        ; LCCOMB_X20_Y7_N4   ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                        ; FF_X14_Y12_N3      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                        ; FF_X12_Y12_N9      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                        ; FF_X14_Y12_N25     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                        ; FF_X36_Y12_N25     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                        ; FF_X38_Y14_N3      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                        ; FF_X37_Y14_N3      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                        ; FF_X37_Y14_N25     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                        ; FF_X38_Y14_N25     ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                     ; FF_X20_Y7_N15      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                           ; LCCOMB_X14_Y12_N4  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                    ; LCCOMB_X19_Y21_N8  ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                 ; LCCOMB_X19_Y21_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                      ; FF_X20_Y20_N5      ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                     ; FF_X20_Y19_N17     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                          ; LCCOMB_X28_Y12_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                         ; LCCOMB_X29_Y12_N22 ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                     ; LCCOMB_X20_Y20_N4  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                     ; LCCOMB_X20_Y19_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                      ; FF_X20_Y22_N21     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                           ; LCCOMB_X20_Y19_N20 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                             ; LCCOMB_X20_Y19_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                           ; LCCOMB_X19_Y20_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                              ; LCCOMB_X20_Y22_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                             ; LCCOMB_X17_Y22_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                              ; LCCOMB_X20_Y23_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                ; LCCOMB_X20_Y22_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                         ; LCCOMB_X20_Y19_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                         ; LCCOMB_X17_Y21_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                       ; LCCOMB_X20_Y23_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~13                                                                                                        ; LCCOMB_X20_Y19_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~22                                                                                                   ; LCCOMB_X19_Y19_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~23                                                                                                   ; LCCOMB_X20_Y19_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; FF_X19_Y21_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; FF_X19_Y21_N17     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; FF_X19_Y20_N15     ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; FF_X19_Y20_N17     ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; FF_X19_Y21_N13     ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                    ; LCCOMB_X19_Y21_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; FF_X19_Y21_N29     ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|hq3myc14108phmpo7y7qmhbp98hy0vq~0                     ; LCCOMB_X20_Y20_N0 ; 296     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                        ; JTAG_X1_Y15_N0    ; 109     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clk                                                                                                                 ; PIN_E1            ; 297     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 ; LCCOMB_X20_Y7_N4  ; 17      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 ; FF_X38_Y14_N25    ; 20      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall~0                                                                                                                    ; 55      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; 39      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[1]                                                                                                                                               ; 34      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[2]                                                                                                                                               ; 34      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff_s[3]                                                                                                                                               ; 34      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                      ; 28      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                          ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                     ; 22      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                ; 19      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux2~3                                                                                                                             ; 19      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux3~1                                                                                                                             ; 19      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux1~0                                                                                                                             ; 19      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_select~0                                                                                                                      ; 19      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_wreq                                                                                                                 ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                 ; 17      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|valid_rreq~0                                                                                                               ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; 15      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                             ; 14      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_state.run1                                                                                                                        ; 14      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                              ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                    ; 13      ;
; clken~input                                                                                                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                      ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; 12      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                              ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                       ; 11      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                          ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                       ; 10      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|data_take                                                                                                                              ; 10      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector4~1                                                                                                                            ; 10      ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_reg                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                       ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                               ; 9       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|rate_cnt_proc~0                                                                                                                                             ; 9       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_valid_s                                                                                                                  ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal9~0                                                                                                                   ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                              ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                              ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                              ; 8       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int1                                                                                                                    ; 8       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[9]                 ; 8       ;
; out_ready~input                                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                     ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[6]                                                                                                                                                                              ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]                                                                                                                                                                              ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[0]                                                                                                                ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]                                                                                                                                                                              ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                              ; 6       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_int                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~23                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~22                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                 ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]                                                                                                                                                                              ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                                                              ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]                                                                                                                                                                              ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]                                                                                                                                                                              ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                            ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[10]                                                                                                               ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]                                                                                                                ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[4]                                                                                                                ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]                                                                                                                ; 5       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_stall                                                                                                                             ; 5       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_start                                                                                                                             ; 5       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|first_data                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~13                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                 ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal3~0                                                                                                                                                                                 ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]                                                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[10]                                                                                                                                                                             ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]                                                                                                                                                                              ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal6~0                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal3~0                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[11]                                                                                                               ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[14]                                                                                                               ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[2]                                                                                                                ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5]                                                                                                                ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[8]                                                                                                                ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst|counter_fs[0]                                                                                        ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst|counter_fs[1]                                                                                        ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|latency_cnt[1]                                                                                                                                              ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|latency_cnt[2]                                                                                                                                              ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|latency_cnt[0]                                                                                                                                              ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0]      ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector4~0                                                                                                                            ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state.empty_and_ready                                                                                                         ; 4       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|empty_dff                                      ; 4       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                    ; 3       ;
; in_error[0]~input                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal8~0                                                                                                                                                                                 ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal5~0                                                                                                                                                                                 ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~1                                                                                                                   ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~0                                                                                                                   ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Equal0~0                                                                                                                                                                                 ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                   ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|AMGP4450                                                                                                                                                                                                   ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[15]                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[13]                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[12]                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[17]                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[3]                                                                                                                ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6]                                                                                                                ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9]                                                                                                                ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[18]                                                                                                               ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|rd_ptr_lsb                                     ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst|counter_fs[2]                                                                                        ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff[0]                                                                                                                                                 ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full                                                                                                                   ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|usedw_is_0_dff                                 ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|usedw_is_1_dff                                 ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|_~0                                            ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux0~2                                                                                                                             ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2]      ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1]      ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux2~1                                                                                                                             ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux2~0                                                                                                                             ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg                                                                                                           ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|sink_stall_reg                                                                                                             ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_packet_error[0]                                                                                                     ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|dffe_af                                                             ; 3       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_ready_s                                                                                                                        ; 3       ;
; in_valid~input                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                      ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                   ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                   ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                   ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                   ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                   ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                   ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal12~0                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                   ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_1                                                                                                                                                                                                 ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                 ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[16]                                                                                                               ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|_~4                                            ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|ram_read_address[2]~2                          ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|ram_read_address[1]~1                          ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|ram_read_address[0]~0                          ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]             ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]             ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]             ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|Equal1~0                                                                                                                                                    ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[16]                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[15]                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[14]                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[13]                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[12]                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[11]                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[10]                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[9]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[8]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[7]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[6]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[5]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[4]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[3]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[2]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[1]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff[1]                                                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_ra[0]                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff[2]                                                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_stall_s                                                                                                                           ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|state~2                                                                                                                                                     ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|sample_state                                                                                                                                                ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff[3]                                                                                                                                                 ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_out_state.normal                                                                                                                  ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled                                                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|state                                                                                                                                                       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[16]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[15]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[14]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[13]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[12]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[11]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[10]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[9]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[8]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[7]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[6]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[5]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[4]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[3]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[2]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[1]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[0]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[16]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[15]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[14]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[13]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[12]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[11]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[10]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[9]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[8]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[7]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[6]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[5]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[4]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[3]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[2]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[1]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[0]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[16]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[15]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[14]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[13]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[12]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[11]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[10]                                                                                        ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[9]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[8]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[7]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[6]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[5]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[4]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[3]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[2]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[1]                                                                                         ; 2       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[0]                                                                                         ; 2       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                             ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                             ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                             ; 1       ;
; in_data[9]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[8]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[7]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[6]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[5]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[4]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[3]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[2]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[1]~input                                                                                                                                                                                                                                      ; 1       ;
; in_data[0]~input                                                                                                                                                                                                                                      ; 1       ;
; reset_n~input                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~17                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~15                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|QXXQ6833_0                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:1:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:2:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:3:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:4:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:5:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:6:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:7:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:8:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:9:QXXQ6833_1                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:10:QXXQ6833_1                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:11:QXXQ6833_1                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:12:QXXQ6833_1                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~20                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~12                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~11                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~10                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~9                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~8                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~7                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~6                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~5                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~4                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~3                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~9                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~8                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~12                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal6~0                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~11                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~10                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~9                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~8                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~7                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~6                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~5                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~4                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~3                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~2                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~4                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~6                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~5                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~4                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~3                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~19                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~2                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~18                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~17                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~16                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~15                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~14                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~13                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~12                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~11                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~10                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~9                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~8                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~7                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~6                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~5                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~4                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~3                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~2                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~1                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~7                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~6                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~3                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~2                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~1                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~0                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~2                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~1                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~0                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~5                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028~3                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028~2                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028~0                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~2                                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~1                                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~0                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~4                                                                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~0                                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal0~0                                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082~0                                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|AMGP4450~0                                                                                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~1                                                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~0                                                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]~3                                                                                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]~2                                                                                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]~1                                                                                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~8                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~7                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~6                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~5                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~4                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~3                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~2                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~1                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~0                                                                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                              ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]~0                                                                                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                              ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                                                                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|rd_ptr_lsb~0                                   ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|source_stall_reg~0                                                                                                         ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|sink_stall_reg~0                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_ready_s~0                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|latency_cnt[1]~8                                                                                                                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|latency_cnt[0]~7                                                                                                                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector5~2                                                                                                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|state~3                                                                                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller|stall_int                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[9]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[8]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[7]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[6]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[5]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[4]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[3]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[2]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[1]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|low_addressa[2]                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|low_addressa[1]                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|low_addressa[0]                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|at_sink_data_int[0]                                                                                                                    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst|counter_fs~2                                                                                         ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst|counter_fs[1]~1                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst|counter_fs~0                                                                                         ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_full~0                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[16]                                                                                                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[15]                                                                                                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[14]                                                                                                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[13]                                                                                                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[12]                                                                                                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[11]                                                                                                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[10]                                                                                                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[9]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[8]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[7]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[6]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[5]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[4]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[3]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[2]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[1]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo|dff_fifo[0]                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|_~3                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|usedw_will_be_1~1                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|_~2                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|usedw_will_be_1~0                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|latency_cnt[2]~6                                                                                                                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|sample_state~0                                                                                                                                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_next_state~0                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector7~1                                                                                                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|Selector7~0                                                                                                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|_~1                                            ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|sink_start~0                                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][16]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][15]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][14]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][13]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][12]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][11]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][10]                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][9]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][8]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][7]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][6]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][5]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][4]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][3]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][2]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][1]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled~1                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|was_stalled~0                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|source_stall_int_d                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux0~1                                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux0~0                                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0|\register_fifo:fifo_data[0][0]                               ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|packet_error_s[0]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|dffe_af~1                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|dffe_af~0                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_inter~1                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_inter~0                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|valid_ctrl_inter1~0                                                                                                                ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|first_data~0                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux2~2                                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|Mux3~0                                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|ena_diff[4]                                                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_valid_int~1                                                                                                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_valid_int~0                                                                                                              ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[16]~16                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[16]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[16]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[15]~15                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[15]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[15]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[14]~14                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[14]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[14]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[13]~13                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[13]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[13]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[12]~12                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[12]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[12]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[11]~11                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[11]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[11]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[10]~10                                                                                                           ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[10]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[10]                                                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[9]~9                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[9]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[9]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[8]~8                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[8]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[8]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[7]~7                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[7]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[7]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[6]~6                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[6]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[6]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[5]~5                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[5]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[5]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[4]~4                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[4]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[4]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[3]~3                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[3]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[3]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[2]~2                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[2]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[2]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[1]~1                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[1]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[1]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int_selected[0]~0                                                                                                             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int[0]                                                                                                                        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|data_int1[0]                                                                                                                       ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_error[0]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[16]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[15]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[14]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[13]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[12]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[11]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[10]                                                                                                                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[9]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[8]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[7]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[6]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[5]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[4]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[3]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[2]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[1]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source|at_source_data[0]                                                                                                                  ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_comb_bita1         ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_comb_bita0~COUT    ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_comb_bita0         ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita2             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita1~COUT        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita1             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita0~COUT        ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_comb_bita0             ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[1]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[2]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[3]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[4]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[5]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[6]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[7]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[8]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|q_b[0]                 ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]~2     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]~1     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]~2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]~1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[16]~49                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[15]~48                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[15]~47                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[14]~46                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[14]~45                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[13]~44                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[13]~43                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[12]~42                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[12]~41                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[11]~40                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[11]~39                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[10]~38                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[10]~37                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[9]~36                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[9]~35                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[8]~34                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[8]~33                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[7]~32                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[7]~31                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[6]~30                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[6]~29                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[5]~28                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[5]~27                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[4]~26                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[4]~25                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[3]~24                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[3]~23                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[2]~22                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[2]~21                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[1]~20                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[1]~19                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[0]~18                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|dout[0]~17                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[16]~49                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[15]~48                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[15]~47                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[14]~46                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[14]~45                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[13]~44                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[13]~43                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[12]~42                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[12]~41                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[11]~40                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[11]~39                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[10]~38                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[10]~37                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[9]~36                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[9]~35                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[8]~34                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[8]~33                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[7]~32                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[7]~31                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[6]~30                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[6]~29                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[5]~28                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[5]~27                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[4]~26                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[4]~25                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[3]~24                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[3]~23                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[2]~22                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[2]~21                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[1]~20                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[1]~19                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[0]~18                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|dout[0]~17                                                                                      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_comb_bita2      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_comb_bita1~COUT ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_comb_bita1      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_comb_bita0~COUT ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_comb_bita0      ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[16]~49                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[15]~48                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[15]~47                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[14]~46                                                                                     ; 1       ;
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|dout[14]~45                                                                                     ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+
; Name                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+
; CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8            ; 12           ; 8            ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 96   ; 8                           ; 10                          ; 8                           ; 10                          ; 80                  ; 1    ; None ; M9K_X13_Y9_N0 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 553 / 47,787 ( 1 % )   ;
; C16 interconnects           ; 23 / 1,804 ( 1 % )     ;
; C4 interconnects            ; 309 / 31,272 ( < 1 % ) ;
; Direct links                ; 189 / 47,787 ( < 1 % ) ;
; Global clocks               ; 5 / 20 ( 25 % )        ;
; Local interconnects         ; 319 / 15,408 ( 2 % )   ;
; R24 interconnects           ; 18 / 1,775 ( 1 % )     ;
; R4 interconnects            ; 326 / 41,310 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.02) ; Number of LABs  (Total = 53) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 6                            ;
; 2                                           ; 4                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 3                            ;
; 9                                           ; 4                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 5                            ;
; 16                                          ; 23                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.34) ; Number of LABs  (Total = 53) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 36                           ;
; 1 Clock                            ; 49                           ;
; 1 Clock enable                     ; 21                           ;
; 1 Sync. clear                      ; 3                            ;
; 1 Sync. load                       ; 2                            ;
; 2 Clock enables                    ; 10                           ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.40) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 0                            ;
; 2                                            ; 5                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 3                            ;
; 25                                           ; 4                            ;
; 26                                           ; 3                            ;
; 27                                           ; 4                            ;
; 28                                           ; 1                            ;
; 29                                           ; 3                            ;
; 30                                           ; 5                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.53) ; Number of LABs  (Total = 53) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 8                            ;
; 2                                               ; 7                            ;
; 3                                               ; 4                            ;
; 4                                               ; 1                            ;
; 5                                               ; 4                            ;
; 6                                               ; 1                            ;
; 7                                               ; 1                            ;
; 8                                               ; 9                            ;
; 9                                               ; 5                            ;
; 10                                              ; 2                            ;
; 11                                              ; 2                            ;
; 12                                              ; 1                            ;
; 13                                              ; 1                            ;
; 14                                              ; 2                            ;
; 15                                              ; 1                            ;
; 16                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.70) ; Number of LABs  (Total = 53) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 4                            ;
; 2                                           ; 1                            ;
; 3                                           ; 6                            ;
; 4                                           ; 4                            ;
; 5                                           ; 1                            ;
; 6                                           ; 2                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 4                            ;
; 10                                          ; 2                            ;
; 11                                          ; 7                            ;
; 12                                          ; 4                            ;
; 13                                          ; 2                            ;
; 14                                          ; 1                            ;
; 15                                          ; 3                            ;
; 16                                          ; 2                            ;
; 17                                          ; 3                            ;
; 18                                          ; 1                            ;
; 19                                          ; 0                            ;
; 20                                          ; 2                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 0                            ;
; 24                                          ; 0                            ;
; 25                                          ; 0                            ;
; 26                                          ; 0                            ;
; 27                                          ; 0                            ;
; 28                                          ; 0                            ;
; 29                                          ; 0                            ;
; 30                                          ; 0                            ;
; 31                                          ; 0                            ;
; 32                                          ; 0                            ;
; 33                                          ; 0                            ;
; 34                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 42        ; 0            ; 0            ; 42        ; 42        ; 0            ; 21           ; 0            ; 0            ; 17           ; 0            ; 21           ; 17           ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 42        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 42           ; 42           ; 42           ; 42           ; 42           ; 0         ; 42           ; 42           ; 0         ; 0         ; 42           ; 21           ; 42           ; 42           ; 25           ; 42           ; 21           ; 25           ; 42           ; 42           ; 42           ; 21           ; 42           ; 42           ; 42           ; 42           ; 42           ; 0         ; 42           ; 42           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; in_error[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_ready            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_valid           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_error[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_error[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_ready           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clken               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_valid            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_error[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Tue Jun 03 23:28:20 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CICIP -c CICIP
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE15F17C8 for design "CICIP"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 38 pins of 38 total pins
    Info (169086): Pin in_error[1] not assigned to an exact location on the device
    Info (169086): Pin out_data[0] not assigned to an exact location on the device
    Info (169086): Pin out_data[1] not assigned to an exact location on the device
    Info (169086): Pin out_data[2] not assigned to an exact location on the device
    Info (169086): Pin out_data[3] not assigned to an exact location on the device
    Info (169086): Pin out_data[4] not assigned to an exact location on the device
    Info (169086): Pin out_data[5] not assigned to an exact location on the device
    Info (169086): Pin out_data[6] not assigned to an exact location on the device
    Info (169086): Pin out_data[7] not assigned to an exact location on the device
    Info (169086): Pin out_data[8] not assigned to an exact location on the device
    Info (169086): Pin out_data[9] not assigned to an exact location on the device
    Info (169086): Pin out_data[10] not assigned to an exact location on the device
    Info (169086): Pin out_data[11] not assigned to an exact location on the device
    Info (169086): Pin out_data[12] not assigned to an exact location on the device
    Info (169086): Pin out_data[13] not assigned to an exact location on the device
    Info (169086): Pin out_data[14] not assigned to an exact location on the device
    Info (169086): Pin out_data[15] not assigned to an exact location on the device
    Info (169086): Pin out_data[16] not assigned to an exact location on the device
    Info (169086): Pin in_ready not assigned to an exact location on the device
    Info (169086): Pin out_valid not assigned to an exact location on the device
    Info (169086): Pin out_error[0] not assigned to an exact location on the device
    Info (169086): Pin out_error[1] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin reset_n not assigned to an exact location on the device
    Info (169086): Pin out_ready not assigned to an exact location on the device
    Info (169086): Pin clken not assigned to an exact location on the device
    Info (169086): Pin in_valid not assigned to an exact location on the device
    Info (169086): Pin in_error[0] not assigned to an exact location on the device
    Info (169086): Pin in_data[0] not assigned to an exact location on the device
    Info (169086): Pin in_data[1] not assigned to an exact location on the device
    Info (169086): Pin in_data[2] not assigned to an exact location on the device
    Info (169086): Pin in_data[3] not assigned to an exact location on the device
    Info (169086): Pin in_data[4] not assigned to an exact location on the device
    Info (169086): Pin in_data[5] not assigned to an exact location on the device
    Info (169086): Pin in_data[6] not assigned to an exact location on the device
    Info (169086): Pin in_data[7] not assigned to an exact location on the device
    Info (169086): Pin in_data[8] not assigned to an exact location on the device
    Info (169086): Pin in_data[9] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CICIP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 37 (unused VREF, 2.5V VCCIO, 16 input, 21 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file D:/FilterVerilog/Chapter_6/E6_9/CICIP/output_files/CICIP.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Tue Jun 03 23:28:34 2014
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/FilterVerilog/Chapter_6/E6_9/CICIP/output_files/CICIP.fit.smsg.


