{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 31 16:39:31 2026 " "Info: Processing started: Sat Jan 31 16:39:31 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[5\] " "Warning: Node \"texts:texts_u0\|bar_x\[5\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[6\] " "Warning: Node \"texts:texts_u0\|bar_x\[6\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[8\] " "Warning: Node \"texts:texts_u0\|bar_x\[8\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~5 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~5\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~6 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~6\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~1 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~1\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~0 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~0\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~3 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~3\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~7 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~7\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~2 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~2\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~4 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~4\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register snake:snake_u0\|body_e\[105\] register finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 53.01 MHz 18.864 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 53.01 MHz between source register \"snake:snake_u0\|body_e\[105\]\" and destination register \"finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]\" (period= 18.864 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.275 ns + Longest register register " "Info: + Longest register to register delay is 11.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[105\] 1 REG LCFF_X24_Y16_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[105\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[105] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.512 ns) 0.917 ns snake:snake_u0\|SNAKE_ON~33 2 COMB LCCOMB_X24_Y16_N10 1 " "Info: 2: + IC(0.405 ns) + CELL(0.512 ns) = 0.917 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { snake:snake_u0|body_e[105] snake:snake_u0|SNAKE_ON~33 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.322 ns) 2.508 ns snake:snake_u0\|SNAKE_ON~35 3 COMB LCCOMB_X23_Y24_N14 1 " "Info: 3: + IC(1.269 ns) + CELL(0.322 ns) = 2.508 ns; Loc. = LCCOMB_X23_Y24_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { snake:snake_u0|SNAKE_ON~33 snake:snake_u0|SNAKE_ON~35 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.278 ns) 5.093 ns snake:snake_u0\|SNAKE_ON~39 4 COMB LCCOMB_X36_Y11_N14 1 " "Info: 4: + IC(2.307 ns) + CELL(0.278 ns) = 5.093 ns; Loc. = LCCOMB_X36_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { snake:snake_u0|SNAKE_ON~35 snake:snake_u0|SNAKE_ON~39 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 5.909 ns snake:snake_u0\|SNAKE_ON~53 5 COMB LCCOMB_X36_Y11_N18 1 " "Info: 5: + IC(0.295 ns) + CELL(0.521 ns) = 5.909 ns; Loc. = LCCOMB_X36_Y11_N18; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { snake:snake_u0|SNAKE_ON~39 snake:snake_u0|SNAKE_ON~53 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.278 ns) 7.841 ns snake:snake_u0\|SNAKE_ON~214 6 COMB LCCOMB_X12_Y11_N0 1 " "Info: 6: + IC(1.654 ns) + CELL(0.278 ns) = 7.841 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~214'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { snake:snake_u0|SNAKE_ON~53 snake:snake_u0|SNAKE_ON~214 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 8.311 ns snake:snake_u0\|SNAKE_ON~215 7 COMB LCCOMB_X12_Y11_N22 2 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 8.311 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 2; COMB Node = 'snake:snake_u0\|SNAKE_ON~215'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.178 ns) 9.651 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25 8 COMB LCCOMB_X9_Y13_N22 1 " "Info: 8: + IC(1.162 ns) + CELL(0.178 ns) = 9.651 ns; Loc. = LCCOMB_X9_Y13_N22; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 10.121 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26 9 COMB LCCOMB_X9_Y13_N0 1 " "Info: 9: + IC(0.292 ns) + CELL(0.178 ns) = 10.121 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.178 ns) 11.179 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27 10 COMB LCCOMB_X8_Y11_N2 1 " "Info: 10: + IC(0.880 ns) + CELL(0.178 ns) = 11.179 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.275 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 11 REG LCFF_X8_Y11_N3 4 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 11.275 ns; Loc. = LCFF_X8_Y11_N3; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.719 ns ( 24.12 % ) " "Info: Total cell delay = 2.719 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.556 ns ( 75.88 % ) " "Info: Total interconnect delay = 8.556 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.275 ns" { snake:snake_u0|body_e[105] snake:snake_u0|SNAKE_ON~33 snake:snake_u0|SNAKE_ON~35 snake:snake_u0|SNAKE_ON~39 snake:snake_u0|SNAKE_ON~53 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.275 ns" { snake:snake_u0|body_e[105] {} snake:snake_u0|SNAKE_ON~33 {} snake:snake_u0|SNAKE_ON~35 {} snake:snake_u0|SNAKE_ON~39 {} snake:snake_u0|SNAKE_ON~53 {} snake:snake_u0|SNAKE_ON~214 {} snake:snake_u0|SNAKE_ON~215 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.405ns 1.269ns 2.307ns 0.295ns 1.654ns 0.292ns 1.162ns 0.292ns 0.880ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.278ns 0.521ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.350 ns - Smallest " "Info: - Smallest clock skew is -7.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.865 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 3 REG LCFF_X8_Y11_N3 4 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X8_Y11_N3; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 10.215 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 10.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.879 ns) 3.087 ns items:items_u0\|item_y_register\[3\] 2 REG LCFF_X12_Y15_N1 92 " "Info: 2: + IC(1.182 ns) + CELL(0.879 ns) = 3.087 ns; Loc. = LCFF_X12_Y15_N1; Fanout = 92; REG Node = 'items:items_u0\|item_y_register\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { CLOCK_50 items:items_u0|item_y_register[3] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.177 ns) 4.158 ns snake:snake_u0\|ITEM_ATE~0 3 COMB LCCOMB_X12_Y15_N26 66 " "Info: 3: + IC(0.894 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X12_Y15_N26; Fanout = 66; COMB Node = 'snake:snake_u0\|ITEM_ATE~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.322 ns) 6.002 ns snake:snake_u0\|ITEM_ATE~2 4 COMB LCCOMB_X20_Y11_N14 1 " "Info: 4: + IC(1.522 ns) + CELL(0.322 ns) = 6.002 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.491 ns) 6.793 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X20_Y11_N18 7 " "Info: 5: + IC(0.300 ns) + CELL(0.491 ns) = 6.793 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 8.620 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G1 126 " "Info: 6: + IC(1.827 ns) + CELL(0.000 ns) = 8.620 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 10.215 ns snake:snake_u0\|body_e\[105\] 7 REG LCFF_X24_Y16_N25 4 " "Info: 7: + IC(0.993 ns) + CELL(0.602 ns) = 10.215 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[105\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.497 ns ( 34.23 % ) " "Info: Total cell delay = 3.497 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.718 ns ( 65.77 % ) " "Info: Total interconnect delay = 6.718 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.215 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.215 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[105] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.215 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.215 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[105] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.275 ns" { snake:snake_u0|body_e[105] snake:snake_u0|SNAKE_ON~33 snake:snake_u0|SNAKE_ON~35 snake:snake_u0|SNAKE_ON~39 snake:snake_u0|SNAKE_ON~53 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.275 ns" { snake:snake_u0|body_e[105] {} snake:snake_u0|SNAKE_ON~33 {} snake:snake_u0|SNAKE_ON~35 {} snake:snake_u0|SNAKE_ON~39 {} snake:snake_u0|SNAKE_ON~53 {} snake:snake_u0|SNAKE_ON~214 {} snake:snake_u0|SNAKE_ON~215 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.405ns 1.269ns 2.307ns 0.295ns 1.654ns 0.292ns 1.162ns 0.292ns 0.880ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.278ns 0.521ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.215 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.215 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[105] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 99 " "Warning: Circuit may not operate. Detected 99 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "snake:snake_u0\|body_e\[63\] snake:snake_u0\|body_e\[64\] CLOCK_50 1.933 ns " "Info: Found hold time violation between source  pin or register \"snake:snake_u0\|body_e\[63\]\" and destination pin or register \"snake:snake_u0\|body_e\[64\]\" for clock \"CLOCK_50\" (Hold time is 1.933 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.575 ns + Largest " "Info: + Largest clock skew is 2.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 10.193 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 10.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.879 ns) 3.087 ns items:items_u0\|item_y_register\[3\] 2 REG LCFF_X12_Y15_N1 92 " "Info: 2: + IC(1.182 ns) + CELL(0.879 ns) = 3.087 ns; Loc. = LCFF_X12_Y15_N1; Fanout = 92; REG Node = 'items:items_u0\|item_y_register\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { CLOCK_50 items:items_u0|item_y_register[3] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.177 ns) 4.158 ns snake:snake_u0\|ITEM_ATE~0 3 COMB LCCOMB_X12_Y15_N26 66 " "Info: 3: + IC(0.894 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X12_Y15_N26; Fanout = 66; COMB Node = 'snake:snake_u0\|ITEM_ATE~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.322 ns) 6.002 ns snake:snake_u0\|ITEM_ATE~2 4 COMB LCCOMB_X20_Y11_N14 1 " "Info: 4: + IC(1.522 ns) + CELL(0.322 ns) = 6.002 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.491 ns) 6.793 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X20_Y11_N18 7 " "Info: 5: + IC(0.300 ns) + CELL(0.491 ns) = 6.793 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 8.620 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G1 126 " "Info: 6: + IC(1.827 ns) + CELL(0.000 ns) = 8.620 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 10.193 ns snake:snake_u0\|body_e\[64\] 7 REG LCFF_X19_Y7_N21 4 " "Info: 7: + IC(0.971 ns) + CELL(0.602 ns) = 10.193 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[64\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.497 ns ( 34.31 % ) " "Info: Total cell delay = 3.497 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.696 ns ( 65.69 % ) " "Info: Total interconnect delay = 6.696 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.193 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.193 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.618 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 7.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.879 ns) 3.202 ns items:items_u0\|item_x_register\[6\] 2 REG LCFF_X20_Y11_N7 136 " "Info: 2: + IC(1.297 ns) + CELL(0.879 ns) = 3.202 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 136; REG Node = 'items:items_u0\|item_x_register\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { CLOCK_50 items:items_u0|item_x_register[6] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.178 ns) 3.745 ns snake:snake_u0\|ITEM_ATE~3 3 COMB LCCOMB_X20_Y11_N12 1 " "Info: 3: + IC(0.365 ns) + CELL(0.178 ns) = 3.745 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.218 ns snake:snake_u0\|ITEM_ATE 4 COMB LCCOMB_X20_Y11_N18 7 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.218 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 6.045 ns snake:snake_u0\|ITEM_ATE~clkctrl 5 COMB CLKCTRL_G1 126 " "Info: 5: + IC(1.827 ns) + CELL(0.000 ns) = 6.045 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 7.618 ns snake:snake_u0\|body_e\[63\] 6 REG LCFF_X19_Y7_N1 4 " "Info: 6: + IC(0.971 ns) + CELL(0.602 ns) = 7.618 ns; Loc. = LCFF_X19_Y7_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[63\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 37.58 % ) " "Info: Total cell delay = 2.863 ns ( 37.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 62.42 % ) " "Info: Total interconnect delay = 4.755 ns ( 62.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { CLOCK_50 items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.618 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_x_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[63] {} } { 0.000ns 0.000ns 1.297ns 0.365ns 0.295ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.193 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.193 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { CLOCK_50 items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.618 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_x_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[63] {} } { 0.000ns 0.000ns 1.297ns 0.365ns 0.295ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.651 ns - Shortest register register " "Info: - Shortest register to register delay is 0.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[63\] 1 REG LCFF_X19_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[63\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[63] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.178 ns) 0.555 ns snake:snake_u0\|body_e\[64\]~feeder 2 COMB LCCOMB_X19_Y7_N20 1 " "Info: 2: + IC(0.377 ns) + CELL(0.178 ns) = 0.555 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'snake:snake_u0\|body_e\[64\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { snake:snake_u0|body_e[63] snake:snake_u0|body_e[64]~feeder } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.651 ns snake:snake_u0\|body_e\[64\] 3 REG LCFF_X19_Y7_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.651 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[64\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { snake:snake_u0|body_e[64]~feeder snake:snake_u0|body_e[64] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 42.09 % ) " "Info: Total cell delay = 0.274 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.377 ns ( 57.91 % ) " "Info: Total interconnect delay = 0.377 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { snake:snake_u0|body_e[63] snake:snake_u0|body_e[64]~feeder snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.651 ns" { snake:snake_u0|body_e[63] {} snake:snake_u0|body_e[64]~feeder {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.377ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.193 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.193 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { CLOCK_50 items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.618 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_x_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[63] {} } { 0.000ns 0.000ns 1.297ns 0.365ns 0.295ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { snake:snake_u0|body_e[63] snake:snake_u0|body_e[64]~feeder snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.651 ns" { snake:snake_u0|body_e[63] {} snake:snake_u0|body_e[64]~feeder {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.377ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\] KEY\[2\] CLOCK_50 4.204 ns register " "Info: tsu for register \"button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is 4.204 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.113 ns + Longest pin register " "Info: + Longest pin to register delay is 7.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.826 ns) + CELL(0.413 ns) 7.113 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\] 2 REG LCFF_X47_Y1_N5 4 " "Info: 2: + IC(5.826 ns) + CELL(0.413 ns) = 7.113 ns; Loc. = LCFF_X47_Y1_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.239 ns" { KEY[2] button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 18.09 % ) " "Info: Total cell delay = 1.287 ns ( 18.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns ( 81.91 % ) " "Info: Total interconnect delay = 5.826 ns ( 81.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { KEY[2] button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.113 ns" { KEY[2] {} KEY[2]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.826ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.871 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.602 ns) 2.871 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\] 3 REG LCFF_X47_Y1_N5 4 " "Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X47_Y1_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.70 % ) " "Info: Total cell delay = 1.628 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.243 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { KEY[2] button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.113 ns" { KEY[2] {} KEY[2]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.826ns } { 0.000ns 0.874ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[2\] finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\] 10.745 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[2\]\" through register \"finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\]\" is 10.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\] 3 REG LCFF_X9_Y12_N19 1 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X9_Y12_N19; Fanout = 1; REG Node = 'finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.601 ns + Longest register pin " "Info: + Longest register to pin delay is 7.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\] 1 REG LCFF_X9_Y12_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N19; Fanout = 1; REG Node = 'finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.751 ns) + CELL(2.850 ns) 7.601 ns LEDG\[2\] 2 PIN PIN_V22 0 " "Info: 2: + IC(4.751 ns) + CELL(2.850 ns) = 7.601 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'LEDG\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] LEDG[2] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 37.50 % ) " "Info: Total cell delay = 2.850 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 62.50 % ) " "Info: Total interconnect delay = 4.751 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} LEDG[2] {} } { 0.000ns 4.751ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} LEDG[2] {} } { 0.000ns 4.751ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\] KEY\[3\] CLOCK_50 -3.253 ns register " "Info: th for register \"button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -3.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.859 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\] 3 REG LCFF_X47_Y9_N5 4 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X47_Y9_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.398 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.111 ns) + CELL(0.413 ns) 6.398 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\] 2 REG LCFF_X47_Y9_N5 4 " "Info: 2: + IC(5.111 ns) + CELL(0.413 ns) = 6.398 ns; Loc. = LCFF_X47_Y9_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { KEY[3] button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 20.12 % ) " "Info: Total cell delay = 1.287 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 79.88 % ) " "Info: Total interconnect delay = 5.111 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { KEY[3] button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { KEY[3] {} KEY[3]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.111ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { KEY[3] button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { KEY[3] {} KEY[3]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.111ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 31 16:39:33 2026 " "Info: Processing ended: Sat Jan 31 16:39:33 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
