

================================================================
== Vitis HLS Report for 'conv_fprop2'
================================================================
* Date:           Fri Mar 14 16:55:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_conv_fprop2_Pipeline_1_fu_234                                |conv_fprop2_Pipeline_1                                |        2|        ?|  6.600 ns|         ?|    1|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241  |conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258                 |conv_fprop2_Pipeline_VITIS_LOOP_144_3                 |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_127_1      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_130_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_52_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_54_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      514|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    79|     6655|     6833|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      315|    -|
|Register             |        -|     -|     1050|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    80|     7705|     7662|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     8|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv_fprop2_Pipeline_1_fu_234                                |conv_fprop2_Pipeline_1                                |        0|   0|    13|    86|    0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258                 |conv_fprop2_Pipeline_VITIS_LOOP_144_3                 |        0|  58|  4653|  5251|    0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241  |conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        0|  10|   978|   697|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U35                           |dadddsub_64ns_64ns_64_8_full_dsp_1                    |        0|   3|   685|   635|    0|
    |mul_10s_10s_10_1_1_U39                                           |mul_10s_10s_10_1_1                                    |        0|   0|     0|    62|    0|
    |mul_11ns_6ns_16_1_1_U38                                          |mul_11ns_6ns_16_1_1                                   |        0|   1|     0|     6|    0|
    |mul_31ns_31ns_62_2_1_U36                                         |mul_31ns_31ns_62_2_1                                  |        0|   4|   161|    47|    0|
    |mul_32s_32s_32_2_1_U37                                           |mul_32s_32s_32_2_1                                    |        0|   3|   165|    49|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                      |        0|  79|  6655|  6833|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_11s_11s_11ns_11_4_1_U40  |mac_muladd_11s_11s_11ns_11_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln127_fu_313_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln130_fu_400_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln52_fu_447_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln54_fu_475_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln64_fu_490_p2               |         +|   0|  0|  17|          10|          10|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_885                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_888                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_call_state4   |       and|   0|  0|   2|           1|           1|
    |empty_20_fu_351_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_21_fu_365_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_292_p2                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln127_fu_308_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln130_fu_395_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_fu_442_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln54_fu_470_p2              |      icmp|   0|  0|  39|          32|          32|
    |c3_conv_layer2_map_common_we0    |        or|   0|  0|   2|           1|           1|
    |smax1_fu_371_p3                  |    select|   0|  0|  31|           1|          31|
    |smax_fu_357_p3                   |    select|   0|  0|  31|           1|          31|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 514|         365|         212|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  139|         28|    1|         28|
    |c3_conv_layer2_map_common_address0        |   14|          3|   10|         30|
    |c3_conv_layer2_map_common_address0_local  |   14|          3|   10|         30|
    |c3_conv_layer2_map_common_ce0             |   14|          3|    1|          3|
    |c3_conv_layer2_map_common_d0              |    9|          2|   64|        128|
    |c3_conv_layer2_map_common_we0             |    9|          2|    1|          2|
    |grp_fu_269_ce                             |   20|          4|    1|          4|
    |grp_fu_269_opcode                         |   20|          4|    2|          8|
    |grp_fu_269_p0                             |   20|          4|   64|        256|
    |grp_fu_269_p1                             |   20|          4|   64|        256|
    |i_1_reg_212                               |    9|          2|   31|         62|
    |i_fu_112                                  |    9|          2|   31|         62|
    |j_1_reg_223                               |    9|          2|   31|         62|
    |j_reg_201                                 |    9|          2|   31|         62|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  315|         65|  342|        993|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add28_i_reg_738                                                               |  64|   0|   64|          0|
    |add_ln127_reg_582                                                             |  31|   0|   31|          0|
    |add_ln130_reg_645                                                             |  31|   0|   31|          0|
    |add_ln132_reg_665                                                             |  11|   0|   11|          0|
    |add_ln52_reg_692                                                              |  31|   0|   31|          0|
    |add_ln54_reg_710                                                              |  31|   0|   31|          0|
    |ap_CS_fsm                                                                     |  27|   0|   27|          0|
    |c3_conv_layer1_kernel_w_read_reg_602                                          |  32|   0|   32|          0|
    |c3_conv_layer1_map_count_read_reg_560                                         |  32|   0|   32|          0|
    |c3_conv_layer1_map_h_read_reg_542                                             |  32|   0|   32|          0|
    |c3_conv_layer1_map_w_read_reg_536                                             |  32|   0|   32|          0|
    |c3_conv_layer2_b_load_reg_743                                                 |  64|   0|   64|          0|
    |c3_conv_layer2_map_common_addr_reg_720                                        |  10|   0|   10|          0|
    |c3_conv_layer2_map_common_load_reg_725                                        |  64|   0|   64|          0|
    |empty_19_reg_574                                                              |  11|   0|   11|          0|
    |empty_22_reg_702                                                              |  10|   0|   10|          0|
    |empty_23_reg_748                                                              |  64|   0|   64|          0|
    |empty_reg_565                                                                 |   1|   0|    1|          0|
    |grp_conv_fprop2_Pipeline_1_fu_234_ap_start_reg                                |   1|   0|    1|          0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258_ap_start_reg                 |   1|   0|    1|          0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_212                                                                   |  31|   0|   31|          0|
    |i_fu_112                                                                      |  31|   0|   31|          0|
    |j_1_reg_223                                                                   |  31|   0|   31|          0|
    |j_reg_201                                                                     |  31|   0|   31|          0|
    |mul_ln139_reg_637                                                             |  62|   0|   62|          0|
    |mul_ln61_reg_680                                                              |  16|   0|   16|          0|
    |pconnection_load_reg_685                                                      |   1|   0|    1|          0|
    |s2_pooling_layer1_map_count_read_reg_569                                      |  32|   0|   32|          0|
    |size_reg_553                                                                  |  32|   0|   32|          0|
    |smax1_reg_617                                                                 |  31|   0|   31|          0|
    |smax_reg_612                                                                  |  31|   0|   31|          0|
    |tmp_1_reg_675                                                                 |   7|   0|   17|         10|
    |tmp_reg_592                                                                   |   7|   0|   17|         10|
    |trunc_ln127_2_reg_597                                                         |  11|   0|   11|          0|
    |trunc_ln127_reg_548                                                           |  10|   0|   10|          0|
    |trunc_ln130_reg_650                                                           |   7|   0|    7|          0|
    |trunc_ln52_1_reg_632                                                          |  17|   0|   17|          0|
    |trunc_ln52_2_reg_697                                                          |  17|   0|   17|          0|
    |trunc_ln52_reg_607                                                            |  16|   0|   16|          0|
    |trunc_ln54_reg_715                                                            |  17|   0|   17|          0|
    |zext_ln127_reg_587                                                            |  31|   0|   64|         33|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |1050|   0| 1103|         53|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_ce                                  |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_core                                |   in|    8|     ap_none|                         ap_core|        scalar|
|ap_part                                |   in|    8|     ap_none|                         ap_part|        scalar|
|ap_parent                              |   in|    8|     ap_none|                       ap_parent|        scalar|
|s2_pooling_layer1_map_w                |   in|   32|     ap_none|         s2_pooling_layer1_map_w|       pointer|
|s2_pooling_layer1_map_h                |   in|   32|     ap_none|         s2_pooling_layer1_map_h|       pointer|
|s2_pooling_layer1_map_count            |   in|   32|     ap_none|     s2_pooling_layer1_map_count|       pointer|
|s2_pooling_layer1_kernel_w             |   in|   32|     ap_none|      s2_pooling_layer1_kernel_w|       pointer|
|s2_pooling_layer1_kernel_h             |   in|   32|     ap_none|      s2_pooling_layer1_kernel_h|       pointer|
|s2_pooling_layer1_kernel_count         |   in|   32|     ap_none|  s2_pooling_layer1_kernel_count|       pointer|
|s2_pooling_layer2_data_address0        |  out|   17|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_data_ce0             |  out|    1|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_data_q0              |   in|   64|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_error_address0       |  out|   17|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_ce0            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_we0            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_d0             |  out|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_q0             |   in|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_address1       |  out|   17|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_ce1            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_we1            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_d1             |  out|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_q1             |   in|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_b_address0           |  out|    7|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_ce0                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_we0                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_d0                 |  out|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_q0                 |   in|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_address1           |  out|    7|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_ce1                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_we1                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_d1                 |  out|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_q1                 |   in|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_db_address0          |  out|    7|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_ce0               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_we0               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_d0                |  out|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_q0                |   in|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_address1          |  out|    7|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_ce1               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_we1               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_d1                |  out|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_q1                |   in|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_W_address0           |  out|   16|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_ce0                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_we0                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_d0                 |  out|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_q0                 |   in|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_address1           |  out|   16|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_ce1                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_we1                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_d1                 |  out|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_q1                 |   in|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_dW_address0          |  out|   16|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_ce0               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_we0               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_d0                |  out|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_q0                |   in|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_address1          |  out|   16|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_ce1               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_we1               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_d1                |  out|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_q1                |   in|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_map_common_address0  |  out|   10|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_ce0       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_we0       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_d0        |  out|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_q0        |   in|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_address1  |  out|   10|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_ce1       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_we1       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_d1        |  out|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_q1        |   in|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|c3_conv_layer1_map_w                   |   in|   32|     ap_none|            c3_conv_layer1_map_w|       pointer|
|c3_conv_layer1_map_h                   |   in|   32|     ap_none|            c3_conv_layer1_map_h|       pointer|
|c3_conv_layer1_map_count               |   in|   32|     ap_none|        c3_conv_layer1_map_count|       pointer|
|c3_conv_layer1_kernel_w                |   in|   32|     ap_none|         c3_conv_layer1_kernel_w|       pointer|
|c3_conv_layer1_kernel_h                |   in|   32|     ap_none|         c3_conv_layer1_kernel_h|       pointer|
|c3_conv_layer1_kernel_count            |   in|   32|     ap_none|     c3_conv_layer1_kernel_count|       pointer|
|c3_conv_layer2_data_address0           |  out|   17|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_ce0                |  out|    1|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_we0                |  out|    1|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_d0                 |  out|   64|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_error_address0          |  out|   17|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_ce0               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_we0               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_d0                |  out|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_q0                |   in|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_address1          |  out|   17|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_ce1               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_we1               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_d1                |  out|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_q1                |   in|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_b_address0              |  out|    7|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_ce0                   |  out|    1|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_q0                    |   in|   64|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_db_address0             |  out|    7|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_ce0                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_we0                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_d0                   |  out|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_q0                   |   in|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_address1             |  out|    7|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_ce1                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_we1                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_d1                   |  out|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_q1                   |   in|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_W_address0              |  out|   16|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_ce0                   |  out|    1|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_q0                    |   in|   64|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_dW_address0             |  out|   16|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_ce0                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_we0                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_d0                   |  out|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_q0                   |   in|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_address1             |  out|   16|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_ce1                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_we1                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_d1                   |  out|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_q1                   |   in|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_map_common_address0     |  out|   10|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_ce0          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_we0          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_d0           |  out|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_q0           |   in|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|pconnection_address0                   |  out|    7|   ap_memory|                     pconnection|         array|
|pconnection_ce0                        |  out|    1|   ap_memory|                     pconnection|         array|
|pconnection_q0                         |   in|    1|   ap_memory|                     pconnection|         array|
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 25 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 8 
14 --> 15 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 14 
25 --> 26 
26 --> 27 
27 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:127]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 29 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c3_conv_layer1_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer1_map_w" [../source/hls.cpp:126]   --->   Operation 30 'read' 'c3_conv_layer1_map_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c3_conv_layer1_map_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer1_map_h" [../source/hls.cpp:126]   --->   Operation 31 'read' 'c3_conv_layer1_map_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.29ns)   --->   "%size = mul i32 %c3_conv_layer1_map_h_read, i32 %c3_conv_layer1_map_w_read" [../source/hls.cpp:126]   --->   Operation 32 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %c3_conv_layer1_map_w_read" [../source/hls.cpp:127]   --->   Operation 33 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln127 = store i31 0, i31 %i" [../source/hls.cpp:127]   --->   Operation 34 'store' 'store_ln127' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 35 [1/2] (2.29ns)   --->   "%size = mul i32 %c3_conv_layer1_map_h_read, i32 %c3_conv_layer1_map_w_read" [../source/hls.cpp:126]   --->   Operation 35 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln117 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:117]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_layer1_map_w"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_layer1_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_layer1_map_h"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_layer1_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_layer1_map_count"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_layer1_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_layer1_kernel_w"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_layer1_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_layer1_kernel_h"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_layer1_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_layer1_kernel_count"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_layer1_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_layer2_data"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_layer2_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_layer2_error"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_layer2_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_layer2_b"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_layer2_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_layer2_db"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_layer2_W"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_layer2_dW, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_layer2_dW"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_layer2_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_layer2_map_common"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_map_w"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_map_h"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_map_count"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_kernel_w"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_kernel_h"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer1_kernel_count"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer1_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_data"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_error"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_b"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_db"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_W"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_dW, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_dW"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer2_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer2_map_common"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pconnection, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pconnection"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%c3_conv_layer1_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer1_map_count"   --->   Operation 97 'read' 'c3_conv_layer1_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.88ns)   --->   "%empty = icmp_eq  i32 %size, i32 0" [../source/hls.cpp:126]   --->   Operation 98 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%s2_pooling_layer1_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s2_pooling_layer1_map_count"   --->   Operation 99 'read' 's2_pooling_layer1_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %c3_conv_layer1_map_count_read"   --->   Operation 100 'trunc' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body" [../source/hls.cpp:127]   --->   Operation 101 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [../source/hls.cpp:127]   --->   Operation 102 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i31 %i_2" [../source/hls.cpp:127]   --->   Operation 103 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.88ns)   --->   "%icmp_ln127 = icmp_slt  i32 %zext_ln127_1, i32 %c3_conv_layer1_map_count_read" [../source/hls.cpp:127]   --->   Operation 104 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.87ns)   --->   "%add_ln127 = add i31 %i_2, i31 1" [../source/hls.cpp:127]   --->   Operation 105 'add' 'add_ln127' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.end42.loopexit, void %for.body.split" [../source/hls.cpp:127]   --->   Operation 106 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i31 %i_2" [../source/hls.cpp:127]   --->   Operation 107 'trunc' 'trunc_ln127_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i31 %i_2" [../source/hls.cpp:127]   --->   Operation 108 'zext' 'zext_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln127_1, i10 0" [../source/hls.cpp:146]   --->   Operation 109 'bitconcatenate' 'tmp' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln127_2 = trunc i31 %i_2" [../source/hls.cpp:127]   --->   Operation 110 'trunc' 'trunc_ln127_2' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../source/hls.cpp:127]   --->   Operation 111 'specloopname' 'specloopname_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %empty, void %memset.loop.preheader, void %VITIS_LOOP_130_2" [../source/hls.cpp:129]   --->   Operation 112 'br' 'br_ln129' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (1.26ns)   --->   "%call_ln126 = call void @conv_fprop2_Pipeline_1, i64 %c3_conv_layer2_map_common, i32 %size" [../source/hls.cpp:126]   --->   Operation 113 'call' 'call_ln126' <Predicate = (icmp_ln127 & !empty)> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln149 = ret" [../source/hls.cpp:149]   --->   Operation 114 'ret' 'ret_ln149' <Predicate = (!icmp_ln127)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 115 [1/2] (2.38ns)   --->   "%call_ln126 = call void @conv_fprop2_Pipeline_1, i64 %c3_conv_layer2_map_common, i32 %size" [../source/hls.cpp:126]   --->   Operation 115 'call' 'call_ln126' <Predicate = (!empty)> <Delay = 2.38> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_130_2"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%c3_conv_layer1_kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer1_kernel_w" [../source/hls.cpp:140]   --->   Operation 117 'read' 'c3_conv_layer1_kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %c3_conv_layer1_kernel_w_read" [../source/hls.cpp:48->../source/hls.cpp:138]   --->   Operation 118 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%c3_conv_layer1_kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer1_kernel_h" [../source/hls.cpp:140]   --->   Operation 119 'read' 'c3_conv_layer1_kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %c3_conv_layer1_kernel_h_read" [../source/hls.cpp:48->../source/hls.cpp:138]   --->   Operation 120 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %c3_conv_layer1_kernel_w_read" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 121 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.88ns)   --->   "%empty_20 = icmp_sgt  i32 %c3_conv_layer1_kernel_h_read, i32 0" [../source/hls.cpp:140]   --->   Operation 122 'icmp' 'empty_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_20, i31 %trunc_ln48_1, i31 0" [../source/hls.cpp:140]   --->   Operation 123 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.88ns)   --->   "%empty_21 = icmp_sgt  i32 %c3_conv_layer1_kernel_w_read, i32 0" [../source/hls.cpp:140]   --->   Operation 124 'icmp' 'empty_21' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_21, i31 %trunc_ln48, i31 0" [../source/hls.cpp:140]   --->   Operation 125 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i31 %smax" [../source/hls.cpp:139]   --->   Operation 126 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i31 %smax1" [../source/hls.cpp:139]   --->   Operation 127 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (2.29ns)   --->   "%mul_ln139 = mul i62 %zext_ln139, i62 %zext_ln139_1" [../source/hls.cpp:139]   --->   Operation 128 'mul' 'mul_ln139' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%s2_pooling_layer1_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s2_pooling_layer1_map_w" [../source/hls.cpp:139]   --->   Operation 129 'read' 's2_pooling_layer1_map_w_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i32 %s2_pooling_layer1_map_w_read" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 130 'trunc' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (2.29ns)   --->   "%mul_ln139 = mul i62 %zext_ln139, i62 %zext_ln139_1" [../source/hls.cpp:139]   --->   Operation 131 'mul' 'mul_ln139' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln130 = br void %for.body6" [../source/hls.cpp:130]   --->   Operation 132 'br' 'br_ln130' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_130_2, i31 %add_ln130, void %for.inc" [../source/hls.cpp:130]   --->   Operation 133 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i31 %j" [../source/hls.cpp:130]   --->   Operation 134 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.88ns)   --->   "%icmp_ln130 = icmp_slt  i32 %zext_ln130, i32 %s2_pooling_layer1_map_count_read" [../source/hls.cpp:130]   --->   Operation 135 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.87ns)   --->   "%add_ln130 = add i31 %j, i31 1" [../source/hls.cpp:130]   --->   Operation 136 'add' 'add_ln130' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %VITIS_LOOP_144_3.loopexit, void %for.body6.split" [../source/hls.cpp:130]   --->   Operation 137 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i31 %j" [../source/hls.cpp:130]   --->   Operation 138 'trunc' 'trunc_ln130' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i31 %j" [../source/hls.cpp:130]   --->   Operation 139 'trunc' 'trunc_ln130_1' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_8 : Operation 140 [3/3] (0.99ns) (grouped into DSP with root node add_ln132)   --->   "%mul_ln132 = mul i11 %trunc_ln130_1, i11 %empty_19" [../source/hls.cpp:132]   --->   Operation 140 'mul' 'mul_ln132' <Predicate = (icmp_ln130)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%c3_conv_layer2_b_addr = getelementptr i64 %c3_conv_layer2_b, i64 0, i64 %zext_ln127" [../source/hls.cpp:127]   --->   Operation 141 'getelementptr' 'c3_conv_layer2_b_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (1.20ns)   --->   "%c3_conv_layer2_b_load = load i7 %c3_conv_layer2_b_addr" [../source/hls.cpp:127]   --->   Operation 142 'load' 'c3_conv_layer2_b_load' <Predicate = (!icmp_ln130)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_8 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln127 = store i31 %add_ln127, i31 %i" [../source/hls.cpp:127]   --->   Operation 143 'store' 'store_ln127' <Predicate = (!icmp_ln130)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 144 [2/3] (0.99ns) (grouped into DSP with root node add_ln132)   --->   "%mul_ln132 = mul i11 %trunc_ln130_1, i11 %empty_19" [../source/hls.cpp:132]   --->   Operation 144 'mul' 'mul_ln132' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln132)   --->   "%mul_ln132 = mul i11 %trunc_ln130_1, i11 %empty_19" [../source/hls.cpp:132]   --->   Operation 145 'mul' 'mul_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 146 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln132 = add i11 %mul_ln132, i11 %trunc_ln127_2" [../source/hls.cpp:132]   --->   Operation 146 'add' 'add_ln132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.18>
ST_11 : Operation 147 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln132 = add i11 %mul_ln132, i11 %trunc_ln127_2" [../source/hls.cpp:132]   --->   Operation 147 'add' 'add_ln132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i11 %add_ln132" [../source/hls.cpp:133]   --->   Operation 148 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%pconnection_addr = getelementptr i1 %pconnection, i64 0, i64 %zext_ln133" [../source/hls.cpp:133]   --->   Operation 149 'getelementptr' 'pconnection_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [2/2] (0.53ns)   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:133]   --->   Operation 150 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 1.86>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln130, i10 0" [../source/hls.cpp:61->../source/hls.cpp:138]   --->   Operation 151 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../source/hls.cpp:130]   --->   Operation 152 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i11 %add_ln132" [../source/hls.cpp:61->../source/hls.cpp:138]   --->   Operation 153 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.86ns)   --->   "%mul_ln61 = mul i16 %zext_ln61, i16 25" [../source/hls.cpp:61->../source/hls.cpp:138]   --->   Operation 154 'mul' 'mul_ln61' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/2] ( I:0.53ns O:0.53ns )   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:133]   --->   Operation 155 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %pconnection_load, void %for.inc, void %VITIS_LOOP_54_2.i.preheader" [../source/hls.cpp:133]   --->   Operation 156 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 157 'br' 'br_ln52' <Predicate = (pconnection_load)> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.70>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln52, void %for.inc32.i.loopexit, i31 0, void %VITIS_LOOP_54_2.i.preheader" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 158 'phi' 'i_1' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 159 'zext' 'zext_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.88ns)   --->   "%icmp_ln52 = icmp_slt  i32 %zext_ln52, i32 %c3_conv_layer1_map_h_read" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 160 'icmp' 'icmp_ln52' <Predicate = (pconnection_load)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.87ns)   --->   "%add_ln52 = add i31 %i_1, i31 1" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 161 'add' 'add_ln52' <Predicate = (pconnection_load)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc.loopexit, void %VITIS_LOOP_54_2.i.split" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 162 'br' 'br_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 163 'trunc' 'trunc_ln52_2' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 164 'trunc' 'trunc_ln52_3' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 165 'specloopname' 'specloopname_ln52' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (1.70ns)   --->   "%empty_22 = mul i10 %trunc_ln52_3, i10 %trunc_ln127" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 166 'mul' 'empty_22' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 167 'br' 'br_ln54' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.38>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 168 'br' 'br_ln0' <Predicate = (pconnection_load & !icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.body6" [../source/hls.cpp:130]   --->   Operation 169 'br' 'br_ln130' <Predicate = (!icmp_ln52) | (!pconnection_load)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.92>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %VITIS_LOOP_54_2.i.split, i31 %add_ln54, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 170 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 171 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.88ns)   --->   "%icmp_ln54 = icmp_slt  i32 %zext_ln54, i32 %c3_conv_layer1_map_w_read" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 172 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.87ns)   --->   "%add_ln54 = add i31 %j_1, i31 1" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 173 'add' 'add_ln54' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc32.i.loopexit, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 174 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 175 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 176 'trunc' 'trunc_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 177 [2/2] (0.00ns)   --->   "%call_ln140 = call void @conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %c3_conv_layer1_kernel_w_read, i62 %mul_ln139, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i16 %trunc_ln52, i17 %trunc_ln54, i17 %tmp_1, i64 %s2_pooling_layer2_data, i16 %mul_ln61, i64 %c3_conv_layer2_W, i64 %sum_loc" [../source/hls.cpp:140]   --->   Operation 177 'call' 'call_ln140' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 178 [1/1] (0.72ns)   --->   "%add_ln64 = add i10 %trunc_ln54_1, i10 %empty_22" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 178 'add' 'add_ln64' <Predicate = (icmp_ln54)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %add_ln64" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 179 'zext' 'zext_ln64' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%c3_conv_layer2_map_common_addr = getelementptr i64 %c3_conv_layer2_map_common, i64 0, i64 %zext_ln64" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 180 'getelementptr' 'c3_conv_layer2_map_common_addr' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 181 [2/2] (1.20ns)   --->   "%c3_conv_layer2_map_common_load = load i10 %c3_conv_layer2_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 181 'load' 'c3_conv_layer2_map_common_load' <Predicate = (icmp_ln54)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:138]   --->   Operation 182 'br' 'br_ln52' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.20>
ST_15 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln140 = call void @conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %c3_conv_layer1_kernel_w_read, i62 %mul_ln139, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i16 %trunc_ln52, i17 %trunc_ln54, i17 %tmp_1, i64 %s2_pooling_layer2_data, i16 %mul_ln61, i64 %c3_conv_layer2_W, i64 %sum_loc" [../source/hls.cpp:140]   --->   Operation 183 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 184 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c3_conv_layer2_map_common_load = load i10 %c3_conv_layer2_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 184 'load' 'c3_conv_layer2_map_common_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 185 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i64 %c3_conv_layer2_map_common_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 186 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [8/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 187 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 188 [7/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 188 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 189 [6/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 189 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 190 [5/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 190 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 191 [4/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 191 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 192 [3/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 192 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 193 [2/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 193 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 194 [1/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 194 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.20>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 195 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i64 %add28_i" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 196 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln64 = store i64 %bitcast_ln64_1, i10 %c3_conv_layer2_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:138]   --->   Operation 197 'store' 'store_ln64' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:138]   --->   Operation 198 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.20>
ST_25 : Operation 199 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c3_conv_layer2_b_load = load i7 %c3_conv_layer2_b_addr" [../source/hls.cpp:127]   --->   Operation 199 'load' 'c3_conv_layer2_b_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 26 <SV = 9> <Delay = 1.26>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%empty_23 = bitcast i64 %c3_conv_layer2_b_load" [../source/hls.cpp:127]   --->   Operation 200 'bitcast' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [2/2] (1.26ns)   --->   "%call_ln126 = call void @conv_fprop2_Pipeline_VITIS_LOOP_144_3, i32 %size, i17 %tmp, i64 %c3_conv_layer2_data, i64 %c3_conv_layer2_map_common, i64 %empty_23" [../source/hls.cpp:126]   --->   Operation 201 'call' 'call_ln126' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 10> <Delay = 0.00>
ST_27 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln126 = call void @conv_fprop2_Pipeline_VITIS_LOOP_144_3, i32 %size, i17 %tmp, i64 %c3_conv_layer2_data, i64 %c3_conv_layer2_map_common, i64 %empty_23" [../source/hls.cpp:126]   --->   Operation 202 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body" [../source/hls.cpp:127]   --->   Operation 203 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_layer1_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_layer1_map_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_layer1_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_layer1_kernel_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_layer1_kernel_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_layer1_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_layer2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s2_pooling_layer2_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s2_pooling_layer2_b]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s2_pooling_layer2_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s2_pooling_layer2_W]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s2_pooling_layer2_dW]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s2_pooling_layer2_map_common]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer1_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_map_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_kernel_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_kernel_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer1_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_dW]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer2_map_common]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pconnection]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                (alloca        ) [ 0111111111111111111111111111]
sum_loc                          (alloca        ) [ 0011111111111111111111111111]
c3_conv_layer1_map_w_read        (read          ) [ 0011111111111111111111111111]
c3_conv_layer1_map_h_read        (read          ) [ 0011111111111111111111111111]
trunc_ln127                      (trunc         ) [ 0011111111111111111111111111]
store_ln127                      (store         ) [ 0000000000000000000000000000]
size                             (mul           ) [ 0001111111111111111111111111]
spectopmodule_ln117              (spectopmodule ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                  (specbitsmap   ) [ 0000000000000000000000000000]
c3_conv_layer1_map_count_read    (read          ) [ 0000111111111111111111111111]
empty                            (icmp          ) [ 0000111111111111111111111111]
s2_pooling_layer1_map_count_read (read          ) [ 0000111111111111111111111111]
empty_19                         (trunc         ) [ 0000111111111111111111111111]
br_ln127                         (br            ) [ 0000000000000000000000000000]
i_2                              (load          ) [ 0000000000000000000000000000]
zext_ln127_1                     (zext          ) [ 0000000000000000000000000000]
icmp_ln127                       (icmp          ) [ 0000111111111111111111111111]
add_ln127                        (add           ) [ 0000011111111111111111111000]
br_ln127                         (br            ) [ 0000000000000000000000000000]
trunc_ln127_1                    (trunc         ) [ 0000000000000000000000000000]
zext_ln127                       (zext          ) [ 0000011111111111111111111000]
tmp                              (bitconcatenate) [ 0000011111111111111111111111]
trunc_ln127_2                    (trunc         ) [ 0000011111111111111111111000]
specloopname_ln127               (specloopname  ) [ 0000000000000000000000000000]
br_ln129                         (br            ) [ 0000000000000000000000000000]
ret_ln149                        (ret           ) [ 0000000000000000000000000000]
call_ln126                       (call          ) [ 0000000000000000000000000000]
br_ln0                           (br            ) [ 0000000000000000000000000000]
c3_conv_layer1_kernel_w_read     (read          ) [ 0000001111111111111111111000]
trunc_ln48                       (trunc         ) [ 0000000000000000000000000000]
c3_conv_layer1_kernel_h_read     (read          ) [ 0000000000000000000000000000]
trunc_ln48_1                     (trunc         ) [ 0000000000000000000000000000]
trunc_ln52                       (trunc         ) [ 0000001111111111111111111000]
empty_20                         (icmp          ) [ 0000000000000000000000000000]
smax                             (select        ) [ 0000001000000000000000000000]
empty_21                         (icmp          ) [ 0000000000000000000000000000]
smax1                            (select        ) [ 0000001000000000000000000000]
zext_ln139                       (zext          ) [ 0000000100000000000000000000]
zext_ln139_1                     (zext          ) [ 0000000100000000000000000000]
s2_pooling_layer1_map_w_read     (read          ) [ 0000000000000000000000000000]
trunc_ln52_1                     (trunc         ) [ 0000000011111111111111111000]
mul_ln139                        (mul           ) [ 0000000011111111111111111000]
br_ln130                         (br            ) [ 0000111111111111111111111111]
j                                (phi           ) [ 0000000010000000000000000000]
zext_ln130                       (zext          ) [ 0000000000000000000000000000]
icmp_ln130                       (icmp          ) [ 0000111111111111111111111111]
add_ln130                        (add           ) [ 0000111111111111111111111111]
br_ln130                         (br            ) [ 0000000000000000000000000000]
trunc_ln130                      (trunc         ) [ 0000000001111000000000000000]
trunc_ln130_1                    (trunc         ) [ 0000000001100000000000000000]
c3_conv_layer2_b_addr            (getelementptr ) [ 0000000000000000000000000100]
store_ln127                      (store         ) [ 0000000000000000000000000000]
mul_ln132                        (mul           ) [ 0000000000010000000000000000]
add_ln132                        (add           ) [ 0000000000001000000000000000]
zext_ln133                       (zext          ) [ 0000000000000000000000000000]
pconnection_addr                 (getelementptr ) [ 0000000000001000000000000000]
tmp_1                            (bitconcatenate) [ 0000000000000111111111111000]
specloopname_ln130               (specloopname  ) [ 0000000000000000000000000000]
zext_ln61                        (zext          ) [ 0000000000000000000000000000]
mul_ln61                         (mul           ) [ 0000000000000111111111111000]
pconnection_load                 (load          ) [ 0000111111111111111111111111]
br_ln133                         (br            ) [ 0000000000000000000000000000]
br_ln52                          (br            ) [ 0000111111111111111111111111]
i_1                              (phi           ) [ 0000000000000100000000000000]
zext_ln52                        (zext          ) [ 0000000000000000000000000000]
icmp_ln52                        (icmp          ) [ 0000111111111111111111111111]
add_ln52                         (add           ) [ 0000111111111111111111111111]
br_ln52                          (br            ) [ 0000000000000000000000000000]
trunc_ln52_2                     (trunc         ) [ 0000000000000011111111111000]
trunc_ln52_3                     (trunc         ) [ 0000000000000000000000000000]
specloopname_ln52                (specloopname  ) [ 0000000000000000000000000000]
empty_22                         (mul           ) [ 0000000000000011111111111000]
br_ln54                          (br            ) [ 0000111111111111111111111111]
br_ln0                           (br            ) [ 0000000000000000000000000000]
br_ln130                         (br            ) [ 0000111111111111111111111111]
j_1                              (phi           ) [ 0000000000000010000000000000]
zext_ln54                        (zext          ) [ 0000000000000000000000000000]
icmp_ln54                        (icmp          ) [ 0000111111111111111111111111]
add_ln54                         (add           ) [ 0000111111111111111111111111]
br_ln54                          (br            ) [ 0000000000000000000000000000]
trunc_ln54                       (trunc         ) [ 0000000000000001000000000000]
trunc_ln54_1                     (trunc         ) [ 0000000000000000000000000000]
add_ln64                         (add           ) [ 0000000000000000000000000000]
zext_ln64                        (zext          ) [ 0000000000000000000000000000]
c3_conv_layer2_map_common_addr   (getelementptr ) [ 0000000000000001111111111000]
br_ln52                          (br            ) [ 0000111111111111111111111111]
call_ln140                       (call          ) [ 0000000000000000000000000000]
c3_conv_layer2_map_common_load   (load          ) [ 0000000000000000100000000000]
sum_loc_load                     (load          ) [ 0000000000000000011111110000]
bitcast_ln64                     (bitcast       ) [ 0000000000000000011111110000]
add28_i                          (dadd          ) [ 0000000000000000000000001000]
specloopname_ln54                (specloopname  ) [ 0000000000000000000000000000]
bitcast_ln64_1                   (bitcast       ) [ 0000000000000000000000000000]
store_ln64                       (store         ) [ 0000000000000000000000000000]
br_ln54                          (br            ) [ 0000111111111111111111111111]
c3_conv_layer2_b_load            (load          ) [ 0000000000000000000000000010]
empty_23                         (bitcast       ) [ 0000000000000000000000000001]
call_ln126                       (call          ) [ 0000000000000000000000000000]
br_ln127                         (br            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s2_pooling_layer1_map_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer1_map_w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s2_pooling_layer1_map_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer1_map_h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s2_pooling_layer1_map_count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer1_map_count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s2_pooling_layer1_kernel_w">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer1_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s2_pooling_layer1_kernel_h">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer1_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s2_pooling_layer1_kernel_count">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer1_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s2_pooling_layer2_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer2_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s2_pooling_layer2_error">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer2_error"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s2_pooling_layer2_b">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer2_b"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s2_pooling_layer2_db">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer2_db"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s2_pooling_layer2_W">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer2_W"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s2_pooling_layer2_dW">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer2_dW"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="s2_pooling_layer2_map_common">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_layer2_map_common"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="c3_conv_layer1_map_w">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_map_w"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="c3_conv_layer1_map_h">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_map_h"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="c3_conv_layer1_map_count">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_map_count"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="c3_conv_layer1_kernel_w">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="c3_conv_layer1_kernel_h">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="c3_conv_layer1_kernel_count">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer1_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="c3_conv_layer2_data">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="c3_conv_layer2_error">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_error"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="c3_conv_layer2_b">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="c3_conv_layer2_db">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_db"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="c3_conv_layer2_W">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_W"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="c3_conv_layer2_dW">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_dW"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="c3_conv_layer2_map_common">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer2_map_common"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pconnection">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pconnection"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop2_Pipeline_VITIS_LOOP_144_3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sum_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c3_conv_layer1_map_w_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_conv_layer1_map_w_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c3_conv_layer1_map_h_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_conv_layer1_map_h_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="c3_conv_layer1_map_count_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_conv_layer1_map_count_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="s2_pooling_layer1_map_count_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s2_pooling_layer1_map_count_read/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="c3_conv_layer1_kernel_w_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_conv_layer1_kernel_w_read/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="c3_conv_layer1_kernel_h_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_conv_layer1_kernel_h_read/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="s2_pooling_layer1_map_w_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s2_pooling_layer1_map_w_read/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="c3_conv_layer2_b_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="31" slack="4"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_conv_layer2_b_addr/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_conv_layer2_b_load/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="pconnection_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="11" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pconnection_addr/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pconnection_load/11 "/>
</bind>
</comp>

<comp id="188" class="1004" name="c3_conv_layer2_map_common_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_conv_layer2_map_common_addr/14 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c3_conv_layer2_map_common_load/14 store_ln64/24 "/>
</bind>
</comp>

<comp id="201" class="1005" name="j_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="1"/>
<pin id="203" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="31" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="1"/>
<pin id="214" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/13 "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="1"/>
<pin id="225" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_1_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="31" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_conv_fprop2_Pipeline_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="2"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln126/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="9"/>
<pin id="244" dir="0" index="2" bw="62" slack="7"/>
<pin id="245" dir="0" index="3" bw="17" slack="1"/>
<pin id="246" dir="0" index="4" bw="17" slack="7"/>
<pin id="247" dir="0" index="5" bw="16" slack="9"/>
<pin id="248" dir="0" index="6" bw="17" slack="0"/>
<pin id="249" dir="0" index="7" bw="17" slack="2"/>
<pin id="250" dir="0" index="8" bw="64" slack="0"/>
<pin id="251" dir="0" index="9" bw="16" slack="2"/>
<pin id="252" dir="0" index="10" bw="64" slack="0"/>
<pin id="253" dir="0" index="11" bw="64" slack="13"/>
<pin id="254" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/14 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="8"/>
<pin id="261" dir="0" index="2" bw="17" slack="6"/>
<pin id="262" dir="0" index="3" bw="64" slack="0"/>
<pin id="263" dir="0" index="4" bw="64" slack="0"/>
<pin id="264" dir="0" index="5" bw="64" slack="0"/>
<pin id="265" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln126/26 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add28_i/16 sum_1/18 sub1_i/41 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="0" index="1" bw="31" slack="0"/>
<pin id="276" dir="1" index="2" bw="62" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln139/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="size/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln127_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln127_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="31" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_19_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_2_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="3"/>
<pin id="303" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln127_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln127_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln127_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln127_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln127_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="17" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln127_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127_2/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln48_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln48_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln52_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="empty_20_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_20/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="smax_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="31" slack="0"/>
<pin id="360" dir="0" index="2" bw="31" slack="0"/>
<pin id="361" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_21_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_21/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="smax1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="31" slack="0"/>
<pin id="374" dir="0" index="2" bw="31" slack="0"/>
<pin id="375" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln139_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="1"/>
<pin id="381" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln139_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="1"/>
<pin id="385" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln52_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_1/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln130_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln130_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="5"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln130_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln130_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln130_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="31" slack="0"/>
<pin id="412" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_1/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln127_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="4"/>
<pin id="416" dir="0" index="1" bw="31" slack="7"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln133_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="17" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="4"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln61_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="1"/>
<pin id="431" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mul_ln61_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="0"/>
<pin id="435" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln52_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln52_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="12"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln52_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="31" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/13 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln52_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="0"/>
<pin id="455" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_2/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln52_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="31" slack="0"/>
<pin id="459" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_3/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_22_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="12"/>
<pin id="464" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_22/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln54_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="31" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/14 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln54_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="13"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/14 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln54_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln54_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/14 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln54_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="0"/>
<pin id="488" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln64_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="1"/>
<pin id="493" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln64_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/14 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sum_loc_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="15"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/16 "/>
</bind>
</comp>

<comp id="504" class="1004" name="bitcast_ln64_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/16 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bitcast_ln64_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64_1/24 "/>
</bind>
</comp>

<comp id="512" class="1004" name="empty_23_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_23/26 "/>
</bind>
</comp>

<comp id="516" class="1007" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="5"/>
<pin id="519" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln132/8 add_ln132/10 "/>
</bind>
</comp>

<comp id="523" class="1005" name="i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="0"/>
<pin id="525" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="530" class="1005" name="sum_loc_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="13"/>
<pin id="532" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="536" class="1005" name="c3_conv_layer1_map_w_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer1_map_w_read "/>
</bind>
</comp>

<comp id="542" class="1005" name="c3_conv_layer1_map_h_read_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer1_map_h_read "/>
</bind>
</comp>

<comp id="548" class="1005" name="trunc_ln127_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="12"/>
<pin id="550" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln127 "/>
</bind>
</comp>

<comp id="553" class="1005" name="size_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="560" class="1005" name="c3_conv_layer1_map_count_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer1_map_count_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="empty_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="569" class="1005" name="s2_pooling_layer1_map_count_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="5"/>
<pin id="571" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s2_pooling_layer1_map_count_read "/>
</bind>
</comp>

<comp id="574" class="1005" name="empty_19_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="5"/>
<pin id="576" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="582" class="1005" name="add_ln127_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="4"/>
<pin id="584" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln127_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="4"/>
<pin id="589" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln127 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="17" slack="6"/>
<pin id="594" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="597" class="1005" name="trunc_ln127_2_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="11" slack="6"/>
<pin id="599" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln127_2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="c3_conv_layer1_kernel_w_read_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="9"/>
<pin id="604" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="c3_conv_layer1_kernel_w_read "/>
</bind>
</comp>

<comp id="607" class="1005" name="trunc_ln52_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="9"/>
<pin id="609" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="612" class="1005" name="smax_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="1"/>
<pin id="614" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="617" class="1005" name="smax1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="31" slack="1"/>
<pin id="619" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="zext_ln139_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="62" slack="1"/>
<pin id="624" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln139 "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln139_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="62" slack="1"/>
<pin id="629" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln139_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="trunc_ln52_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="17" slack="7"/>
<pin id="634" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln52_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="mul_ln139_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="62" slack="7"/>
<pin id="639" dir="1" index="1" bw="62" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln139 "/>
</bind>
</comp>

<comp id="645" class="1005" name="add_ln130_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="31" slack="0"/>
<pin id="647" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="650" class="1005" name="trunc_ln130_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="4"/>
<pin id="652" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln130 "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln130_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="11" slack="1"/>
<pin id="657" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln130_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="c3_conv_layer2_b_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="1"/>
<pin id="662" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_b_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="add_ln132_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln132 "/>
</bind>
</comp>

<comp id="670" class="1005" name="pconnection_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="1"/>
<pin id="672" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pconnection_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="17" slack="2"/>
<pin id="677" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="mul_ln61_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="2"/>
<pin id="682" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln61 "/>
</bind>
</comp>

<comp id="685" class="1005" name="pconnection_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pconnection_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln52_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="31" slack="0"/>
<pin id="694" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="697" class="1005" name="trunc_ln52_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="17" slack="1"/>
<pin id="699" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln52_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="empty_22_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="1"/>
<pin id="704" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln54_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="31" slack="0"/>
<pin id="712" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln54_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="17" slack="1"/>
<pin id="717" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="720" class="1005" name="c3_conv_layer2_map_common_addr_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="1"/>
<pin id="722" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_map_common_addr "/>
</bind>
</comp>

<comp id="725" class="1005" name="c3_conv_layer2_map_common_load_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_map_common_load "/>
</bind>
</comp>

<comp id="733" class="1005" name="bitcast_ln64_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="1"/>
<pin id="735" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="738" class="1005" name="add28_i_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="1"/>
<pin id="740" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add28_i "/>
</bind>
</comp>

<comp id="743" class="1005" name="c3_conv_layer2_b_load_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="1"/>
<pin id="745" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer2_b_load "/>
</bind>
</comp>

<comp id="748" class="1005" name="empty_23_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="98" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="98" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="96" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="255"><net_src comp="106" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="241" pin=8"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="241" pin=10"/></net>

<net id="266"><net_src comp="110" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="281"><net_src comp="126" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="120" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="120" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="132" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="301" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="301" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="301" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="319" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="90" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="301" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="144" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="150" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="144" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="150" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="78" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="343" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="144" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="78" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="339" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="390"><net_src comp="156" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="205" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="205" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="205" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="205" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="90" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="102" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="216" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="216" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="216" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="216" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="227" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="227" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="227" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="489"><net_src comp="227" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="258" pin=5"/></net>

<net id="521"><net_src comp="410" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="516" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="526"><net_src comp="112" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="533"><net_src comp="116" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="241" pin=11"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="539"><net_src comp="120" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="545"><net_src comp="126" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="551"><net_src comp="283" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="556"><net_src comp="277" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="563"><net_src comp="132" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="568"><net_src comp="292" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="138" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="577"><net_src comp="297" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="585"><net_src comp="313" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="590"><net_src comp="323" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="595"><net_src comp="327" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="600"><net_src comp="335" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="605"><net_src comp="144" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="610"><net_src comp="347" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="615"><net_src comp="357" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="620"><net_src comp="371" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="625"><net_src comp="379" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="630"><net_src comp="383" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="635"><net_src comp="387" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="640"><net_src comp="273" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="648"><net_src comp="400" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="653"><net_src comp="406" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="658"><net_src comp="410" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="663"><net_src comp="162" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="668"><net_src comp="516" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="673"><net_src comp="175" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="678"><net_src comp="422" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="241" pin=7"/></net>

<net id="683"><net_src comp="432" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="241" pin=9"/></net>

<net id="688"><net_src comp="182" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="447" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="700"><net_src comp="453" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="705"><net_src comp="461" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="713"><net_src comp="475" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="718"><net_src comp="481" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="723"><net_src comp="188" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="728"><net_src comp="195" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="736"><net_src comp="504" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="741"><net_src comp="269" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="746"><net_src comp="169" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="751"><net_src comp="512" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="258" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c3_conv_layer2_data | {26 27 }
	Port: c3_conv_layer2_map_common | {4 5 24 }
 - Input state : 
	Port: conv_fprop2 : s2_pooling_layer1_map_w | {7 }
	Port: conv_fprop2 : s2_pooling_layer1_map_count | {3 }
	Port: conv_fprop2 : s2_pooling_layer2_data | {14 15 }
	Port: conv_fprop2 : c3_conv_layer1_map_w | {1 }
	Port: conv_fprop2 : c3_conv_layer1_map_h | {1 }
	Port: conv_fprop2 : c3_conv_layer1_map_count | {3 }
	Port: conv_fprop2 : c3_conv_layer1_kernel_w | {5 }
	Port: conv_fprop2 : c3_conv_layer1_kernel_h | {5 }
	Port: conv_fprop2 : c3_conv_layer2_b | {8 25 }
	Port: conv_fprop2 : c3_conv_layer2_W | {14 15 }
	Port: conv_fprop2 : c3_conv_layer2_map_common | {14 15 26 27 }
	Port: conv_fprop2 : pconnection | {11 12 }
  - Chain level:
	State 1
		store_ln127 : 1
	State 2
	State 3
	State 4
		zext_ln127_1 : 1
		icmp_ln127 : 2
		add_ln127 : 1
		br_ln127 : 3
		trunc_ln127_1 : 1
		zext_ln127 : 1
		tmp : 2
		trunc_ln127_2 : 1
	State 5
		smax : 1
		smax1 : 1
	State 6
		mul_ln139 : 1
	State 7
	State 8
		zext_ln130 : 1
		icmp_ln130 : 2
		add_ln130 : 1
		br_ln130 : 3
		trunc_ln130 : 1
		trunc_ln130_1 : 1
		mul_ln132 : 2
		c3_conv_layer2_b_load : 1
	State 9
	State 10
		add_ln132 : 1
	State 11
		zext_ln133 : 1
		pconnection_addr : 2
		pconnection_load : 3
	State 12
		mul_ln61 : 1
		br_ln133 : 1
	State 13
		zext_ln52 : 1
		icmp_ln52 : 2
		add_ln52 : 1
		br_ln52 : 3
		trunc_ln52_2 : 1
		trunc_ln52_3 : 1
		empty_22 : 2
	State 14
		zext_ln54 : 1
		icmp_ln54 : 2
		add_ln54 : 1
		br_ln54 : 3
		trunc_ln54 : 1
		trunc_ln54_1 : 1
		call_ln140 : 2
		add_ln64 : 2
		zext_ln64 : 3
		c3_conv_layer2_map_common_addr : 4
		c3_conv_layer2_map_common_load : 5
	State 15
	State 16
		add28_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln64 : 1
	State 25
	State 26
		call_ln126 : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                grp_conv_fprop2_Pipeline_1_fu_234                |    0    |    0    |    11   |    57   |
|   call   | grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241 |    13   |  3.096  |   2004  |   1220  |
|          |         grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258        |    61   |  1.161  |   5318  |   5841  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                            grp_fu_269                           |    3    |    0    |   685   |   635   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_fu_273                           |    4    |    0    |   161   |    47   |
|    mul   |                            grp_fu_277                           |    3    |    0    |   165   |    49   |
|          |                         mul_ln61_fu_432                         |    1    |    0    |    0    |    6    |
|          |                         empty_22_fu_461                         |    0    |    0    |    0    |    62   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           empty_fu_292                          |    0    |    0    |    0    |    39   |
|          |                        icmp_ln127_fu_308                        |    0    |    0    |    0    |    39   |
|          |                         empty_20_fu_351                         |    0    |    0    |    0    |    39   |
|   icmp   |                         empty_21_fu_365                         |    0    |    0    |    0    |    39   |
|          |                        icmp_ln130_fu_395                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln52_fu_442                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln54_fu_470                        |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln127_fu_313                        |    0    |    0    |    0    |    38   |
|          |                         add_ln130_fu_400                        |    0    |    0    |    0    |    38   |
|    add   |                         add_ln52_fu_447                         |    0    |    0    |    0    |    38   |
|          |                         add_ln54_fu_475                         |    0    |    0    |    0    |    38   |
|          |                         add_ln64_fu_490                         |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           smax_fu_357                           |    0    |    0    |    0    |    31   |
|          |                           smax1_fu_371                          |    0    |    0    |    0    |    31   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                            grp_fu_516                           |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |              c3_conv_layer1_map_w_read_read_fu_120              |    0    |    0    |    0    |    0    |
|          |              c3_conv_layer1_map_h_read_read_fu_126              |    0    |    0    |    0    |    0    |
|          |            c3_conv_layer1_map_count_read_read_fu_132            |    0    |    0    |    0    |    0    |
|   read   |           s2_pooling_layer1_map_count_read_read_fu_138          |    0    |    0    |    0    |    0    |
|          |             c3_conv_layer1_kernel_w_read_read_fu_144            |    0    |    0    |    0    |    0    |
|          |             c3_conv_layer1_kernel_h_read_read_fu_150            |    0    |    0    |    0    |    0    |
|          |             s2_pooling_layer1_map_w_read_read_fu_156            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        trunc_ln127_fu_283                       |    0    |    0    |    0    |    0    |
|          |                         empty_19_fu_297                         |    0    |    0    |    0    |    0    |
|          |                       trunc_ln127_1_fu_319                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln127_2_fu_335                      |    0    |    0    |    0    |    0    |
|          |                        trunc_ln48_fu_339                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln48_1_fu_343                       |    0    |    0    |    0    |    0    |
|   trunc  |                        trunc_ln52_fu_347                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln52_1_fu_387                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln130_fu_406                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln130_1_fu_410                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln52_2_fu_453                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln52_3_fu_457                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln54_fu_481                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln54_1_fu_486                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                       zext_ln127_1_fu_304                       |    0    |    0    |    0    |    0    |
|          |                        zext_ln127_fu_323                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln139_fu_379                        |    0    |    0    |    0    |    0    |
|          |                       zext_ln139_1_fu_383                       |    0    |    0    |    0    |    0    |
|   zext   |                        zext_ln130_fu_391                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln133_fu_418                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln61_fu_429                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln52_fu_438                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln54_fu_466                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln64_fu_495                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                            tmp_fu_327                           |    0    |    0    |    0    |    0    |
|          |                           tmp_1_fu_422                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    86   |  4.257  |   8344  |   8421  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|             add28_i_reg_738            |   64   |
|            add_ln127_reg_582           |   31   |
|            add_ln130_reg_645           |   31   |
|            add_ln132_reg_665           |   11   |
|            add_ln52_reg_692            |   31   |
|            add_ln54_reg_710            |   31   |
|          bitcast_ln64_reg_733          |   64   |
|  c3_conv_layer1_kernel_w_read_reg_602  |   32   |
|  c3_conv_layer1_map_count_read_reg_560 |   32   |
|    c3_conv_layer1_map_h_read_reg_542   |   32   |
|    c3_conv_layer1_map_w_read_reg_536   |   32   |
|      c3_conv_layer2_b_addr_reg_660     |    7   |
|      c3_conv_layer2_b_load_reg_743     |   64   |
| c3_conv_layer2_map_common_addr_reg_720 |   10   |
| c3_conv_layer2_map_common_load_reg_725 |   64   |
|            empty_19_reg_574            |   11   |
|            empty_22_reg_702            |   10   |
|            empty_23_reg_748            |   64   |
|              empty_reg_565             |    1   |
|               i_1_reg_212              |   31   |
|                i_reg_523               |   31   |
|               j_1_reg_223              |   31   |
|                j_reg_201               |   31   |
|            mul_ln139_reg_637           |   62   |
|            mul_ln61_reg_680            |   16   |
|        pconnection_addr_reg_670        |    7   |
|        pconnection_load_reg_685        |    1   |
|s2_pooling_layer1_map_count_read_reg_569|   32   |
|              size_reg_553              |   32   |
|              smax1_reg_617             |   31   |
|              smax_reg_612              |   31   |
|             sum_loc_reg_530            |   64   |
|              tmp_1_reg_675             |   17   |
|               tmp_reg_592              |   17   |
|          trunc_ln127_2_reg_597         |   11   |
|           trunc_ln127_reg_548          |   10   |
|          trunc_ln130_1_reg_655         |   11   |
|           trunc_ln130_reg_650          |    7   |
|          trunc_ln52_1_reg_632          |   17   |
|          trunc_ln52_2_reg_697          |   17   |
|           trunc_ln52_reg_607           |   16   |
|           trunc_ln54_reg_715           |   17   |
|           zext_ln127_reg_587           |   64   |
|          zext_ln139_1_reg_627          |   62   |
|           zext_ln139_reg_622           |   62   |
+----------------------------------------+--------+
|                  Total                 |  1350  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                               Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        grp_access_fu_169                        |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|                        grp_access_fu_182                        |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|                        grp_access_fu_195                        |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241 |  p6  |   2  |  17  |   34   ||    0    ||    9    |
|         grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258        |  p5  |   2  |  64  |   128  ||    0    ||    9    |
|                            grp_fu_269                           |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                            grp_fu_273                           |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                            grp_fu_273                           |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|                            grp_fu_277                           |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                            grp_fu_277                           |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                            grp_fu_516                           |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                            grp_fu_516                           |  p1  |   2  |  11  |   22   ||    0    ||    9    |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Total                              |      |      |      |   634  ||  4.644  ||    0    ||   108   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   86   |    4   |  8344  |  8421  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   108  |
|  Register |    -   |    -   |  1350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   86   |    8   |  9694  |  8529  |
+-----------+--------+--------+--------+--------+
