#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(d67d332)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bdccb50 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x1bdccce0 .scope module, "rect_copy_controller_tb" "rect_copy_controller_tb" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "copy_start";
L_0x7f8fe6f66018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1bdf9e00_0 .net *"_ivl_5", 2 0, L_0x7f8fe6f66018;  1 drivers
o0x7f8fe6faf078 .functor BUFZ 1, c4<z>; HiZ drive
v0x1bdf9f00_0 .net "clk", 0 0, o0x7f8fe6faf078;  0 drivers
o0x7f8fe6faf0a8 .functor BUFZ 1, c4<z>; HiZ drive
v0x1bdfa010_0 .net "copy_start", 0 0, o0x7f8fe6faf0a8;  0 drivers
v0x1bdfa0b0_0 .net "gpu_data", 15 0, v0x1bdf8b60_0;  1 drivers
v0x1bdfa150_0 .net "gpu_reset", 0 0, L_0x1bdbd8b0;  1 drivers
v0x1bdfa240_0 .net "read_addr", 15 0, L_0x1bdfa640;  1 drivers
v0x1bdfa2e0_0 .net "read_data", 15 0, v0x1bdf9ab0_0;  1 drivers
o0x7f8fe6faf2b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x1bdfa3d0_0 .net "reset", 0 0, o0x7f8fe6faf2b8;  0 drivers
L_0x1bdfa4b0 .part L_0x1bdfa640, 0, 13;
L_0x1bdfa640 .concat [ 13 3 0 0], v0x1bda1420_0, L_0x7f8fe6f66018;
S_0x1bddbc70 .scope module, "controller" "rect_copy_controller" 3 18, 4 1 0, S_0x1bdccce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "copy_start";
    .port_info 3 /OUTPUT 13 "mem_din_addr";
    .port_info 4 /INPUT 16 "mem_din";
    .port_info 5 /OUTPUT 16 "mem_dout";
    .port_info 6 /OUTPUT 1 "gpu_reset";
P_0x1bddbe00 .param/l "ADDR_WIDTH" 0 4 5, +C4<00000000000000000000000000001101>;
P_0x1bddbe40 .param/l "COORD_WIDTH" 0 4 3, +C4<00000000000000000000000000001101>;
P_0x1bddbe80 .param/l "READ_ABS" 1 4 31, C4<001>;
P_0x1bddbec0 .param/l "READ_COLOR" 1 4 36, C4<110>;
P_0x1bddbf00 .param/l "READ_HEIGHT" 1 4 35, C4<101>;
P_0x1bddbf40 .param/l "READ_WIDTH" 1 4 34, C4<100>;
P_0x1bddbf80 .param/l "READ_X" 1 4 32, C4<010>;
P_0x1bddbfc0 .param/l "READ_Y" 1 4 33, C4<011>;
P_0x1bddc000 .param/l "RECT_ADDR" 0 4 4, +C4<00000000000000000000000000000000000000000000000000001111010000000>;
P_0x1bddc040 .param/l "WAIT_FOR_START" 1 4 30, C4<000>;
L_0x1bdbd8b0 .functor BUFZ 1, o0x7f8fe6faf0a8, C4<0>, C4<0>, C4<0>;
v0x1bda1420_0 .var "addr", 12 0;
v0x1bdbdb80_0 .var "addr_new", 12 0;
v0x1bdf83b0_0 .net "clk", 0 0, o0x7f8fe6faf078;  alias, 0 drivers
v0x1bdf8450_0 .net "copy_start", 0 0, o0x7f8fe6faf0a8;  alias, 0 drivers
v0x1bdf8510_0 .var "cursor_x", 12 0;
v0x1bdf8640_0 .var "cursor_x_new", 12 0;
v0x1bdf8720_0 .var "cursor_y", 12 0;
v0x1bdf8800_0 .var "cursor_y_new", 12 0;
v0x1bdf88e0_0 .net "gpu_reset", 0 0, L_0x1bdbd8b0;  alias, 1 drivers
v0x1bdf89a0_0 .net "mem_din", 15 0, v0x1bdf9ab0_0;  alias, 1 drivers
v0x1bdf8a80_0 .net "mem_din_addr", 12 0, v0x1bda1420_0;  1 drivers
v0x1bdf8b60_0 .var "mem_dout", 15 0;
v0x1bdf8c40_0 .var "reading_abs", 0 0;
v0x1bdf8d00_0 .var "reading_abs_new", 0 0;
v0x1bdf8dc0_0 .net "reset", 0 0, o0x7f8fe6faf2b8;  alias, 0 drivers
v0x1bdf8e80_0 .var "state", 2 0;
v0x1bdf8f60_0 .var "state_new", 2 0;
E_0x1bdca390 .event posedge, v0x1bdf83b0_0;
E_0x1bdb4710/0 .event anyedge, v0x1bdf8e80_0, v0x1bdf8c40_0, v0x1bdf8510_0, v0x1bdf89a0_0;
E_0x1bdb4710/1 .event anyedge, v0x1bdf8720_0;
E_0x1bdb4710 .event/or E_0x1bdb4710/0, E_0x1bdb4710/1;
E_0x1bdb64b0 .event anyedge, v0x1bdf8e80_0, v0x1bdf8c40_0, v0x1bdf89a0_0, v0x1bdf8720_0;
E_0x1bdc2f40 .event anyedge, v0x1bdf8e80_0, v0x1bdf8c40_0, v0x1bdf89a0_0, v0x1bdf8510_0;
E_0x1bdc2eb0 .event anyedge, v0x1bdf8e80_0, v0x1bdf89a0_0, v0x1bdf8c40_0;
E_0x1bdbc520 .event anyedge, v0x1bdf8e80_0, v0x1bdf8450_0, v0x1bda1420_0;
S_0x1bdf9120 .scope module, "memory" "bsram" 3 12, 5 1 0, S_0x1bdccce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "mem_dout_addr";
    .port_info 2 /OUTPUT 16 "mem_dout";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 13 "mem_din_addr";
    .port_info 5 /INPUT 16 "mem_din";
P_0x1bdbff60 .param/l "SIZE" 0 5 4, +C4<00000000000000000010000000000000>;
P_0x1bdbffa0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000001101>;
v0x1bdf97b0_0 .net "clk", 0 0, o0x7f8fe6faf078;  alias, 0 drivers
v0x1bdf9870 .array "data", 0 8191, 15 0;
o0x7f8fe6faf4c8 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1bdf9910_0 .net "mem_din", 15 0, o0x7f8fe6faf4c8;  0 drivers
o0x7f8fe6faf4f8 .functor BUFZ 13, c4<zzzzzzzzzzzzz>; HiZ drive
v0x1bdf99d0_0 .net "mem_din_addr", 12 0, o0x7f8fe6faf4f8;  0 drivers
v0x1bdf9ab0_0 .var "mem_dout", 15 0;
v0x1bdf9bc0_0 .net "mem_dout_addr", 12 0, L_0x1bdfa4b0;  1 drivers
o0x7f8fe6faf558 .functor BUFZ 1, c4<z>; HiZ drive
v0x1bdf9c80_0 .net "we", 0 0, o0x7f8fe6faf558;  0 drivers
S_0x1bdf94d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 29, 5 29 0, S_0x1bdf9120;
 .timescale -9 -12;
v0x1bdf96b0_0 .var/i "i", 31 0;
    .scope S_0x1bdf9120;
T_0 ;
    %wait E_0x1bdca390;
    %load/vec4 v0x1bdf9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1bdf9910_0;
    %load/vec4 v0x1bdf99d0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1bdf9870, 0, 4;
T_0.0 ;
    %load/vec4 v0x1bdf9bc0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x1bdf9870, 4;
    %assign/vec4 v0x1bdf9ab0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1bdf9120;
T_1 ;
    %fork t_1, S_0x1bdf94d0;
    %jmp t_0;
    .scope S_0x1bdf94d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bdf96b0_0, 0, 32;
T_1.0 ; Top of for-loop
    %load/vec4 v0x1bdf96b0_0;
    %cmpi/s 8192, 0, 32;
	  %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x1bdf96b0_0;
    %store/vec4a v0x1bdf9870, 4, 0;
T_1.2 ; for-loop step statement
    %load/vec4 v0x1bdf96b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1bdf96b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %end;
    .scope S_0x1bdf9120;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x1bddbc70;
T_2 ;
    %wait E_0x1bdbc520;
    %load/vec4 v0x1bdf8e80_0;
    %load/vec4 v0x1bdf8450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bda1420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 1, 5;
    %cmp/z;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 5;
    %cmp/z;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 24, 2, 5;
    %cmp/z;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 25, 2, 5;
    %cmp/z;
    %jmp/1 T_2.3, 4;
    %load/vec4 v0x1bdf8e80_0;
    %addi 1, 0, 3;
    %store/vec4 v0x1bdf8f60_0, 0, 3;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1bdf8f60_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1bdf8f60_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1bdf8f60_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1bdf8f60_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1bddbc70;
T_3 ;
    %wait E_0x1bdbc520;
    %load/vec4 v0x1bdf8e80_0;
    %load/vec4 v0x1bdf8450_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %load/vec4 v0x1bda1420_0;
    %addi 1, 0, 13;
    %store/vec4 v0x1bdbdb80_0, 0, 13;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x1bda1420_0;
    %store/vec4 v0x1bdbdb80_0, 0, 13;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1bddbc70;
T_4 ;
    %wait E_0x1bdc2eb0;
    %load/vec4 v0x1bdf8e80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %load/vec4 v0x1bdf8c40_0;
    %store/vec4 v0x1bdf8d00_0, 0, 1;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x1bdf89a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1bdf8d00_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1bddbc70;
T_5 ;
    %wait E_0x1bdc2f40;
    %load/vec4 v0x1bdf8e80_0;
    %load/vec4 v0x1bdf8c40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %load/vec4 v0x1bdf8510_0;
    %store/vec4 v0x1bdf8640_0, 0, 13;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x1bdf89a0_0;
    %pad/u 13;
    %store/vec4 v0x1bdf8640_0, 0, 13;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1bddbc70;
T_6 ;
    %wait E_0x1bdb64b0;
    %load/vec4 v0x1bdf8e80_0;
    %load/vec4 v0x1bdf8c40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %load/vec4 v0x1bdf8720_0;
    %store/vec4 v0x1bdf8800_0, 0, 13;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x1bdf89a0_0;
    %pad/u 13;
    %store/vec4 v0x1bdf8800_0, 0, 13;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1bddbc70;
T_7 ;
    %wait E_0x1bdb4710;
    %load/vec4 v0x1bdf8e80_0;
    %load/vec4 v0x1bdf8c40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 1, 4;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 8, 1, 4;
    %cmp/z;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_7.6, 4;
    %dup/vec4;
    %pushi/vec4 12, 1, 4;
    %cmp/z;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x1bdf8510_0;
    %pad/u 16;
    %load/vec4 v0x1bdf89a0_0;
    %pad/u 13;
    %pad/u 16;
    %add;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x1bdf89a0_0;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x1bdf8720_0;
    %pad/u 16;
    %load/vec4 v0x1bdf89a0_0;
    %pad/u 13;
    %pad/u 16;
    %add;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x1bdf89a0_0;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x1bdf89a0_0;
    %pad/u 13;
    %pad/u 16;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x1bdf89a0_0;
    %pad/u 13;
    %pad/u 16;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x1bdf89a0_0;
    %store/vec4 v0x1bdf8b60_0, 0, 16;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1bddbc70;
T_8 ;
    %wait E_0x1bdca390;
    %load/vec4 v0x1bdf8dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x1bdf8510_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x1bdf8720_0, 0;
    %pushi/vec4 7808, 0, 13;
    %assign/vec4 v0x1bda1420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bdf8e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bdf8c40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1bdbdb80_0;
    %assign/vec4 v0x1bda1420_0, 0;
    %load/vec4 v0x1bdf8f60_0;
    %assign/vec4 v0x1bdf8e80_0, 0;
    %load/vec4 v0x1bdf8d00_0;
    %assign/vec4 v0x1bdf8c40_0, 0;
    %load/vec4 v0x1bdf8640_0;
    %assign/vec4 v0x1bdf8510_0, 0;
    %load/vec4 v0x1bdf8800_0;
    %assign/vec4 v0x1bdf8720_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1bddbc70;
T_9 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1bdf8510_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x1bdf8720_0, 0, 13;
    %pushi/vec4 7808, 0, 13;
    %store/vec4 v0x1bda1420_0, 0, 13;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1bdf8e80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bdf8c40_0, 0, 1;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../../src/rect_copy_controller_tb.v";
    "../../src/rect_copy_controller.v";
    "../../src/bsram.v";
