
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chao33' on host 'chao-srv1.ece.gatech.edu' (Linux_x86_64 version 3.10.0-1160.42.2.el7.x86_64) on Sat Dec 18 21:20:52 EST 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/nethome/chao33/GNN_Acc/GIN/cosim/v3'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Creating and opening project '/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1'.
INFO: [HLS 200-1510] Running: set_top GIN_compute_one_graph 
INFO: [HLS 200-1510] Running: add_files GIN_compute.cpp 
INFO: [HLS 200-10] Adding design file 'GIN_compute.cpp' to the project
INFO: [HLS 200-1510] Running: add_files dcl.hpp 
INFO: [HLS 200-10] Adding design file 'dcl.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g1_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g1_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g1_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g2_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g2_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g2_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_info.txt 
INFO: [HLS 200-10] Adding test bench file 'g3_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb g3_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'g3_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_ed_embed_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_ed_embed_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_eps_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_eps_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_1_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_1_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_1_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_1_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_2_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_2_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_mlp_2_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_mlp_2_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_nd_embed_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_nd_embed_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_pred_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_pred_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gin_ep1_pred_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'gin_ep1_pred_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb load_weights_graph.cpp 
INFO: [HLS 200-10] Adding test bench file 'load_weights_graph.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cpp 
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_info.txt 
INFO: [HLS 200-10] Adding test bench file 'gtest_info.txt' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 316.489 MB.
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /tools/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:345
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /tools/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:345
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /tools/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:345
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: GIN_compute.cpp:566:9
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /tools/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /tools/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /tools/xilinx/Vitis_HLS/2020.2/include/gmp.h:2227:383
WARNING: [HLS 207-5301] unused parameter 'print': /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'nd': GIN_compute.cpp:46:23
WARNING: [HLS 207-5301] unused parameter 'nd': GIN_compute.cpp:89:48
WARNING: [HLS 207-5301] unused parameter 'nd': GIN_compute.cpp:214:64
WARNING: [HLS 207-5301] unused parameter 'num_of_edges': GIN_compute.cpp:266:51
WARNING: [HLS 207-5301] unused parameter 'num_of_edges': GIN_compute.cpp:318:47
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.51 seconds. CPU system time: 0.73 seconds. Elapsed time: 8.66 seconds; current allocated memory: 319.015 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'message_passing_one_node_vec(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int (*) [3], int)' (GIN_compute.cpp:173:0)
INFO: [HLS 214-241] Aggregating maxi variable 'eps_fixed' with non-compact mode in 32-bits (GIN_compute.cpp:565:0)
INFO: [HLS 214-241] Aggregating maxi variable 'graph_pred_linear_bias_fixed' with non-compact mode in 32-bits (GIN_compute.cpp:565:0)
INFO: [HLS 214-241] Aggregating maxi variable 'graph_pred_linear_weight_fixed' with non-compact mode in 32-bits (GIN_compute.cpp:565:0)
INFO: [HLS 214-241] Aggregating maxi variable 'gnn_edge_embedding_fixed' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'gnn_node_embedding_fixed' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'gnn_node_mlp_2_bias_fixed' with non-compact mode in 32-bits (GIN_compute.cpp:565:0)
INFO: [HLS 214-241] Aggregating maxi variable 'gnn_node_mlp_2_weights_fixed' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'gnn_node_mlp_1_bias_fixed' with non-compact mode in 32-bits (GIN_compute.cpp:565:0)
INFO: [HLS 214-241] Aggregating maxi variable 'gnn_node_mlp_1_weights_fixed' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'task' with non-compact mode in 32-bits (GIN_compute.cpp:565:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_61_1' (GIN_compute.cpp:61:19) in function 'MLP_one_node' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'mlp_out' (GIN_compute.cpp:61:19)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'node_feature' on dimension 1 with factor 9 (GIN_compute.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:594:21)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_449_1'(GIN_compute.cpp:449:20) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:449:20)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_455_3'(GIN_compute.cpp:455:21) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:455:21)
INFO: [HLS 214-115] Multiple burst reads of length 17300 and bit width 32 in loop 'VITIS_LOOP_460_4'(GIN_compute.cpp:460:23) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:460:23)
INFO: [HLS 214-115] Multiple burst reads of length 6500 and bit width 32 in loop 'VITIS_LOOP_466_6'(GIN_compute.cpp:466:23) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:466:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_424_1'(GIN_compute.cpp:424:20) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:424:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_429_3'(GIN_compute.cpp:429:27) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:428:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_434_4'(GIN_compute.cpp:434:23) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (GIN_compute.cpp:434:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cpp:413:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.08 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.25 seconds; current allocated memory: 322.877 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 322.879 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 335.080 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'get_nd_emb_addr' into 'one_node_embedding' (GIN_compute.cpp:254) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 351.736 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_1' (GIN_compute.cpp:101) in function 'update_node_embedding_with_Relu' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:92) in function 'prepare_mlp_out' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (GIN_compute.cpp:84) in function 'prepare_mlp_in' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_1' (GIN_compute.cpp:218) in function 'clear_message_table_one_node' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_498_1' (GIN_compute.cpp:498) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_502_2' (GIN_compute.cpp:502) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_509_3' (GIN_compute.cpp:509) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_513_4' (GIN_compute.cpp:513) in function 'prepare_degree_neighbor_table' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_2' (GIN_compute.cpp:482) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_488_4' (GIN_compute.cpp:488) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_449_1' (GIN_compute.cpp:449) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_455_3' (GIN_compute.cpp:455) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_461_5' (GIN_compute.cpp:461) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_7' (GIN_compute.cpp:467) in function 'load_misc_weights' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_424_1' (GIN_compute.cpp:424) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_429_3' (GIN_compute.cpp:429) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_434_4' (GIN_compute.cpp:434) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_393_2' (GIN_compute.cpp:392) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_414_2' (GIN_compute.cpp:414) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'get_nd_emb_addr' (GIN_compute.cpp:111).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_61_1' (GIN_compute.cpp:61) in function 'MLP_one_node' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_192_2' (GIN_compute.cpp:192) in function 'message_passing_one_node_vec' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_1' (GIN_compute.cpp:248) in function 'one_node_embedding' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (GIN_compute.cpp:113) in function 'get_nd_emb_addr': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-936.html
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_66_2' (GIN_compute.cpp:65) in function 'MLP_one_node' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_73_3' (GIN_compute.cpp:73) in function 'MLP_one_node' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_196_3' (GIN_compute.cpp:194) in function 'message_passing_one_node_vec' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (GIN_compute.cpp:122) in function 'message_passing_one_node_vec' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_252_2' (GIN_compute.cpp:251) in function 'one_node_embedding' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'edge_attr'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V' (GIN_compute.cpp:323) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_out.V' (GIN_compute.cpp:324) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_weights.V'  accessed through non-constant indices on dimension 3 (GIN_compute.cpp:483:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_1_bias.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:65:16), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_weights.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:489:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_2_bias.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:487:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'edge_embedding_table.V'  accessed through non-constant indices on dimension 1 (GIN_compute.cpp:200:29), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding_table.V'  accessed through non-constant indices on dimension 1 (GIN_compute.cpp:256:33), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'node_embedding_table.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'node_feature'  in dimension 1 with a cyclic factor 9.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V' (GIN_compute.cpp:323) accessed through non-constant indices on dimension 1 (GIN_compute.cpp:85:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
WARNING: [HLS 200-914] Completely partitioning array 'mlp_out.V' (GIN_compute.cpp:324) accessed through non-constant indices on dimension 1 (GIN_compute.cpp:93:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'one_node_embedding' (GIN_compute.cpp:248:63)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'message_passing_one_node_vec' (GIN_compute.cpp:126:58)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MLP_one_node' (GIN_compute.cpp:61:50)...199 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.3 seconds; current allocated memory: 413.306 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'get_nd_emb_addr' (GIN_compute.cpp:256:63) in function 'one_node_embedding' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_1' (GIN_compute.cpp:186:31) in function 'message_passing_one_node_vec'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_1' (GIN_compute.cpp:480:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_486_3' (GIN_compute.cpp:486:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_460_4' (GIN_compute.cpp:460:31) in function 'load_misc_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_466_6' (GIN_compute.cpp:466:31) in function 'load_misc_weights'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_428_2' (GIN_compute.cpp:428:31) in function 'load_graph'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_391_1' (GIN_compute.cpp:391:31) in function 'global_mean_pooling' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 200 on port 'mem' (GIN_compute.cpp:489:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 100 on port 'mem' (GIN_compute.cpp:483:51). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:105:38)
INFO: [HLS 200-472] Inferring partial write operation for 'emb_vec' (GIN_compute.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V.0' (GIN_compute.cpp:481:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V.0' (GIN_compute.cpp:487:36)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:396:22)
INFO: [HLS 200-472] Inferring partial write operation for 'message_tb' (GIN_compute.cpp:219:25)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:499:25)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:506:29)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:510:33)
INFO: [HLS 200-472] Inferring partial write operation for 'neighbor_table' (GIN_compute.cpp:521:48)
INFO: [HLS 200-472] Inferring partial write operation for 'neighbor_table' (GIN_compute.cpp:522:52)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (GIN_compute.cpp:523:33)
INFO: [HLS 200-472] Inferring partial write operation for 'message_tb' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cpp:259:33)
INFO: [HLS 200-472] Inferring partial write operation for 'emb_vec' (GIN_compute.cpp:260:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V.0' (GIN_compute.cpp:489:51)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V.0' (GIN_compute.cpp:483:51)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V.0' (GIN_compute.cpp:468:33)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V.0' (GIN_compute.cpp:462:33)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cpp:456:34)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_eps.V' (GIN_compute.cpp:450:20)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:435:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr.0' (GIN_compute.cpp:430:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature.0' (GIN_compute.cpp:425:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.52 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.85 seconds; current allocated memory: 967.804 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_482_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_482_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.69 seconds; current allocated memory: 984.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 985.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_488_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_488_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_488_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 987.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 988.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 992.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1007.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights_Pipeline_VITIS_LOOP_449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_449_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_449_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1007.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1007.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights_Pipeline_VITIS_LOOP_455_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_455_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_455_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1007.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1007.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_4_VITIS_LOOP_461_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_460_4_VITIS_LOOP_461_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1009.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1013.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_466_6_VITIS_LOOP_467_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_466_6_VITIS_LOOP_467_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1014.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1015.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1016.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1017.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph_Pipeline_VITIS_LOOP_424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_424_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_424_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1017.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1017.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_428_2_VITIS_LOOP_429_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_428_2_VITIS_LOOP_429_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1017.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1018.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph_Pipeline_VITIS_LOOP_434_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_434_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_434_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1018.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1018.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1018.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1018.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_498_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_498_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_498_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1019.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1019.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_502_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1019.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1019.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_509_3'.
WARNING: [HLS 200-885] The II Violation in module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3' (loop 'VITIS_LOOP_509_3'): Unable to schedule 'load' operation ('degree_table_load', GIN_compute.cpp:510) on array 'degree_table' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'degree_table'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_509_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1019.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1019.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_4'.
WARNING: [HLS 200-885] The II Violation in module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4' (loop 'VITIS_LOOP_513_4'): Unable to schedule 'load' operation ('degree_table_load_1', GIN_compute.cpp:519) on array 'degree_table' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'degree_table'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_513_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1019.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1020.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_degree_neighbor_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1020.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1020.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_message_table_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_218_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1020.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1020.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_message_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1020.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1020.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_node_embedding_Pipeline_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_248_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_248_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1022.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln259) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1_VITIS_LOOP_192_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_186_1_VITIS_LOOP_192_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing_one_node_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_mlp_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_mlp_out_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.47 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_mlp_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_one_node_Pipeline_VITIS_LOOP_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.49 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.4 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_node_embedding_with_Relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.05 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.73 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling_Pipeline_VITIS_LOOP_393_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_393_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_414_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_414_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.67 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_482_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_482_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.89 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_488_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_488_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_mlp_weights_one_layer' is 7273 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_16ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights_Pipeline_VITIS_LOOP_449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_misc_weights_Pipeline_VITIS_LOOP_449_1' pipeline 'VITIS_LOOP_449_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_449_1/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights_Pipeline_VITIS_LOOP_449_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights_Pipeline_VITIS_LOOP_455_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_misc_weights_Pipeline_VITIS_LOOP_455_3' pipeline 'VITIS_LOOP_455_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_455_3/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights_Pipeline_VITIS_LOOP_455_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5' pipeline 'VITIS_LOOP_460_4_VITIS_LOOP_461_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5' is 6747 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7' pipeline 'VITIS_LOOP_466_6_VITIS_LOOP_467_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_misc_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_misc_weights' is 7093 from HDL expression: (1'b1 == ap_CS_fsm_state28)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_misc_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph_Pipeline_VITIS_LOOP_424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_graph_Pipeline_VITIS_LOOP_424_1' pipeline 'VITIS_LOOP_424_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_424_1/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph_Pipeline_VITIS_LOOP_424_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3' pipeline 'VITIS_LOOP_428_2_VITIS_LOOP_429_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph_Pipeline_VITIS_LOOP_434_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_graph_Pipeline_VITIS_LOOP_434_4' pipeline 'VITIS_LOOP_434_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_434_4/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph_Pipeline_VITIS_LOOP_434_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_498_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_498_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2' pipeline 'VITIS_LOOP_502_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3' pipeline 'VITIS_LOOP_509_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4' pipeline 'VITIS_LOOP_513_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_degree_neighbor_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_degree_neighbor_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_message_table_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_message_table_one_node'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_message_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_message_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_node_embedding_Pipeline_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'one_node_embedding_Pipeline_VITIS_LOOP_248_1' pipeline 'VITIS_LOOP_248_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1738_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_932_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_node_embedding_Pipeline_VITIS_LOOP_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15s_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_5ns_4_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2' pipeline 'VITIS_LOOP_186_1_VITIS_LOOP_192_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_657_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing_one_node_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing_one_node_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_mlp_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_mlp_in' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'prepare_mlp_in' is 6400 from HDL expression: ((icmp_ln84_fu_2436_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_mlp_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_mlp_out_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1287_1_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1287_32_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_mlp_out_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.47 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_mlp_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'prepare_mlp_out' is 6401 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_mlp_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.71 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_one_node_Pipeline_VITIS_LOOP_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MLP_one_node_Pipeline_VITIS_LOOP_61_1' pipeline 'VITIS_LOOP_61_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP_one_node_Pipeline_VITIS_LOOP_61_1' is 5602 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 100 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2008_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_one_node_Pipeline_VITIS_LOOP_61_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_one_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP_one_node' is 6401 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_one_node'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.96 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.96 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_node_embedding_with_Relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_node_embedding_with_Relu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP_wrapper' is 6832 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.74 seconds. CPU system time: 0.15 seconds. Elapsed time: 5.03 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_CONV_layer' is 12808 from HDL expression: (((empty_75_reg_13689 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((empty_75_reg_13689 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.95 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling_Pipeline_VITIS_LOOP_393_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'global_mean_pooling_Pipeline_VITIS_LOOP_393_2' pipeline 'VITIS_LOOP_393_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling_Pipeline_VITIS_LOOP_393_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.32 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.61 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_173' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_174' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_175' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_176' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_177' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_178' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_179' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_180' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_181' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_182' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_183' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_184' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_185' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_186' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_187' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_188' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_189' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_190' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_191' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_192' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_193' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_194' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_195' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_196' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_197' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_198' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_1_bias_V_199' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_2_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'graph_pred_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_100' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_101' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_102' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_103' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_104' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_105' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_106' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_107' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_108' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_109' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_110' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_111' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_112' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_113' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_114' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_115' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_116' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_117' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_118' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_119' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_120' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_121' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_122' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_123' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_124' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_125' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_126' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_127' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_128' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_129' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_130' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_131' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_132' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_133' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_134' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_135' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_136' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_137' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_138' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_139' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_140' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_141' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_142' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_143' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_144' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_145' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_146' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_147' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_148' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_149' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_150' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_151' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_152' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_153' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_154' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_155' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_156' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_157' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_158' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_159' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_160' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_161' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_162' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_163' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_164' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_165' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_166' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_167' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_168' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_169' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_170' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_171' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V_172' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message1_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message2_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.87 seconds. CPU system time: 0.25 seconds. Elapsed time: 14.72 seconds; current allocated memory: 1.945 GB.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_emb_vec1_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_emb_vec1_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_weights_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_mlp_1_bias_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_embedding_table_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_degree_table_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_neighbor_table_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 42.57 seconds. CPU system time: 0.63 seconds. Elapsed time: 47.09 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.47 seconds; current allocated memory: 2.017 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 186.94 seconds. CPU system time: 4.29 seconds. Elapsed time: 219.64 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling GIN_compute.cpp_pre.cpp.tb.cpp
   Compiling apatb_GIN_compute_one_graph.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling load_weights_graph.cpp_pre.cpp.tb.cpp
   Compiling apatb_GIN_compute_one_graph_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 

******* This is the optimized HLS code for GIN model *******
Loading weights for GIN ...
********** Computing Graph gtest *************
# of nodes: 16, # of edges: 44
Loading graph ...
Computing GIN ...
Final graph prediction:
-6.1131945

GIN computation done.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_GIN_compute_one_graph_top glbl -Oenable_linking_all_libraries -prj GIN_compute_one_graph.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s GIN_compute_one_graph -debug wave 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_GIN_compute_one_graph_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/AESL_axi_master_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_482_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_482_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_488_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_488_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_mlp_weights_one_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_mlp_weights_one_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_449_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_449_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_455_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_455_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_misc_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_misc_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_424_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_424_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_434_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_434_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_load_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_load_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_498_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_498_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_degree_neighbor_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_degree_neighbor_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_clear_message_table_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_clear_message_table_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_clear_message_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_clear_message_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_one_node_embedding_Pipeline_VITIS_LOOP_248_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_one_node_embedding_Pipeline_VITIS_LOOP_248_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_one_node_embedding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_one_node_embedding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_message_passing_one_node_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message_passing_one_node_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_node_embedding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_node_embedding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_prepare_mlp_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_prepare_mlp_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_one_node_Pipeline_VITIS_LOOP_61_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_one_node_Pipeline_VITIS_LOOP_61_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_one_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_one_node
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_update_node_embedding_with_Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_update_node_embedding_with_Relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_MLP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_MLP_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_mean_pooling_Pipeline_VITIS_LOOP_393_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_mean_pooling_Pipeline_VITIS_LOOP_393_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_mean_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_mean_pooling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_global_graph_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_global_graph_prediction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_9ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_9ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_16ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_16ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_8ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_8ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_8ns_8ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_8ns_8ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_urem_32s_5ns_4_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_urem_32s_5ns_4_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_urem_32s_5ns_4_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32ns_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32ns_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_64ns_66ns_129_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_64ns_66ns_129_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_3ns_5ns_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_3ns_5ns_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32ns_8ns_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32ns_8ns_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_33s_32s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_33s_32s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32s_32s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_32s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_32s_31ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_32s_31ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_932_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_932_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1738_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1738_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mul_mul_15s_7ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_mul_15s_7ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mul_mul_15s_7ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_657_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_657_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mac_muladd_9ns_7ns_7ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_9ns_7ns_7ns_15_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mac_muladd_9ns_7ns_7ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_node_embedding_emb_vec1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_node_embedding_emb_vec1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1007_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1007_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1287_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1287_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_edge_attr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_attr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_1287_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_1287_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mux_2008_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mux_2008_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_compute_CONV_layer_emb_vec1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_compute_CONV_layer_emb_vec1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mlp_1_weights_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_weights_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mlp_1_bias_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mlp_1_bias_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_graph_pred_weights_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_graph_pred_weights_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_embedding_table_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_embedding_table_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_feature_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_feature_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_edge_list.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_edge_list
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_degree_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_degree_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_neighbor_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_neighbor_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_message1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_message1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_node_embedding_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_node_embedding_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph_mem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_read
INFO: [VRFC 10-311] analyzing module GIN_compute_one_graph_mem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_weig...
Compiling module xil_defaultlib.GIN_compute_one_graph_mlp_1_bias...
Compiling module xil_defaultlib.GIN_compute_one_graph_graph_pred...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_node_featu...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_attr_...
Compiling module xil_defaultlib.GIN_compute_one_graph_edge_list
Compiling module xil_defaultlib.GIN_compute_one_graph_degree_tab...
Compiling module xil_defaultlib.GIN_compute_one_graph_neighbor_t...
Compiling module xil_defaultlib.GIN_compute_one_graph_message1_V
Compiling module xil_defaultlib.GIN_compute_one_graph_node_embed...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_mlp_w...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_mlp_w...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_9n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_16...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_mlp_w...
Compiling module xil_defaultlib.GIN_compute_one_graph_flow_contr...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_misc_...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.GIN_compute_one_graph_load_graph
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_8ns_8n...
Compiling module xil_defaultlib.GIN_compute_one_graph_clear_mess...
Compiling module xil_defaultlib.GIN_compute_one_graph_clear_mess...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_de...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_932_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1738_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_one_node_e...
Compiling module xil_defaultlib.GIN_compute_one_graph_urem_32s_5...
Compiling module xil_defaultlib.GIN_compute_one_graph_urem_32s_5...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32ns_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_64ns_6...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_mul_15...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_mul_15...
Compiling module xil_defaultlib.GIN_compute_one_graph_one_node_e...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_657_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_3ns_5n...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32ns_8...
Compiling module xil_defaultlib.GIN_compute_one_graph_message_pa...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_33s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1007_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1287_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_1287_1...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_prepare_ml...
Compiling module xil_defaultlib.GIN_compute_one_graph_mux_2008_3...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_32...
Compiling module xil_defaultlib.GIN_compute_one_graph_mul_32s_31...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_one_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_one_no...
Compiling module xil_defaultlib.GIN_compute_one_graph_update_nod...
Compiling module xil_defaultlib.GIN_compute_one_graph_MLP_wrappe...
Compiling module xil_defaultlib.GIN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_mea...
Compiling module xil_defaultlib.GIN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.GIN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_mea...
Compiling module xil_defaultlib.GIN_compute_one_graph_global_gra...
Compiling module xil_defaultlib.GIN_compute_one_graph_control_s_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.GIN_compute_one_graph_mem_m_axi(...
Compiling module xil_defaultlib.GIN_compute_one_graph
Compiling module xil_defaultlib.AESL_axi_master_mem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=27)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=26)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=39)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_GIN_compute_one_graph_top
Compiling module work.glbl
Built simulation snapshot GIN_compute_one_graph

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/xsim.dir/GIN_compute_one_graph/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 18 21:28:39 2021...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/GIN_compute_one_graph/xsim_script.tcl
# xsim {GIN_compute_one_graph} -view {{GIN_compute_one_graph_dataflow_ana.wcfg}} -tclbatch {GIN_compute_one_graph.tcl} -protoinst {GIN_compute_one_graph.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file GIN_compute_one_graph.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph//AESL_inst_GIN_compute_one_graph_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3313/grp_clear_message_table_fu_3313_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3313/grp_clear_message_table_one_node_fu_34/grp_clear_message_table_one_node_fu_34_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3320/grp_clear_message_table_fu_3320_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_clear_message_table_fu_3320/grp_clear_message_table_one_node_fu_34/grp_clear_message_table_one_node_fu_34_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_MLP_wrapper_fu_3854/grp_MLP_one_node_fu_3272/grp_MLP_one_node_Pipeline_VITIS_LOOP_61_1_fu_5422/grp_MLP_one_node_Pipeline_VITIS_LOOP_61_1_fu_5422_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_MLP_wrapper_fu_3854/grp_MLP_one_node_fu_3272/grp_MLP_one_node_fu_3272_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_MLP_wrapper_fu_3854/grp_MLP_wrapper_fu_3854_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_MLP_wrapper_fu_3854/grp_prepare_mlp_in_fu_2654/grp_prepare_mlp_in_fu_2654_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_MLP_wrapper_fu_3854/grp_prepare_mlp_out_fu_2866/grp_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1_fu_3120/grp_prepare_mlp_out_Pipeline_VITIS_LOOP_92_1_fu_3120_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_MLP_wrapper_fu_3854/grp_prepare_mlp_out_fu_2866/grp_prepare_mlp_out_fu_2866_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_MLP_wrapper_fu_3854/grp_update_node_embedding_with_Relu_fu_4277/grp_update_node_embedding_with_Relu_fu_4277_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_clear_message_table_fu_3845/grp_clear_message_table_fu_3845_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_clear_message_table_fu_3845/grp_clear_message_table_one_node_fu_34/grp_clear_message_table_one_node_fu_34_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_compute_CONV_layer_fu_3852_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_message_passing_one_node_vec_fu_5269/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2_fu_207/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2_fu_207_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_CONV_layer_fu_3852/grp_message_passing_one_node_vec_fu_5269/grp_message_passing_one_node_vec_fu_5269_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3339/grp_compute_node_embedding_fu_3339_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3339/grp_message_passing_one_node_vec_fu_932/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2_fu_207/grp_message_passing_one_node_vec_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_192_2_fu_207_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3339/grp_message_passing_one_node_vec_fu_932/grp_message_passing_one_node_vec_fu_932_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3339/grp_one_node_embedding_fu_558/grp_one_node_embedding_Pipeline_VITIS_LOOP_248_1_fu_1159/grp_one_node_embedding_Pipeline_VITIS_LOOP_248_1_fu_1159_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_compute_node_embedding_fu_3339/grp_one_node_embedding_fu_558/grp_one_node_embedding_fu_558_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_graph_prediction_fu_5015/grp_global_graph_prediction_fu_5015_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_mean_pooling_fu_5006/grp_global_mean_pooling_Pipeline_VITIS_LOOP_393_2_fu_69/grp_global_mean_pooling_Pipeline_VITIS_LOOP_393_2_fu_69_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_global_mean_pooling_fu_5006/grp_global_mean_pooling_fu_5006_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3276/grp_load_graph_Pipeline_VITIS_LOOP_424_1_fu_144/grp_load_graph_Pipeline_VITIS_LOOP_424_1_fu_144_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3276/grp_load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3_fu_170/grp_load_graph_Pipeline_VITIS_LOOP_428_2_VITIS_LOOP_429_3_fu_170_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3276/grp_load_graph_Pipeline_VITIS_LOOP_434_4_fu_184/grp_load_graph_Pipeline_VITIS_LOOP_434_4_fu_184_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_graph_fu_3276/grp_load_graph_fu_3276_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2783/grp_load_misc_weights_Pipeline_VITIS_LOOP_449_1_fu_620/grp_load_misc_weights_Pipeline_VITIS_LOOP_449_1_fu_620_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2783/grp_load_misc_weights_Pipeline_VITIS_LOOP_455_3_fu_629/grp_load_misc_weights_Pipeline_VITIS_LOOP_455_3_fu_629_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2783/grp_load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5_fu_638/grp_load_misc_weights_Pipeline_VITIS_LOOP_460_4_VITIS_LOOP_461_5_fu_638_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2783/grp_load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7_fu_991/grp_load_misc_weights_Pipeline_VITIS_LOOP_466_6_VITIS_LOOP_467_7_fu_991_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_misc_weights_fu_2783/grp_load_misc_weights_fu_2783_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_mlp_weights_one_layer_fu_1772/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_482_2_fu_5352/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_482_2_fu_5352_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_mlp_weights_one_layer_fu_1772/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_488_4_fu_5562/grp_load_mlp_weights_one_layer_Pipeline_VITIS_LOOP_488_4_fu_5562_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_load_mlp_weights_one_layer_fu_1772/grp_load_mlp_weights_one_layer_fu_1772_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3327/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_498_1_fu_42/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_498_1_fu_42_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3327/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2_fu_49/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_502_2_fu_49_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3327/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3_fu_59/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_509_3_fu_59_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3327/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4_fu_66/grp_prepare_degree_neighbor_table_Pipeline_VITIS_LOOP_513_4_fu_66_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/grp_prepare_degree_neighbor_table_fu_3327/grp_prepare_degree_neighbor_table_fu_3327_activity
Time resolution is 1 ps
open_wave_config GIN_compute_one_graph_dataflow_ana.wcfg
source GIN_compute_one_graph.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set wdata_group [add_wave_group "Write Channel" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set ctrl_group [add_wave_group "Handshakes" -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/m_axi_mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/interrupt -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BRESP -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_BVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RRESP -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RDATA -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_RVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_ARADDR -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WSTRB -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WDATA -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_WVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWREADY -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWVALID -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/s_axi_control_AWADDR -into $node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_done -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_idle -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_ready -into $blocksiggroup
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_GIN_compute_one_graph_top/AESL_inst_GIN_compute_one_graph/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_GIN_compute_one_graph_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_mem -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_node_feature_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_edge_list_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_edge_attr_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_attr -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_task_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_1_weights_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_1_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_2_weights_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_mlp_2_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_node_embedding_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_gnn_edge_embedding_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_pred_linear_weight_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_graph_pred_linear_bias_fixed -into $tb_portdepth_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/LENGTH_eps_fixed -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed_group]
## add_wave /apatb_GIN_compute_one_graph_top/mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group [add_wave_group node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_GIN_compute_one_graph_top/control_INTERRUPT -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BRESP -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_BVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RRESP -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RDATA -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_RVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_ARADDR -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WSTRB -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WDATA -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_WVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWREADY -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWVALID -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -color #ffff00 -radix hex
## add_wave /apatb_GIN_compute_one_graph_top/control_AWADDR -into $tb_node_feature_in__edge_list_in__edge_attr_in__graph_attr__task_r__gnn_node_mlp_1_weights_fixed__gnn_node_mlp_1_bias_fixed__gnn_node_mlp_2_weights_fixed__gnn_node_mlp_2_bias_fixed__gnn_node_embedding_fixed__gnn_edge_embedding_fixed__graph_pred_linear_weight_fixed__graph_pred_linear_bias_fixed__eps_fixed__return_group -radix hex
## save_wave_config GIN_compute_one_graph.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3312305000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3312365 ns : File "/nethome/chao33/GNN_Acc/GIN/cosim/v3/project_1/solution1/sim/verilog/GIN_compute_one_graph.autotb.v" Line 486
run: Time (s): cpu = 00:10:59 ; elapsed = 00:12:37 . Memory (MB): peak = 3568.473 ; gain = 0.000 ; free physical = 366741 ; free virtual = 476364
## quit
INFO: [Common 17-206] Exiting xsim at Sat Dec 18 21:41:35 2021...
INFO: [COSIM 212-316] Starting C post checking ...

******* This is the optimized HLS code for GIN model *******
Loading weights for GIN ...
********** Computing Graph gtest *************
# of nodes: 16, # of edges: 44
Loading graph ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1256.95 seconds. CPU system time: 309.44 seconds. Elapsed time: 1024.45 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-112] Total CPU user time: 1447.99 seconds. Total CPU system time: 314.75 seconds. Total elapsed time: 1248.47 seconds; peak allocated memory: 2.017 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Dec 18 21:41:40 2021...
