#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x559597d37320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x559597dd79e0 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0x559597ebee30_0 .var "awaddr_reg", 31 0;
v0x559597ebef30_0 .var "busy_now", 0 0;
v0x559597ebeff0_0 .var "busy_prev", 0 0;
v0x559597ebf090_0 .var "clk", 0 0;
v0x559597ebf130_0 .net "cs_n", 0 0, L_0x559597ee2370;  1 drivers
v0x559597ebf220_0 .var "fstat", 31 0;
I0x559597d21970 .island tran;
p0x7f1f4134ce18 .port I0x559597d21970, L_0x559597ee1cb0;
v0x559597ebf300_0 .net8 "io", 3 0, p0x7f1f4134ce18;  1 drivers, strength-aware
v0x559597ebf410_0 .net "irq", 0 0, L_0x559597ed6510;  1 drivers
v0x559597ebf500_0 .var/i "j", 31 0;
v0x559597ebf5e0_0 .net "m_araddr", 31 0, L_0x559597eda6b0;  1 drivers
v0x559597ebf6a0_0 .var "m_arready", 0 0;
v0x559597ebf740_0 .net "m_arvalid", 0 0, L_0x559597eda7b0;  1 drivers
v0x559597ebf830_0 .net "m_awaddr", 31 0, L_0x559597edab10;  1 drivers
v0x559597ebf940_0 .var "m_awready", 0 0;
v0x559597ebf9e0_0 .net "m_awvalid", 0 0, L_0x559597edab80;  1 drivers
v0x559597ebfad0_0 .net "m_bready", 0 0, L_0x559597edaf00;  1 drivers
v0x559597ebfbc0_0 .var "m_bvalid", 0 0;
L_0x7f1f412fd380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559597ebfc60_0 .net "m_rdata", 31 0, L_0x7f1f412fd380;  1 drivers
v0x559597ebfd20_0 .net "m_rready", 0 0, L_0x559597eda870;  1 drivers
v0x559597ebfe10_0 .var "m_rvalid", 0 0;
v0x559597ebfeb0_0 .net "m_wdata", 31 0, L_0x559597edacb0;  1 drivers
v0x559597ebffc0_0 .var "m_wready", 0 0;
v0x559597ec0060_0 .net "m_wstrb", 3 0, L_0x559597edac40;  1 drivers
v0x559597ec0170_0 .net "m_wvalid", 0 0, L_0x559597edad70;  1 drivers
v0x559597ec0260 .array "mem", 3 0, 31 0;
v0x559597ec0320_0 .var "paddr", 11 0;
v0x559597ec0430_0 .var "penable", 0 0;
v0x559597ec0520_0 .net "prdata", 31 0, v0x559597e77aa0_0;  1 drivers
L_0x7f1f412fc018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559597ec0630_0 .net "pready", 0 0, L_0x7f1f412fc018;  1 drivers
v0x559597ec0720_0 .var "psel", 0 0;
v0x559597ec0810_0 .net "pslverr", 0 0, v0x559597e2f010_0;  1 drivers
v0x559597ec0900_0 .var "pstrb", 3 0;
v0x559597ec0a10_0 .var "pwdata", 31 0;
v0x559597ec0d30_0 .var "pwrite", 0 0;
v0x559597ec0e20_0 .var "resetn", 0 0;
v0x559597ec0ec0_0 .var "rx_lvl_now", 3 0;
v0x559597ec0fa0_0 .var "rx_lvl_prev", 3 0;
v0x559597ec1080_0 .var "s_araddr", 31 0;
v0x559597ec1190_0 .net "s_arready", 0 0, v0x559597eaea00_0;  1 drivers
v0x559597ec1280_0 .var "s_arvalid", 0 0;
v0x559597ec1370_0 .net "s_rdata", 31 0, v0x559597eb0ed0_0;  1 drivers
v0x559597ec1480_0 .var "s_rready", 0 0;
v0x559597ec1570_0 .net "s_rresp", 1 0, v0x559597eb1110_0;  1 drivers
v0x559597ec1680_0 .net "s_rvalid", 0 0, v0x559597eb1600_0;  1 drivers
v0x559597ec1770_0 .net "sclk", 0 0, L_0x559597ee21e0;  1 drivers
v0x559597ec1810_0 .var/i "sclk_edges", 31 0;
v0x559597ec18f0_0 .var "stat", 31 0;
p0x7f1f4134fa88 .port I0x559597d21970, L_0x559597ee2780;
 .tranvp 4 1 0, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134fa88;
p0x7f1f4134fab8 .port I0x559597d21970, L_0x559597ee2ad0;
 .tranvp 4 1 1, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134fab8;
p0x7f1f4134fae8 .port I0x559597d21970, L_0x559597ee2df0;
 .tranvp 4 1 2, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134fae8;
p0x7f1f4134fb18 .port I0x559597d21970, L_0x559597ee3200;
 .tranvp 4 1 3, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134fb18;
S_0x559597e49980 .scope task, "apb_read" "apb_read" 3 150, 3 150 0, S_0x559597dd79e0;
 .timescale -9 -12;
v0x559597e74770_0 .var "addr", 11 0;
v0x559597e576a0_0 .var "data", 31 0;
E_0x559597d1e7d0 .event posedge, v0x559597ca8810_0;
TD_top_tb.apb_read ;
    %wait E_0x559597d1e7d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ec0720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0d30_0, 0;
    %load/vec4 v0x559597e74770_0;
    %assign/vec4 v0x559597ec0320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ec0900_0, 0;
    %wait E_0x559597d1e7d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ec0430_0, 0;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597ec0520_0;
    %store/vec4 v0x559597e576a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0430_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x559597ec0320_0, 0;
    %end;
S_0x559597e3bae0 .scope task, "apb_write" "apb_write" 3 141, 3 141 0, S_0x559597dd79e0;
 .timescale -9 -12;
v0x559597e56540_0 .var "addr", 11 0;
v0x559597e553e0_0 .var "data", 31 0;
TD_top_tb.apb_write ;
    %wait E_0x559597d1e7d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ec0720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ec0d30_0, 0;
    %load/vec4 v0x559597e56540_0;
    %assign/vec4 v0x559597ec0320_0, 0;
    %load/vec4 v0x559597e553e0_0;
    %assign/vec4 v0x559597ec0a10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x559597ec0900_0, 0;
    %wait E_0x559597d1e7d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ec0430_0, 0;
    %wait E_0x559597d1e7d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec0d30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x559597ec0320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ec0a10_0, 0;
    %end;
S_0x559597e3bec0 .scope module, "dut" "qspi_controller" 3 52, 4 7 0, S_0x559597dd79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x559597bb8a00 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x559597bb8a40 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x559597bb8a80 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x559597bb8ac0 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x559597bb8b00 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x559597bb8b40 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x559597bb8b80 .param/l "LEVEL_WIDTH" 1 4 120, +C4<00000000000000000000000000000101>;
L_0x559597ed6600 .functor OR 1, v0x559597e11270_0, v0x559597dda440_0, C4<0>, C4<0>;
L_0x559597ed66c0 .functor OR 1, L_0x559597ed6600, v0x559597eaf210_0, C4<0>, C4<0>;
L_0x559597ed6960 .functor OR 1, L_0x559597edaa40, L_0x559597ed1ed0, C4<0>, C4<0>;
L_0x559597ed7060 .functor OR 1, L_0x559597ed2360, L_0x559597edb050, C4<0>, C4<0>;
L_0x559597ed7120 .functor OR 1, L_0x559597ed7060, v0x559597eb0550_0, C4<0>, C4<0>;
L_0x559597ed7230 .functor NOT 1, L_0x559597ed3570, C4<0>, C4<0>, C4<0>;
L_0x559597ed7330 .functor AND 1, v0x559597deb150_0, L_0x559597ed7230, C4<1>, C4<1>;
L_0x559597ed73a0 .functor NOT 1, v0x559597eaf210_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed7460 .functor AND 1, L_0x559597ed7330, L_0x559597ed73a0, C4<1>, C4<1>;
L_0x559597edb110 .functor NOT 1, L_0x559597ed3570, C4<0>, C4<0>, C4<0>;
L_0x559597edb1e0 .functor AND 1, L_0x559597ed3b10, L_0x559597edb110, C4<1>, C4<1>;
L_0x559597edc8d0 .functor OR 1, v0x559597e922e0_0, v0x559597eb16c0_0, C4<0>, C4<0>;
L_0x559597edd3b0 .functor NOT 1, L_0x559597ed5350, C4<0>, C4<0>, C4<0>;
L_0x559597edd550 .functor BUFZ 1, L_0x559597ed3610, C4<0>, C4<0>, C4<0>;
L_0x559597edca30 .functor BUFZ 1, L_0x559597ed3ea0, C4<0>, C4<0>, C4<0>;
L_0x559597edd700 .functor BUFZ 1, L_0x559597ed37a0, C4<0>, C4<0>, C4<0>;
L_0x559597ede1f0 .functor BUFZ 1, L_0x559597ed38d0, C4<0>, C4<0>, C4<0>;
L_0x559597ede5d0 .functor NOT 1, v0x559597eaf210_0, C4<0>, C4<0>, C4<0>;
L_0x559597ede6e0 .functor AND 1, L_0x559597ee1350, L_0x559597ede5d0, C4<1>, C4<1>;
v0x559597eb3030_0 .net *"_ivl_28", 0 0, L_0x559597ed7060;  1 drivers
v0x559597eb3130_0 .net *"_ivl_32", 0 0, L_0x559597ed7230;  1 drivers
v0x559597eb3210_0 .net *"_ivl_34", 0 0, L_0x559597ed7330;  1 drivers
v0x559597eb32d0_0 .net *"_ivl_36", 0 0, L_0x559597ed73a0;  1 drivers
v0x559597eb33b0_0 .net *"_ivl_40", 0 0, L_0x559597edb110;  1 drivers
L_0x7f1f412fccc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597eb34e0_0 .net/2u *"_ivl_46", 1 0, L_0x7f1f412fccc0;  1 drivers
L_0x7f1f412fcd08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597eb35c0_0 .net/2u *"_ivl_50", 1 0, L_0x7f1f412fcd08;  1 drivers
v0x559597eb36a0_0 .net *"_ivl_6", 0 0, L_0x559597ed6600;  1 drivers
L_0x7f1f412fcd50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559597eb3780_0 .net/2u *"_ivl_62", 0 0, L_0x7f1f412fcd50;  1 drivers
v0x559597eb38f0_0 .net *"_ivl_64", 0 0, L_0x559597edd3b0;  1 drivers
L_0x7f1f412fcd98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559597eb39d0_0 .net/2u *"_ivl_78", 31 0, L_0x7f1f412fcd98;  1 drivers
L_0x7f1f412fcde0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559597eb3ab0_0 .net/2u *"_ivl_82", 31 0, L_0x7f1f412fcde0;  1 drivers
L_0x7f1f412fce28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559597eb3b90_0 .net/2u *"_ivl_86", 28 0, L_0x7f1f412fce28;  1 drivers
v0x559597eb3c70_0 .net *"_ivl_98", 0 0, L_0x559597ede5d0;  1 drivers
v0x559597eb3d50_0 .net "addr_bytes_w", 1 0, L_0x559597ed4f90;  1 drivers
v0x559597eb3e10_0 .net "addr_lanes_w", 1 0, L_0x559597ed4d40;  1 drivers
v0x559597eb3f20_0 .net "burst_size_w", 3 0, L_0x559597ed5a00;  1 drivers
v0x559597eb4030_0 .net "clk", 0 0, v0x559597ebf090_0;  1 drivers
v0x559597eb40d0_0 .net "clk_div_w", 2 0, L_0x559597ed3e00;  1 drivers
v0x559597eb4190_0 .net "cmd_addr_w", 31 0, v0x559597dee900_0;  1 drivers
v0x559597eb42a0_0 .net "cmd_busy_w", 0 0, v0x559597e11270_0;  1 drivers
v0x559597eb4390_0 .net "cmd_done_set_w", 0 0, v0x559597dd56b0_0;  1 drivers
v0x559597eb4480_0 .net "cmd_lanes_w", 1 0, L_0x559597ed4ba0;  1 drivers
v0x559597eb4590_0 .net "cmd_len_w", 31 0, v0x559597deba30_0;  1 drivers
v0x559597eb46a0_0 .net "cmd_start_pulse", 0 0, L_0x559597ed7460;  1 drivers
v0x559597eb4740_0 .var "cmd_start_q", 0 0;
v0x559597eb47e0_0 .net "cmd_start_w", 0 0, v0x559597deb150_0;  1 drivers
v0x559597eb4880_0 .net "cmd_trigger_clr_w", 0 0, v0x559597e80fc0_0;  1 drivers
v0x559597eb4970_0 .net "cpha_w", 0 0, L_0x559597ed38d0;  1 drivers
v0x559597eb4a10_0 .net "cpol_w", 0 0, L_0x559597ed37a0;  1 drivers
v0x559597eb4ab0_0 .net "cs_auto_w", 0 0, L_0x559597ed3ea0;  1 drivers
v0x559597eb4b50_0 .net "cs_delay_w", 1 0, L_0x559597ed4110;  1 drivers
v0x559597eb4bf0_0 .net "cs_level_w", 1 0, L_0x559597ed4070;  1 drivers
v0x559597eb4c90_0 .net "cs_n", 0 0, L_0x559597ee2370;  alias, 1 drivers
v0x559597eb4d30_0 .net "cs_n_int", 0 0, v0x559597ea7b80_0;  1 drivers
v0x559597eb4e20_0 .net "data_lanes_w", 1 0, L_0x559597ed4de0;  1 drivers
v0x559597eb4f10_0 .net "dma_addr_w", 31 0, L_0x559597ed5d30;  1 drivers
v0x559597eb5000_0 .net "dma_axi_err_w", 0 0, v0x559597de9940_0;  1 drivers
v0x559597eb50f0_0 .net "dma_busy_w", 0 0, v0x559597dda440_0;  1 drivers
v0x559597eb5190_0 .net "dma_dir_w", 0 0, L_0x559597ed5aa0;  1 drivers
v0x559597eb5280_0 .net "dma_done_set_w", 0 0, v0x559597e58d40_0;  1 drivers
v0x559597eb5370_0 .net "dma_en_w", 0 0, L_0x559597ed3b10;  1 drivers
v0x559597eb5410_0 .net "dma_len_w", 31 0, L_0x559597ed5da0;  1 drivers
v0x559597eb5500_0 .net "dummy_cycles_w", 3 0, L_0x559597ed5190;  1 drivers
v0x559597eb55f0_0 .net "enable_w", 0 0, L_0x559597ed2dc0;  1 drivers
v0x559597eb5690_0 .net "extra_dummy_w", 7 0, L_0x559597ed5820;  1 drivers
v0x559597eb5780_0 .net "fifo_rx_empty_w", 0 0, L_0x559597ed6ed0;  1 drivers
v0x559597eb5820_0 .net "fifo_rx_full_w", 0 0, L_0x559597ed6e30;  1 drivers
v0x559597eb58c0_0 .var "fifo_rx_level_q", 4 0;
v0x559597eb5980_0 .net "fifo_rx_level_w", 4 0, v0x559597d1c3d0_0;  1 drivers
v0x559597eb5a90_0 .net "fifo_rx_rd_data_w", 31 0, v0x559597d1c540_0;  1 drivers
v0x559597eb5b50_0 .net "fifo_rx_re_csr_w", 0 0, L_0x559597ed2360;  1 drivers
v0x559597eb5bf0_0 .net "fifo_rx_re_dma_w", 0 0, L_0x559597edb050;  1 drivers
v0x559597eb5c90_0 .net "fifo_tx_data_csr_w", 31 0, L_0x559597ed2030;  1 drivers
v0x559597eb5d30_0 .net "fifo_tx_data_dma_w", 31 0, L_0x559597eda980;  1 drivers
v0x559597eb5dd0_0 .net "fifo_tx_data_w", 31 0, L_0x559597ed6a70;  1 drivers
v0x559597eb5e70_0 .net "fifo_tx_empty_w", 0 0, L_0x559597ed6cf0;  1 drivers
v0x559597eb5f60_0 .net "fifo_tx_full_w", 0 0, L_0x559597ed6bb0;  1 drivers
v0x559597eb6000_0 .net "fifo_tx_level_w", 4 0, v0x559597ea2b40_0;  1 drivers
v0x559597eb60f0_0 .net "fifo_tx_rd_data_w", 31 0, v0x559597ea2cf0_0;  1 drivers
v0x559597eb6190_0 .net "fifo_tx_rd_en_w", 0 0, L_0x559597ede6e0;  1 drivers
v0x559597eb6230_0 .net "fifo_tx_we_csr_w", 0 0, L_0x559597ed1ed0;  1 drivers
v0x559597eb62d0_0 .net "fifo_tx_we_dma_w", 0 0, L_0x559597edaa40;  1 drivers
v0x559597eb6370_0 .net "fifo_tx_we_w", 0 0, L_0x559597ed6960;  1 drivers
v0x559597eb6410_0 .net "fsm_addr_bytes_w", 1 0, L_0x559597edcf40;  1 drivers
v0x559597eb68f0_0 .net "fsm_addr_lanes_w", 1 0, L_0x559597edcbb0;  1 drivers
v0x559597eb69c0_0 .net "fsm_addr_w", 31 0, L_0x559597eddaa0;  1 drivers
v0x559597eb6a90_0 .net "fsm_clk_div_w", 31 0, L_0x559597eddf90;  1 drivers
v0x559597eb6b60_0 .net "fsm_cmd_lanes_w", 1 0, L_0x559597edc470;  1 drivers
v0x559597eb6c30_0 .net "fsm_cpha_w", 0 0, L_0x559597ede1f0;  1 drivers
v0x559597eb6d00_0 .net "fsm_cpol_w", 0 0, L_0x559597edd700;  1 drivers
v0x559597eb6dd0_0 .net "fsm_cs_auto_w", 0 0, L_0x559597edca30;  1 drivers
v0x559597eb6ea0_0 .net "fsm_data_lanes_w", 1 0, L_0x559597edcd30;  1 drivers
v0x559597eb6f70_0 .net "fsm_dir_w", 0 0, L_0x559597edd4b0;  1 drivers
v0x559597eb7040_0 .var "fsm_done_q", 0 0;
v0x559597eb70e0_0 .net "fsm_done_w", 0 0, L_0x559597edf7c0;  1 drivers
v0x559597eb7180_0 .net "fsm_dummy_cycles_w", 3 0, L_0x559597edd280;  1 drivers
v0x559597eb7250_0 .net "fsm_len_w", 31 0, L_0x559597eddc50;  1 drivers
v0x559597eb7320_0 .net "fsm_mode_bits_w", 7 0, L_0x559597edd8e0;  1 drivers
v0x559597eb73f0_0 .net "fsm_mode_en_w", 0 0, L_0x559597edd070;  1 drivers
v0x559597eb74c0_0 .net "fsm_opcode_w", 7 0, L_0x559597edd660;  1 drivers
v0x559597eb7590_0 .net "fsm_quad_en_w", 0 0, L_0x559597edd550;  1 drivers
v0x559597eb7660_0 .net "fsm_rx_data_w", 31 0, v0x559597ea9470_0;  1 drivers
v0x559597eb7750_0 .var "fsm_rx_wen_q", 0 0;
v0x559597eb77f0_0 .net "fsm_rx_wen_w", 0 0, v0x559597ea9600_0;  1 drivers
v0x559597eb78e0_0 .net "fsm_start_from_cmd", 0 0, v0x559597e922e0_0;  1 drivers
v0x559597eb7980_0 .var "fsm_start_q", 0 0;
v0x559597eb7a20_0 .net "fsm_start_w", 0 0, L_0x559597edc8d0;  1 drivers
v0x559597eb7ac0_0 .net "fsm_tx_data_w", 31 0, L_0x559597ede2b0;  1 drivers
v0x559597eb7b90_0 .net "fsm_tx_empty_w", 0 0, L_0x559597ede440;  1 drivers
v0x559597eb7c60_0 .net "fsm_tx_ren_w", 0 0, L_0x559597ee1350;  1 drivers
v0x559597eb7d50_0 .net "fsm_xip_cont_w", 0 0, L_0x559597edd5c0;  1 drivers
v0x559597eb7df0_0 .net "hold_en_w", 0 0, L_0x559597ed3cd0;  1 drivers
v0x559597eb7ec0_0 .net "incr_addr_w", 0 0, L_0x559597ed5c90;  1 drivers
v0x559597eb7fb0_0 .net8 "io", 3 0, p0x7f1f4134ce18;  alias, 1 drivers, strength-aware
v0x559597eb8050_0 .net "irq", 0 0, L_0x559597ed6510;  alias, 1 drivers
v0x559597eb8120_0 .net "is_write_w", 0 0, L_0x559597ed5350;  1 drivers
v0x559597eb8210_0 .net "m_axi_araddr", 31 0, L_0x559597eda6b0;  alias, 1 drivers
v0x559597eb82b0_0 .net "m_axi_arready", 0 0, v0x559597ebf6a0_0;  1 drivers
v0x559597eb83a0_0 .net "m_axi_arvalid", 0 0, L_0x559597eda7b0;  alias, 1 drivers
v0x559597eb8440_0 .net "m_axi_awaddr", 31 0, L_0x559597edab10;  alias, 1 drivers
v0x559597eb8510_0 .net "m_axi_awready", 0 0, v0x559597ebf940_0;  1 drivers
v0x559597eb8600_0 .net "m_axi_awvalid", 0 0, L_0x559597edab80;  alias, 1 drivers
v0x559597eb86d0_0 .net "m_axi_bready", 0 0, L_0x559597edaf00;  alias, 1 drivers
L_0x7f1f412fd218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597eb87a0_0 .net "m_axi_bresp", 1 0, L_0x7f1f412fd218;  1 drivers
v0x559597eb8870_0 .net "m_axi_bvalid", 0 0, v0x559597ebfbc0_0;  1 drivers
v0x559597eb8960_0 .net "m_axi_rdata", 31 0, L_0x7f1f412fd380;  alias, 1 drivers
v0x559597eb8a50_0 .net "m_axi_rready", 0 0, L_0x559597eda870;  alias, 1 drivers
L_0x7f1f412fd260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597eb8af0_0 .net "m_axi_rresp", 1 0, L_0x7f1f412fd260;  1 drivers
v0x559597eb8b90_0 .net "m_axi_rvalid", 0 0, v0x559597ebfe10_0;  1 drivers
v0x559597eb8c80_0 .net "m_axi_wdata", 31 0, L_0x559597edacb0;  alias, 1 drivers
v0x559597eb8d20_0 .net "m_axi_wready", 0 0, v0x559597ebffc0_0;  1 drivers
v0x559597eb8e10_0 .net "m_axi_wstrb", 3 0, L_0x559597edac40;  alias, 1 drivers
v0x559597eb8eb0_0 .net "m_axi_wvalid", 0 0, L_0x559597edad70;  alias, 1 drivers
v0x559597eb8f80_0 .net "mode_bits_w", 7 0, L_0x559597ed55c0;  1 drivers
v0x559597eb9070_0 .net "mode_en_cfg_w", 0 0, L_0x559597ed3a00;  1 drivers
v0x559597eb9160_0 .net "mode_en_w", 0 0, L_0x559597ed3c30;  1 drivers
v0x559597eb9200_0 .net "opcode_w", 7 0, L_0x559597ed53f0;  1 drivers
v0x559597eb92f0_0 .net "paddr", 11 0, v0x559597ec0320_0;  1 drivers
v0x559597eb9390_0 .net "penable", 0 0, v0x559597ec0430_0;  1 drivers
v0x559597eb9430_0 .net "prdata", 31 0, v0x559597e77aa0_0;  alias, 1 drivers
v0x559597eb9500_0 .net "pready", 0 0, L_0x7f1f412fc018;  alias, 1 drivers
v0x559597eb95d0_0 .net "psel", 0 0, v0x559597ec0720_0;  1 drivers
v0x559597eb96a0_0 .net "pslverr", 0 0, v0x559597e2f010_0;  alias, 1 drivers
v0x559597eb9770_0 .net "pstrb", 3 0, v0x559597ec0900_0;  1 drivers
v0x559597eb9840_0 .net "pwdata", 31 0, v0x559597ec0a10_0;  1 drivers
v0x559597eb9910_0 .net "pwrite", 0 0, v0x559597ec0d30_0;  1 drivers
v0x559597eb99e0_0 .net "quad_en_w", 0 0, L_0x559597ed3610;  1 drivers
v0x559597eb9a80_0 .net "resetn", 0 0, v0x559597ec0e20_0;  1 drivers
v0x559597eba330_0 .net "s_axi_araddr", 31 0, v0x559597ec1080_0;  1 drivers
v0x559597eba400_0 .net "s_axi_arready", 0 0, v0x559597eaea00_0;  alias, 1 drivers
v0x559597eba4d0_0 .net "s_axi_arvalid", 0 0, v0x559597ec1280_0;  1 drivers
o0x7f1f4134d448 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x559597eba5a0_0 .net "s_axi_awaddr", 31 0, o0x7f1f4134d448;  0 drivers
v0x559597eba670_0 .net "s_axi_awready", 0 0, v0x559597eaee30_0;  1 drivers
L_0x7f1f412fd2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597eba740_0 .net "s_axi_awvalid", 0 0, L_0x7f1f412fd2a8;  1 drivers
L_0x7f1f412fd338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597eba810_0 .net "s_axi_bready", 0 0, L_0x7f1f412fd338;  1 drivers
v0x559597eba8e0_0 .net "s_axi_bresp", 1 0, v0x559597eaf070_0;  1 drivers
v0x559597eba9b0_0 .net "s_axi_bvalid", 0 0, v0x559597eaf2d0_0;  1 drivers
v0x559597ebaa80_0 .net "s_axi_rdata", 31 0, v0x559597eb0ed0_0;  alias, 1 drivers
v0x559597ebab50_0 .net "s_axi_rready", 0 0, v0x559597ec1480_0;  1 drivers
v0x559597ebac20_0 .net "s_axi_rresp", 1 0, v0x559597eb1110_0;  alias, 1 drivers
v0x559597ebacf0_0 .net "s_axi_rvalid", 0 0, v0x559597eb1600_0;  alias, 1 drivers
o0x7f1f4134dc28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x559597ebadc0_0 .net "s_axi_wdata", 31 0, o0x7f1f4134dc28;  0 drivers
v0x559597ebae90_0 .net "s_axi_wready", 0 0, v0x559597eb1d00_0;  1 drivers
o0x7f1f4134dcb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x559597ebaf60_0 .net "s_axi_wstrb", 3 0, o0x7f1f4134dcb8;  0 drivers
L_0x7f1f412fd2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597ebb030_0 .net "s_axi_wvalid", 0 0, L_0x7f1f412fd2f0;  1 drivers
v0x559597ebb100_0 .net "sclk", 0 0, L_0x559597ee21e0;  alias, 1 drivers
v0x559597ebb1d0_0 .net "sclk_int", 0 0, L_0x559597edeca0;  1 drivers
L_0x7f1f412fc408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597ebb2c0_0 .net "wp_en_w", 0 0, L_0x7f1f412fc408;  1 drivers
v0x559597ebb360_0 .net "xip_active_w", 0 0, v0x559597eb1f60_0;  1 drivers
v0x559597ebb450_0 .net "xip_addr_bytes_w", 1 0, L_0x559597ed3fd0;  1 drivers
v0x559597ebb540_0 .net "xip_busy_w", 0 0, v0x559597eaf210_0;  1 drivers
v0x559597ebb5e0_0 .net "xip_cont_read_w", 0 0, L_0x559597ed44b0;  1 drivers
v0x559597ebb680_0 .net "xip_data_lanes_w", 1 0, L_0x559597ed4260;  1 drivers
v0x559597ebb770_0 .net "xip_dummy_cycles_w", 3 0, L_0x559597ed4410;  1 drivers
v0x559597ebb860_0 .net "xip_en_w", 0 0, L_0x559597ed3570;  1 drivers
v0x559597ebb950_0 .net "xip_fifo_rx_re_w", 0 0, v0x559597eb0550_0;  1 drivers
v0x559597ebb9f0_0 .net "xip_mode_bits_w", 7 0, L_0x559597ed4b00;  1 drivers
v0x559597ebbae0_0 .net "xip_mode_en_w", 0 0, L_0x559597ed46b0;  1 drivers
v0x559597ebbbd0_0 .net "xip_read_op_w", 7 0, L_0x559597ed48d0;  1 drivers
v0x559597ebbcc0_0 .net "xip_start_w", 0 0, v0x559597eb16c0_0;  1 drivers
v0x559597ebbd60_0 .net "xip_tx_data_w", 31 0, v0x559597eb1860_0;  1 drivers
v0x559597ebbe00_0 .net "xip_tx_empty_w", 0 0, v0x559597eb1940_0;  1 drivers
v0x559597ebbea0_0 .net "xip_write_en_w", 0 0, L_0x559597ed4750;  1 drivers
v0x559597ebbf90_0 .net "xip_write_op_w", 7 0, L_0x559597ed4970;  1 drivers
L_0x559597ed6820 .part v0x559597ea2b40_0, 0, 4;
L_0x559597ed68c0 .part v0x559597d1c3d0_0, 0, 4;
L_0x559597ed6a70 .functor MUXZ 32, L_0x559597ed2030, L_0x559597eda980, L_0x559597edaa40, C4<>;
L_0x559597edc470 .functor MUXZ 2, L_0x559597ed4ba0, L_0x7f1f412fccc0, v0x559597eaf210_0, C4<>;
L_0x559597edcbb0 .functor MUXZ 2, L_0x559597ed4d40, L_0x7f1f412fcd08, v0x559597eaf210_0, C4<>;
L_0x559597edcd30 .functor MUXZ 2, L_0x559597ed4de0, L_0x559597ed4260, v0x559597eaf210_0, C4<>;
L_0x559597edcf40 .functor MUXZ 2, L_0x559597ed4f90, L_0x559597ed3fd0, v0x559597eaf210_0, C4<>;
L_0x559597edd070 .functor MUXZ 1, L_0x559597ed3a00, L_0x559597ed46b0, v0x559597eaf210_0, C4<>;
L_0x559597edd280 .functor MUXZ 4, L_0x559597ed5190, L_0x559597ed4410, v0x559597eaf210_0, C4<>;
L_0x559597edd4b0 .functor MUXZ 1, L_0x559597edd3b0, L_0x7f1f412fcd50, v0x559597eaf210_0, C4<>;
L_0x559597edd5c0 .functor MUXZ 1, L_0x559597ed44b0, L_0x559597ed44b0, v0x559597eaf210_0, C4<>;
L_0x559597edd660 .functor MUXZ 8, L_0x559597ed53f0, L_0x559597ed48d0, v0x559597eaf210_0, C4<>;
L_0x559597edd8e0 .functor MUXZ 8, L_0x559597ed55c0, L_0x559597ed4b00, v0x559597eaf210_0, C4<>;
L_0x559597eddaa0 .functor MUXZ 32, v0x559597dee900_0, L_0x7f1f412fcd98, v0x559597eaf210_0, C4<>;
L_0x559597eddc50 .functor MUXZ 32, v0x559597deba30_0, L_0x7f1f412fcde0, v0x559597eaf210_0, C4<>;
L_0x559597eddf90 .concat [ 3 29 0 0], L_0x559597ed3e00, L_0x7f1f412fce28;
L_0x559597ede2b0 .functor MUXZ 32, v0x559597ea2cf0_0, v0x559597eb1860_0, v0x559597eaf210_0, C4<>;
L_0x559597ede440 .functor MUXZ 1, L_0x559597ed6cf0, v0x559597eb1940_0, v0x559597eaf210_0, C4<>;
p0x7f1f4134be28 .port I0x559597d21970, L_0x559597edf590;
 .tranvp 4 1 0, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134be28;
p0x7f1f4134be58 .port I0x559597d21970, L_0x559597edf920;
 .tranvp 4 1 1, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134be58;
p0x7f1f4134be88 .port I0x559597d21970, L_0x559597edfc80;
 .tranvp 4 1 2, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134be88;
p0x7f1f4134beb8 .port I0x559597d21970, L_0x559597ee0080;
 .tranvp 4 1 3, I0x559597d21970, p0x7f1f4134ce18 p0x7f1f4134beb8;
S_0x559597e38790 .scope module, "u_cmd_engine" "cmd_engine" 4 369, 5 9 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 32 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x559597d2c8e0 .param/l "ADDR_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x559597ed7a60 .functor BUFZ 2, v0x559597e47510_0, C4<00>, C4<00>, C4<00>;
L_0x559597ed7ed0 .functor BUFZ 2, v0x559597e493c0_0, C4<00>, C4<00>, C4<00>;
L_0x559597ed7f40 .functor BUFZ 2, v0x559597e7ed40_0, C4<00>, C4<00>, C4<00>;
L_0x559597ed7fb0 .functor BUFZ 2, v0x559597c419c0_0, C4<00>, C4<00>, C4<00>;
L_0x559597ed8020 .functor BUFZ 1, v0x559597e4d280_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed80d0 .functor BUFZ 4, v0x559597e4b910_0, C4<0000>, C4<0000>, C4<0000>;
L_0x559597ed8140 .functor NOT 1, v0x559597e0a000_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed8200 .functor BUFZ 1, v0x559597c2a7b0_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed8270 .functor BUFZ 1, v0x559597e4a690_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed8340 .functor BUFZ 1, v0x559597e92540_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed83b0 .functor BUFZ 8, v0x559597e4c150_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x559597ed8490 .functor BUFZ 8, v0x559597e2cde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x559597ed8500 .functor BUFZ 32, v0x559597e384f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597ed8420 .functor BUFZ 32, v0x559597e19990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597ed8680 .functor BUFZ 32, v0x559597dd6880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597ed87e0 .functor BUFZ 1, v0x559597e73b20_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed88b0 .functor BUFZ 1, v0x559597e73cf0_0, C4<0>, C4<0>, C4<0>;
v0x559597e54280_0 .net *"_ivl_10", 4 0, L_0x559597ed7920;  1 drivers
v0x559597cea7d0_0 .net *"_ivl_15", 0 0, L_0x559597ed7b70;  1 drivers
L_0x7f1f412fc840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x559597d20f80_0 .net/2u *"_ivl_16", 3 0, L_0x7f1f412fc840;  1 drivers
v0x559597d4aa30_0 .net *"_ivl_19", 3 0, L_0x559597ed7c60;  1 drivers
L_0x7f1f412fc7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597ba7530_0 .net/2u *"_ivl_2", 0 0, L_0x7f1f412fc7b0;  1 drivers
v0x559597cb7900_0 .net *"_ivl_4", 4 0, L_0x559597ed76c0;  1 drivers
L_0x7f1f412fc7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597cb7550_0 .net/2u *"_ivl_6", 0 0, L_0x7f1f412fc7f8;  1 drivers
v0x559597c4a8b0_0 .net *"_ivl_9", 3 0, L_0x559597ed77f0;  1 drivers
v0x559597c4ac60_0 .net "addr_bytes_i", 1 0, L_0x559597ed4f90;  alias, 1 drivers
v0x559597c41610_0 .net "addr_bytes_o", 1 0, L_0x559597ed7fb0;  1 drivers
v0x559597c419c0_0 .var "addr_bytes_r", 1 0;
v0x559597ce6a30_0 .net "addr_lanes_i", 1 0, L_0x559597ed4d40;  alias, 1 drivers
v0x559597e76570_0 .net "addr_lanes_o", 1 0, L_0x559597ed7ed0;  1 drivers
v0x559597e493c0_0 .var "addr_lanes_r", 1 0;
v0x559597e3b460_0 .net "addr_o", 31 0, L_0x559597ed8500;  1 drivers
v0x559597e384f0_0 .var "addr_r", 31 0;
v0x559597e52130_0 .net "busy_o", 0 0, v0x559597e11270_0;  alias, 1 drivers
v0x559597e11270_0 .var "busy_r", 0 0;
v0x559597ca8810_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597cf90a0_0 .net "clk_div_i", 2 0, L_0x559597ed3e00;  alias, 1 drivers
v0x559597e78270_0 .net "clk_div_o", 31 0, L_0x559597ed8680;  1 drivers
v0x559597dd6880_0 .var "clk_div_r", 31 0;
v0x559597dd7430_0 .net "cmd_addr_i", 31 0, v0x559597dee900_0;  alias, 1 drivers
v0x559597dd56b0_0 .var "cmd_done_set_o", 0 0;
v0x559597dd5e60_0 .net "cmd_lanes_i", 1 0, L_0x559597ed4ba0;  alias, 1 drivers
v0x559597e45310_0 .net "cmd_lanes_o", 1 0, L_0x559597ed7a60;  1 drivers
v0x559597e47510_0 .var "cmd_lanes_r", 1 0;
v0x559597e83280_0 .net "cmd_len_i", 31 0, v0x559597deba30_0;  alias, 1 drivers
v0x559597e82120_0 .net "cmd_start_i", 0 0, L_0x559597ed7460;  alias, 1 drivers
v0x559597e80fc0_0 .var "cmd_trigger_clr_o", 0 0;
v0x559597e7fe60_0 .net "cpha_i", 0 0, L_0x559597ed38d0;  alias, 1 drivers
v0x559597ddb3e0_0 .net "cpha_o", 0 0, L_0x559597ed88b0;  1 drivers
v0x559597e73cf0_0 .var "cpha_r", 0 0;
v0x559597e195a0_0 .net "cpol_i", 0 0, L_0x559597ed37a0;  alias, 1 drivers
v0x559597e02860_0 .net "cpol_o", 0 0, L_0x559597ed87e0;  1 drivers
v0x559597e73b20_0 .var "cpol_r", 0 0;
v0x559597e06030_0 .net "cs_auto_i", 0 0, L_0x559597ed3ea0;  alias, 1 drivers
v0x559597e463b0_0 .net "cs_auto_o", 0 0, L_0x559597ed8270;  1 drivers
v0x559597e4a690_0 .var "cs_auto_r", 0 0;
v0x559597e4b020_0 .net "data_lanes_i", 1 0, L_0x559597ed4de0;  alias, 1 drivers
v0x559597e4c5f0_0 .net "data_lanes_o", 1 0, L_0x559597ed7f40;  1 drivers
v0x559597e7ed40_0 .var "data_lanes_r", 1 0;
v0x559597e7e8a0_0 .net "dir_o", 0 0, L_0x559597ed8140;  1 drivers
v0x559597df5cd0_0 .net "done_i", 0 0, L_0x559597edf7c0;  alias, 1 drivers
v0x559597e635f0_0 .net "dummy_cycles_i", 3 0, L_0x559597ed5190;  alias, 1 drivers
v0x559597e60470_0 .net "dummy_cycles_o", 3 0, L_0x559597ed80d0;  1 drivers
v0x559597e4b910_0 .var "dummy_cycles_r", 3 0;
v0x559597e04510_0 .net "dummy_eff", 3 0, L_0x559597ed7d40;  1 drivers
v0x559597e91ca0_0 .net "dummy_sum", 4 0, L_0x559597ed79c0;  1 drivers
v0x559597e064e0_0 .net "extra_dummy_i", 7 0, L_0x559597ed5820;  alias, 1 drivers
v0x559597e06c10_0 .net "is_write_i", 0 0, L_0x559597ed5350;  alias, 1 drivers
v0x559597e0a000_0 .var "is_write_r", 0 0;
v0x559597e20b90_0 .net "len_o", 31 0, L_0x559597ed8420;  1 drivers
v0x559597e19990_0 .var "len_r", 31 0;
v0x559597ddabf0_0 .net "mode_bits_i", 7 0, L_0x559597ed55c0;  alias, 1 drivers
v0x559597de7440_0 .net "mode_bits_o", 7 0, L_0x559597ed8490;  1 drivers
v0x559597e2cde0_0 .var "mode_bits_r", 7 0;
v0x559597e2cba0_0 .net "mode_en_i", 0 0, L_0x559597ed3a00;  alias, 1 drivers
v0x559597e4d1c0_0 .net "mode_en_o", 0 0, L_0x559597ed8020;  1 drivers
v0x559597e4d280_0 .var "mode_en_r", 0 0;
v0x559597e7d5b0_0 .net "opcode_i", 7 0, L_0x559597ed53f0;  alias, 1 drivers
v0x559597e4cd00_0 .net "opcode_o", 7 0, L_0x559597ed83b0;  1 drivers
v0x559597e4c150_0 .var "opcode_r", 7 0;
v0x559597e4c970_0 .net "quad_en_i", 0 0, L_0x559597ed3610;  alias, 1 drivers
v0x559597e4ca30_0 .net "quad_en_o", 0 0, L_0x559597ed8200;  1 drivers
v0x559597c2a7b0_0 .var "quad_en_r", 0 0;
v0x559597e92220_0 .net "resetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597e922e0_0 .var "start_o", 0 0;
v0x559597e91ee0_0 .net "xip_cont_read_i", 0 0, L_0x559597ed44b0;  alias, 1 drivers
v0x559597e91f80_0 .net "xip_cont_read_o", 0 0, L_0x559597ed8340;  1 drivers
v0x559597e92540_0 .var "xip_cont_read_r", 0 0;
L_0x559597ed76c0 .concat [ 4 1 0 0], L_0x559597ed5190, L_0x7f1f412fc7b0;
L_0x559597ed77f0 .part L_0x559597ed5820, 0, 4;
L_0x559597ed7920 .concat [ 4 1 0 0], L_0x559597ed77f0, L_0x7f1f412fc7f8;
L_0x559597ed79c0 .arith/sum 5, L_0x559597ed76c0, L_0x559597ed7920;
L_0x559597ed7b70 .part L_0x559597ed79c0, 4, 1;
L_0x559597ed7c60 .part L_0x559597ed79c0, 0, 4;
L_0x559597ed7d40 .functor MUXZ 4, L_0x559597ed7c60, L_0x7f1f412fc840, L_0x559597ed7b70, C4<>;
S_0x559597e38b70 .scope module, "u_csr" "csr" 4 244, 6 10 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "mode_en_o";
    .port_info 20 /OUTPUT 1 "hold_en_o";
    .port_info 21 /OUTPUT 1 "wp_en_o";
    .port_info 22 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 23 /OUTPUT 3 "clk_div_o";
    .port_info 24 /OUTPUT 1 "cs_auto_o";
    .port_info 25 /OUTPUT 2 "cs_level_o";
    .port_info 26 /OUTPUT 2 "cs_delay_o";
    .port_info 27 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 28 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 29 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 30 /OUTPUT 1 "xip_cont_read_o";
    .port_info 31 /OUTPUT 1 "xip_mode_en_o";
    .port_info 32 /OUTPUT 1 "xip_write_en_o";
    .port_info 33 /OUTPUT 8 "xip_read_op_o";
    .port_info 34 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 35 /OUTPUT 8 "xip_write_op_o";
    .port_info 36 /OUTPUT 2 "cmd_lanes_o";
    .port_info 37 /OUTPUT 2 "addr_lanes_o";
    .port_info 38 /OUTPUT 2 "data_lanes_o";
    .port_info 39 /OUTPUT 2 "addr_bytes_o";
    .port_info 40 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 41 /OUTPUT 4 "dummy_cycles_o";
    .port_info 42 /OUTPUT 1 "is_write_o";
    .port_info 43 /OUTPUT 8 "opcode_o";
    .port_info 44 /OUTPUT 8 "mode_bits_o";
    .port_info 45 /OUTPUT 32 "cmd_addr_o";
    .port_info 46 /OUTPUT 32 "cmd_len_o";
    .port_info 47 /OUTPUT 8 "extra_dummy_o";
    .port_info 48 /OUTPUT 4 "burst_size_o";
    .port_info 49 /OUTPUT 1 "dma_dir_o";
    .port_info 50 /OUTPUT 1 "incr_addr_o";
    .port_info 51 /OUTPUT 32 "dma_addr_o";
    .port_info 52 /OUTPUT 32 "dma_len_o";
    .port_info 53 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 54 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 55 /INPUT 32 "fifo_rx_data_i";
    .port_info 56 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 57 /OUTPUT 5 "int_en_o";
    .port_info 58 /INPUT 1 "cmd_done_set_i";
    .port_info 59 /INPUT 1 "dma_done_set_i";
    .port_info 60 /INPUT 1 "err_set_i";
    .port_info 61 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 62 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 63 /INPUT 1 "busy_i";
    .port_info 64 /INPUT 1 "xip_active_i";
    .port_info 65 /INPUT 1 "cmd_done_i";
    .port_info 66 /INPUT 1 "dma_done_i";
    .port_info 67 /INPUT 4 "tx_level_i";
    .port_info 68 /INPUT 4 "rx_level_i";
    .port_info 69 /INPUT 1 "tx_empty_i";
    .port_info 70 /INPUT 1 "rx_full_i";
    .port_info 71 /INPUT 1 "timeout_i";
    .port_info 72 /INPUT 1 "overrun_i";
    .port_info 73 /INPUT 1 "underrun_i";
    .port_info 74 /INPUT 1 "axi_err_i";
    .port_info 75 /OUTPUT 1 "irq";
P_0x559597ea0810 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x559597ea0850 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x559597ea0890 .param/l "CLK_DIV_ADDR" 1 6 131, C4<000000010100>;
P_0x559597ea08d0 .param/l "CMD_ADDR_ADDR" 1 6 137, C4<000000101100>;
P_0x559597ea0910 .param/l "CMD_CFG_ADDR" 1 6 135, C4<000000100100>;
P_0x559597ea0950 .param/l "CMD_DUMMY_ADDR" 1 6 139, C4<000000110100>;
P_0x559597ea0990 .param/l "CMD_LEN_ADDR" 1 6 138, C4<000000110000>;
P_0x559597ea09d0 .param/l "CMD_OP_ADDR" 1 6 136, C4<000000101000>;
P_0x559597ea0a10 .param/l "CS_CTRL_ADDR" 1 6 132, C4<000000011000>;
P_0x559597ea0a50 .param/l "CTRL_ADDR" 1 6 127, C4<000000000100>;
P_0x559597ea0a90 .param/l "DMA_CFG_ADDR" 1 6 140, C4<000000111000>;
P_0x559597ea0ad0 .param/l "DMA_DST_ADDR" 1 6 141, C4<000000111100>;
P_0x559597ea0b10 .param/l "DMA_LEN_ADDR" 1 6 142, C4<000001000000>;
P_0x559597ea0b50 .param/l "ERR_STAT_ADDR" 1 6 146, C4<000001010000>;
P_0x559597ea0b90 .param/l "FIFO_RX_ADDR" 1 6 144, C4<000001001000>;
P_0x559597ea0bd0 .param/l "FIFO_STAT_ADDR" 1 6 145, C4<000001001100>;
P_0x559597ea0c10 .param/l "FIFO_TX_ADDR" 1 6 143, C4<000001000100>;
P_0x559597ea0c50 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x559597ea0c90 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x559597ea0cd0 .param/l "ID_ADDR" 1 6 126, C4<000000000000>;
P_0x559597ea0d10 .param/l "ID_VALUE" 1 6 158, C4<00011010000000000001000010000001>;
P_0x559597ea0d50 .param/l "INT_EN_ADDR" 1 6 129, C4<000000001100>;
P_0x559597ea0d90 .param/l "INT_STAT_ADDR" 1 6 130, C4<000000010000>;
P_0x559597ea0dd0 .param/l "STATUS_ADDR" 1 6 128, C4<000000001000>;
P_0x559597ea0e10 .param/l "WIN" 1 6 123, +C4<00000000000000000000000000001100>;
P_0x559597ea0e50 .param/l "XIP_CFG_ADDR" 1 6 133, C4<000000011100>;
P_0x559597ea0e90 .param/l "XIP_CMD_ADDR" 1 6 134, C4<000000100000>;
L_0x559597dd66c0 .functor NOT 1, v0x559597ec0430_0, C4<0>, C4<0>, C4<0>;
L_0x559597dd6f70 .functor AND 1, v0x559597ec0720_0, L_0x559597dd66c0, C4<1>, C4<1>;
L_0x559597dd72d0 .functor AND 1, v0x559597ec0720_0, v0x559597ec0430_0, C4<1>, C4<1>;
L_0x559597bd8ab0 .functor AND 1, L_0x559597dd72d0, v0x559597ec0d30_0, C4<1>, C4<1>;
L_0x559597dd5d00 .functor NOT 1, v0x559597ec0d30_0, C4<0>, C4<0>, C4<0>;
L_0x559597e9f770 .functor AND 1, L_0x559597dd72d0, L_0x559597dd5d00, C4<1>, C4<1>;
L_0x559597e9f4d0 .functor BUFZ 12, v0x559597ec0320_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x559597ec1b30 .functor AND 1, L_0x559597bd8ab0, v0x559597e2dbd0_0, C4<1>, C4<1>;
L_0x559597ec1bf0 .functor NOT 1, v0x559597e2e9b0_0, C4<0>, C4<0>, C4<0>;
L_0x559597ec1c60 .functor AND 1, L_0x559597ec1b30, L_0x559597ec1bf0, C4<1>, C4<1>;
L_0x559597ed1ed0 .functor AND 1, L_0x559597ec1c60, L_0x559597ed1de0, C4<1>, C4<1>;
L_0x559597ed2030 .functor BUFZ 32, v0x559597ec0a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597ed2160 .functor AND 1, L_0x559597e9f770, v0x559597e2dbd0_0, C4<1>, C4<1>;
L_0x559597ed2360 .functor AND 1, L_0x559597ed2160, L_0x559597ed2270, C4<1>, C4<1>;
L_0x559597ed20f0 .functor AND 1, L_0x559597ec1c60, L_0x559597ed2620, C4<1>, C4<1>;
L_0x559597ed2840 .functor AND 1, L_0x559597ed20f0, L_0x559597ed2750, C4<1>, C4<1>;
L_0x559597ed2b10 .functor AND 1, L_0x559597ed2840, L_0x559597ed29e0, C4<1>, C4<1>;
L_0x559597ed2cb0 .functor AND 1, L_0x559597ed2b10, L_0x559597ed2bd0, C4<1>, C4<1>;
L_0x559597ed2f50 .functor NOT 1, L_0x559597ed2e60, C4<0>, C4<0>, C4<0>;
L_0x559597ed3010 .functor AND 1, L_0x559597ed2cb0, L_0x559597ed2f50, C4<1>, C4<1>;
L_0x559597ed31d0 .functor NOT 1, L_0x559597ed66c0, C4<0>, C4<0>, C4<0>;
L_0x559597ed3240 .functor AND 1, L_0x559597ed3010, L_0x559597ed31d0, C4<1>, C4<1>;
L_0x559597ed3a00 .functor BUFZ 1, L_0x559597ed3c30, C4<0>, C4<0>, C4<0>;
L_0x559597ed5d30 .functor BUFZ 32, v0x559597de88a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597ed5da0 .functor BUFZ 32, v0x559597e2be70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597ed6400 .functor AND 5, L_0x559597ed6100, L_0x559597ed61f0, C4<11111>, C4<11111>;
L_0x7f1f412fc180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x559597e0d5d0_0 .net "CLKDIV_WMASK", 31 0, L_0x7f1f412fc180;  1 drivers
L_0x7f1f412fc2a0 .functor BUFT 1, C4<00000000000000000001111111111111>, C4<0>, C4<0>, C4<0>;
v0x559597e05990_0 .net "CMDCFG_WMASK", 31 0, L_0x7f1f412fc2a0;  1 drivers
L_0x7f1f412fc330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x559597e05690_0 .net "CMDDMY_WMASK", 31 0, L_0x7f1f412fc330;  1 drivers
L_0x7f1f412fc2e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x559597e05180_0 .net "CMDOP_WMASK", 31 0, L_0x7f1f412fc2e8;  1 drivers
L_0x7f1f412fc1c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x559597e04bc0_0 .net "CSCTRL_WMASK", 31 0, L_0x7f1f412fc1c8;  1 drivers
L_0x7f1f412fc138 .functor BUFT 1, C4<00000000000000000000001011111111>, C4<0>, C4<0>, C4<0>;
v0x559597e787a0_0 .net "CTRL_WMASK", 31 0, L_0x7f1f412fc138;  1 drivers
L_0x7f1f412fc378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x559597e78530_0 .net "DMACFG_WMASK", 31 0, L_0x7f1f412fc378;  1 drivers
L_0x7f1f412fc210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x559597e048c0_0 .net "XIPCFG_WMASK", 31 0, L_0x7f1f412fc210;  1 drivers
L_0x7f1f412fc258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x559597e38240_0 .net "XIPCMD_WMASK", 31 0, L_0x7f1f412fc258;  1 drivers
v0x559597e3b1d0_0 .net *"_ivl_0", 0 0, L_0x559597dd66c0;  1 drivers
v0x559597e37ea0_0 .net *"_ivl_171", 4 0, L_0x559597ed6100;  1 drivers
v0x559597e395d0_0 .net *"_ivl_173", 4 0, L_0x559597ed61f0;  1 drivers
v0x559597e53160_0 .net *"_ivl_174", 4 0, L_0x559597ed6400;  1 drivers
v0x559597e52870_0 .net *"_ivl_18", 0 0, L_0x559597ec1b30;  1 drivers
v0x559597e52380_0 .net *"_ivl_20", 0 0, L_0x559597ec1bf0;  1 drivers
L_0x7f1f412fc0a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x559597e50d30_0 .net/2u *"_ivl_24", 11 0, L_0x7f1f412fc0a8;  1 drivers
v0x559597e2c560_0 .net *"_ivl_26", 0 0, L_0x559597ed1de0;  1 drivers
v0x559597e2c620_0 .net *"_ivl_32", 0 0, L_0x559597ed2160;  1 drivers
L_0x7f1f412fc0f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x559597e25530_0 .net/2u *"_ivl_34", 11 0, L_0x7f1f412fc0f0;  1 drivers
v0x559597e255f0_0 .net *"_ivl_36", 0 0, L_0x559597ed2270;  1 drivers
L_0x7f1f412fc3c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x559597e24da0_0 .net/2u *"_ivl_58", 11 0, L_0x7f1f412fc3c0;  1 drivers
v0x559597e1fce0_0 .net *"_ivl_60", 0 0, L_0x559597ed2620;  1 drivers
v0x559597e1fda0_0 .net *"_ivl_62", 0 0, L_0x559597ed20f0;  1 drivers
v0x559597e1df90_0 .net *"_ivl_65", 0 0, L_0x559597ed2750;  1 drivers
v0x559597e1b470_0 .net *"_ivl_66", 0 0, L_0x559597ed2840;  1 drivers
v0x559597dd9c10_0 .net *"_ivl_69", 0 0, L_0x559597ed29e0;  1 drivers
v0x559597de0210_0 .net *"_ivl_73", 0 0, L_0x559597ed2bd0;  1 drivers
v0x559597ddfd90_0 .net *"_ivl_74", 0 0, L_0x559597ed2cb0;  1 drivers
v0x559597ddf910_0 .net *"_ivl_77", 0 0, L_0x559597ed2e60;  1 drivers
v0x559597ddf490_0 .net *"_ivl_78", 0 0, L_0x559597ed2f50;  1 drivers
v0x559597ddf010_0 .net *"_ivl_8", 0 0, L_0x559597dd5d00;  1 drivers
v0x559597ddeb90_0 .net *"_ivl_80", 0 0, L_0x559597ed3010;  1 drivers
v0x559597dde710_0 .net *"_ivl_82", 0 0, L_0x559597ed31d0;  1 drivers
v0x559597e73750_0 .net "a", 11 0, L_0x559597e9f4d0;  1 drivers
v0x559597dde7b0_0 .net "access_phase", 0 0, L_0x559597dd72d0;  1 drivers
v0x559597dde290_0 .net "addr_bytes_o", 1 0, L_0x559597ed4f90;  alias, 1 drivers
v0x559597dde350_0 .net "addr_lanes_o", 1 0, L_0x559597ed4d40;  alias, 1 drivers
v0x559597dddea0_0 .net "axi_err_i", 0 0, v0x559597de9940_0;  alias, 1 drivers
v0x559597dddf40_0 .net "burst_size_o", 3 0, L_0x559597ed5a00;  alias, 1 drivers
v0x559597dd97d0_0 .net "busy_i", 0 0, L_0x559597ed66c0;  1 drivers
v0x559597dd9890_0 .net "clk_div_o", 2 0, L_0x559597ed3e00;  alias, 1 drivers
v0x559597deff80_0 .var "clk_div_reg", 31 0;
v0x559597df0040_0 .net "cmd_addr_o", 31 0, v0x559597dee900_0;  alias, 1 drivers
v0x559597dee900_0 .var "cmd_addr_reg", 31 0;
v0x559597dee9a0_0 .var "cmd_cfg_reg", 31 0;
L_0x7f1f412fc528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597dee460_0 .net "cmd_done_i", 0 0, L_0x7f1f412fc528;  1 drivers
v0x559597dee520_0 .var "cmd_done_latched", 0 0;
v0x559597ded3c0_0 .net "cmd_done_set_i", 0 0, v0x559597dd56b0_0;  alias, 1 drivers
v0x559597deca70_0 .var "cmd_dummy_reg", 31 0;
v0x559597debe70_0 .net "cmd_lanes_o", 1 0, L_0x559597ed4ba0;  alias, 1 drivers
v0x559597debf30_0 .net "cmd_len_o", 31 0, v0x559597deba30_0;  alias, 1 drivers
v0x559597deba30_0 .var "cmd_len_reg", 31 0;
v0x559597debaf0_0 .var "cmd_op_reg", 31 0;
v0x559597deb590_0 .net "cmd_start_o", 0 0, v0x559597deb150_0;  alias, 1 drivers
v0x559597deb650_0 .net "cmd_trig_ok", 0 0, L_0x559597ed3240;  1 drivers
v0x559597deb150_0 .var "cmd_trig_q", 0 0;
v0x559597deb1f0_0 .net "cmd_trig_wr", 0 0, L_0x559597ed2b10;  1 drivers
v0x559597dead10_0 .net "cmd_trigger_clr_i", 0 0, v0x559597e80fc0_0;  alias, 1 drivers
v0x559597dea870_0 .net "cpha_o", 0 0, L_0x559597ed38d0;  alias, 1 drivers
v0x559597de9500_0 .net "cpol_o", 0 0, L_0x559597ed37a0;  alias, 1 drivers
v0x559597dda780_0 .net "cs_auto_o", 0 0, L_0x559597ed3ea0;  alias, 1 drivers
v0x559597de90c0_0 .var "cs_ctrl_reg", 31 0;
v0x559597de9160_0 .net "cs_delay_o", 1 0, L_0x559597ed4110;  alias, 1 drivers
v0x559597de8c20_0 .net "cs_level_o", 1 0, L_0x559597ed4070;  alias, 1 drivers
v0x559597de8ce0_0 .var "ctrl_reg", 31 0;
v0x559597cb71c0_0 .net "data_lanes_o", 1 0, L_0x559597ed4de0;  alias, 1 drivers
v0x559597de87e0_0 .net "dma_addr_o", 31 0, L_0x559597ed5d30;  alias, 1 drivers
v0x559597de88a0_0 .var "dma_addr_reg", 31 0;
v0x559597de83a0_0 .var "dma_cfg_reg", 31 0;
v0x559597de7e30_0 .net "dma_dir_o", 0 0, L_0x559597ed5aa0;  alias, 1 drivers
L_0x7f1f412fc570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597de7ef0_0 .net "dma_done_i", 0 0, L_0x7f1f412fc570;  1 drivers
v0x559597de7990_0 .var "dma_done_latched", 0 0;
v0x559597de7a50_0 .net "dma_done_set_i", 0 0, v0x559597e58d40_0;  alias, 1 drivers
v0x559597e129f0_0 .net "dma_en_o", 0 0, L_0x559597ed3b10;  alias, 1 drivers
v0x559597e12ab0_0 .net "dma_len_o", 31 0, L_0x559597ed5da0;  alias, 1 drivers
v0x559597e2be70_0 .var "dma_len_reg", 31 0;
v0x559597e2bf50_0 .net "dummy_cycles_o", 3 0, L_0x559597ed5190;  alias, 1 drivers
v0x559597e0a9b0_0 .net "enable_o", 0 0, L_0x559597ed2dc0;  alias, 1 drivers
L_0x7f1f412fc450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597e0aa50_0 .net "err_set_i", 0 0, L_0x7f1f412fc450;  1 drivers
v0x559597e1a180_0 .var "err_stat_reg", 31 0;
v0x559597e1a260_0 .net "extra_dummy_o", 7 0, L_0x559597ed5820;  alias, 1 drivers
v0x559597e20710_0 .net "fifo_rx_data_i", 31 0, v0x559597d1c540_0;  alias, 1 drivers
L_0x7f1f412fc4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597e207b0_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f1f412fc4e0;  1 drivers
v0x559597e1d460_0 .net "fifo_rx_re_o", 0 0, L_0x559597ed2360;  alias, 1 drivers
v0x559597e1d500_0 .net "fifo_tx_data_o", 31 0, L_0x559597ed2030;  alias, 1 drivers
L_0x7f1f412fc498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597e3b700_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f1f412fc498;  1 drivers
v0x559597e3b7c0_0 .net "fifo_tx_we_o", 0 0, L_0x559597ed1ed0;  alias, 1 drivers
v0x559597e3aea0_0 .net "hold_en_o", 0 0, L_0x559597ed3cd0;  alias, 1 drivers
v0x559597e3af60_0 .net "incr_addr_o", 0 0, L_0x559597ed5c90;  alias, 1 drivers
v0x559597e3aac0_0 .net "int_en_o", 4 0, L_0x559597ed5f00;  1 drivers
v0x559597e3aba0_0 .var "int_en_reg", 31 0;
v0x559597e3a6e0_0 .var "int_stat_reg", 31 0;
v0x559597e3a7c0_0 .net "irq", 0 0, L_0x559597ed6510;  alias, 1 drivers
v0x559597e3a300_0 .net "is_write_o", 0 0, L_0x559597ed5350;  alias, 1 drivers
v0x559597e3a3d0_0 .net "lsb_first_o", 0 0, L_0x559597ed3a70;  1 drivers
v0x559597e39f20_0 .net "mode_bits_o", 7 0, L_0x559597ed55c0;  alias, 1 drivers
v0x559597e39ff0_0 .net "mode_en_cfg_o", 0 0, L_0x559597ed3a00;  alias, 1 drivers
v0x559597e39b40_0 .net "mode_en_o", 0 0, L_0x559597ed3c30;  alias, 1 drivers
v0x559597e39be0_0 .net "opcode_o", 7 0, L_0x559597ed53f0;  alias, 1 drivers
L_0x7f1f412fc600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597e39330_0 .net "overrun_i", 0 0, L_0x7f1f412fc600;  1 drivers
v0x559597e393d0_0 .net "paddr", 11 0, v0x559597ec0320_0;  alias, 1 drivers
v0x559597e38f50_0 .net "pclk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597e38ff0_0 .net "penable", 0 0, v0x559597ec0430_0;  alias, 1 drivers
v0x559597e77aa0_0 .var "prdata", 31 0;
v0x559597e77b80_0 .net "pready", 0 0, L_0x7f1f412fc018;  alias, 1 drivers
v0x559597e52d20_0 .net "presetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597e52dc0_0 .net "psel", 0 0, v0x559597ec0720_0;  alias, 1 drivers
v0x559597e2f010_0 .var "pslverr", 0 0;
v0x559597e2f0d0_0 .net "pstrb", 3 0, v0x559597ec0900_0;  alias, 1 drivers
L_0x7f1f412fc060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x559597e1a6f0_0 .net "pstrb_eff", 3 0, L_0x7f1f412fc060;  1 drivers
v0x559597e1a7d0_0 .net "pwdata", 31 0, v0x559597ec0a10_0;  alias, 1 drivers
v0x559597e2ec90_0 .net "pwrite", 0 0, v0x559597ec0d30_0;  alias, 1 drivers
v0x559597e2ed50_0 .net "quad_en_o", 0 0, L_0x559597ed3610;  alias, 1 drivers
v0x559597e2e910_0 .net "read_phase", 0 0, L_0x559597e9f770;  1 drivers
v0x559597e2e9b0_0 .var "ro_addr", 0 0;
v0x559597e2e590_0 .net "rx_full_i", 0 0, L_0x559597ed6e30;  alias, 1 drivers
v0x559597e2e650_0 .net "rx_level_i", 3 0, L_0x559597ed68c0;  1 drivers
v0x559597e2e210_0 .net "setup_phase", 0 0, L_0x559597dd6f70;  1 drivers
L_0x7f1f412fc5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597e2e2d0_0 .net "timeout_i", 0 0, L_0x7f1f412fc5b8;  1 drivers
v0x559597e2de90_0 .net "tx_empty_i", 0 0, L_0x559597ed6cf0;  alias, 1 drivers
v0x559597e2df50_0 .net "tx_level_i", 3 0, L_0x559597ed6820;  1 drivers
L_0x7f1f412fc648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597e2db10_0 .net "underrun_i", 0 0, L_0x7f1f412fc648;  1 drivers
v0x559597e2dbd0_0 .var "valid_addr", 0 0;
v0x559597e2d790_0 .net "wp_en_o", 0 0, L_0x7f1f412fc408;  alias, 1 drivers
v0x559597e2d850_0 .net "wr_ok", 0 0, L_0x559597ec1c60;  1 drivers
v0x559597e2d410_0 .net "write_phase", 0 0, L_0x559597bd8ab0;  1 drivers
v0x559597e2d4d0_0 .net "xip_active_i", 0 0, v0x559597eb1f60_0;  alias, 1 drivers
v0x559597e2d090_0 .net "xip_addr_bytes_o", 1 0, L_0x559597ed3fd0;  alias, 1 drivers
v0x559597e2d170_0 .var "xip_cfg_reg", 31 0;
v0x559597de41a0_0 .var "xip_cmd_reg", 31 0;
v0x559597de4280_0 .net "xip_cont_read_o", 0 0, L_0x559597ed44b0;  alias, 1 drivers
v0x559597ddcc60_0 .net "xip_data_lanes_o", 1 0, L_0x559597ed4260;  alias, 1 drivers
v0x559597ddcd20_0 .net "xip_dummy_cycles_o", 3 0, L_0x559597ed4410;  alias, 1 drivers
v0x559597def920_0 .net "xip_en_o", 0 0, L_0x559597ed3570;  alias, 1 drivers
v0x559597def9e0_0 .net "xip_mode_bits_o", 7 0, L_0x559597ed4b00;  alias, 1 drivers
v0x559597def540_0 .net "xip_mode_en_o", 0 0, L_0x559597ed46b0;  alias, 1 drivers
v0x559597def600_0 .net "xip_read_op_o", 7 0, L_0x559597ed48d0;  alias, 1 drivers
v0x559597dede90_0 .net "xip_write_en_o", 0 0, L_0x559597ed4750;  alias, 1 drivers
v0x559597dedf30_0 .net "xip_write_op_o", 7 0, L_0x559597ed4970;  alias, 1 drivers
E_0x559597d1ea20/0 .event edge, v0x559597e2e910_0, v0x559597e2dbd0_0, v0x559597e73750_0, v0x559597de8ce0_0;
E_0x559597d1ea20/1 .event edge, v0x559597e2e650_0, v0x559597e2df50_0, v0x559597dd97d0_0, v0x559597e2d4d0_0;
E_0x559597d1ea20/2 .event edge, v0x559597dee520_0, v0x559597de7990_0, v0x559597e3aba0_0, v0x559597e3a6e0_0;
E_0x559597d1ea20/3 .event edge, v0x559597deff80_0, v0x559597de90c0_0, v0x559597e2d170_0, v0x559597de41a0_0;
E_0x559597d1ea20/4 .event edge, v0x559597dee9a0_0, v0x559597debaf0_0, v0x559597dee900_0, v0x559597deba30_0;
E_0x559597d1ea20/5 .event edge, v0x559597deca70_0, v0x559597de83a0_0, v0x559597de88a0_0, v0x559597e2be70_0;
E_0x559597d1ea20/6 .event edge, v0x559597e20710_0, v0x559597e2e590_0, v0x559597e2de90_0, v0x559597e1a180_0;
E_0x559597d1ea20 .event/or E_0x559597d1ea20/0, E_0x559597d1ea20/1, E_0x559597d1ea20/2, E_0x559597d1ea20/3, E_0x559597d1ea20/4, E_0x559597d1ea20/5, E_0x559597d1ea20/6;
E_0x559597bcb390/0 .event negedge, v0x559597e92220_0;
E_0x559597bcb390/1 .event posedge, v0x559597ca8810_0;
E_0x559597bcb390 .event/or E_0x559597bcb390/0, E_0x559597bcb390/1;
E_0x559597e9f5f0/0 .event edge, v0x559597e2d410_0, v0x559597e2dbd0_0, v0x559597e2e9b0_0, v0x559597e73750_0;
E_0x559597e9f5f0/1 .event edge, v0x559597e1a6f0_0, v0x559597e1a7d0_0, v0x559597dd97d0_0;
E_0x559597e9f5f0 .event/or E_0x559597e9f5f0/0, E_0x559597e9f5f0/1;
E_0x559597e9f630 .event edge, v0x559597e73750_0;
L_0x559597ed1de0 .cmp/eq 12, L_0x559597e9f4d0, L_0x7f1f412fc0a8;
L_0x559597ed2270 .cmp/eq 12, L_0x559597e9f4d0, L_0x7f1f412fc0f0;
L_0x559597ed2620 .cmp/eq 12, L_0x559597e9f4d0, L_0x7f1f412fc3c0;
L_0x559597ed2750 .part L_0x7f1f412fc060, 1, 1;
L_0x559597ed29e0 .part v0x559597ec0a10_0, 8, 1;
L_0x559597ed2bd0 .part v0x559597de8ce0_0, 0, 1;
L_0x559597ed2e60 .part v0x559597de8ce0_0, 1, 1;
L_0x559597ed2dc0 .part v0x559597de8ce0_0, 0, 1;
L_0x559597ed3570 .part v0x559597de8ce0_0, 1, 1;
L_0x559597ed3610 .part v0x559597de8ce0_0, 2, 1;
L_0x559597ed37a0 .part v0x559597de8ce0_0, 3, 1;
L_0x559597ed38d0 .part v0x559597de8ce0_0, 4, 1;
L_0x559597ed3a70 .part v0x559597de8ce0_0, 5, 1;
L_0x559597ed3b10 .part v0x559597de8ce0_0, 6, 1;
L_0x559597ed3c30 .part v0x559597de8ce0_0, 7, 1;
L_0x559597ed3cd0 .part v0x559597de8ce0_0, 9, 1;
L_0x559597ed3e00 .part v0x559597deff80_0, 0, 3;
L_0x559597ed3ea0 .part v0x559597de90c0_0, 0, 1;
L_0x559597ed4070 .part v0x559597de90c0_0, 1, 2;
L_0x559597ed4110 .part v0x559597de90c0_0, 3, 2;
L_0x559597ed3fd0 .part v0x559597e2d170_0, 0, 2;
L_0x559597ed4260 .part v0x559597e2d170_0, 2, 2;
L_0x559597ed4410 .part v0x559597e2d170_0, 4, 4;
L_0x559597ed44b0 .part v0x559597e2d170_0, 8, 1;
L_0x559597ed46b0 .part v0x559597e2d170_0, 9, 1;
L_0x559597ed4750 .part v0x559597e2d170_0, 10, 1;
L_0x559597ed48d0 .part v0x559597de41a0_0, 0, 8;
L_0x559597ed4970 .part v0x559597de41a0_0, 8, 8;
L_0x559597ed4b00 .part v0x559597de41a0_0, 16, 8;
L_0x559597ed4ba0 .part v0x559597dee9a0_0, 0, 2;
L_0x559597ed4d40 .part v0x559597dee9a0_0, 2, 2;
L_0x559597ed4de0 .part v0x559597dee9a0_0, 4, 2;
L_0x559597ed4f90 .part v0x559597dee9a0_0, 6, 2;
L_0x559597ed5190 .part v0x559597dee9a0_0, 8, 4;
L_0x559597ed5350 .part v0x559597dee9a0_0, 12, 1;
L_0x559597ed53f0 .part v0x559597debaf0_0, 0, 8;
L_0x559597ed55c0 .part v0x559597debaf0_0, 8, 8;
L_0x559597ed5820 .part v0x559597deca70_0, 0, 8;
L_0x559597ed5a00 .part v0x559597de83a0_0, 0, 4;
L_0x559597ed5aa0 .part v0x559597de83a0_0, 4, 1;
L_0x559597ed5c90 .part v0x559597de83a0_0, 5, 1;
L_0x559597ed5f00 .part v0x559597e3aba0_0, 0, 5;
L_0x559597ed6100 .part v0x559597e3aba0_0, 0, 5;
L_0x559597ed61f0 .part v0x559597e3a6e0_0, 0, 5;
L_0x559597ed6510 .reduce/or L_0x559597ed6400;
S_0x559597e02f30 .scope begin, "$unm_blk_31" "$unm_blk_31" 6 277, 6 277 0, S_0x559597e38b70;
 .timescale 0 0;
v0x559597e47cd0_0 .var "next_ctrl", 31 0;
S_0x559597e49600 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 228, 6 228 0, S_0x559597e38b70;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x559597e49600
v0x559597e472c0_0 .var "cur", 31 0;
v0x559597e46b00_0 .var "data", 31 0;
TD_top_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x559597e1a6f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x559597e46b00_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x559597e472c0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %load/vec4 v0x559597e1a6f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x559597e46b00_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x559597e472c0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597e1a6f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x559597e46b00_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x559597e472c0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597e1a6f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x559597e46b00_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x559597e472c0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x559597dedb40 .scope module, "u_dma_engine" "dma_engine" 4 422, 7 16 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x559597e93f90 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x559597e93fd0 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x559597e94010 .param/l "S_DONE" 1 7 205, C4<101>;
P_0x559597e94050 .param/l "S_IDLE" 1 7 200, C4<000>;
P_0x559597e94090 .param/l "S_RUN_RD" 1 7 202, C4<010>;
P_0x559597e940d0 .param/l "S_RUN_WR" 1 7 204, C4<100>;
P_0x559597e94110 .param/l "S_WAIT_RD" 1 7 201, C4<001>;
P_0x559597e94150 .param/l "S_WAIT_WR" 1 7 203, C4<011>;
P_0x559597e94190 .param/l "TX_DEPTH_LEVEL" 1 7 91, C4<10000>;
P_0x559597e941d0 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x559597ed8cb0 .functor NOT 1, v0x559597e5cbd0_0, C4<0>, C4<0>, C4<0>;
L_0x559597ed8d20 .functor AND 1, L_0x559597edb1e0, L_0x559597ed8cb0, C4<1>, C4<1>;
L_0x559597ed9cd0 .functor NOT 1, v0x559597ec0e20_0, C4<0>, C4<0>, C4<0>;
L_0x559597eda4f0 .functor NOT 1, v0x559597ec0e20_0, C4<0>, C4<0>, C4<0>;
L_0x559597eda6b0 .functor BUFZ 32, v0x559597e12370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597eda7b0 .functor BUFZ 1, v0x559597e11f90_0, C4<0>, C4<0>, C4<0>;
L_0x559597eda870 .functor BUFZ 1, v0x559597e822c0_0, C4<0>, C4<0>, C4<0>;
L_0x559597eda980 .functor BUFZ 32, v0x559597e7e1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597edaa40 .functor BUFZ 1, v0x559597e49170_0, C4<0>, C4<0>, C4<0>;
L_0x559597edab10 .functor BUFZ 32, v0x559597e054c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597edab80 .functor BUFZ 1, v0x559597e4d930_0, C4<0>, C4<0>, C4<0>;
L_0x559597edacb0 .functor BUFZ 32, v0x559597e1c970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597edad70 .functor BUFZ 1, v0x559597de5bb0_0, C4<0>, C4<0>, C4<0>;
L_0x559597edac40 .functor BUFZ 4, v0x559597e1ade0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x559597edaf00 .functor BUFZ 1, v0x559597e57840_0, C4<0>, C4<0>, C4<0>;
L_0x559597edb050 .functor BUFZ 1, v0x559597e515d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f1f412fc888 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x559597e0e260_0 .net/2u *"_ivl_0", 4 0, L_0x7f1f412fc888;  1 drivers
v0x559597de5760_0 .net *"_ivl_10", 0 0, L_0x559597ed8cb0;  1 drivers
v0x559597de5190_0 .net *"_ivl_16", 29 0, L_0x559597ed8e40;  1 drivers
L_0x7f1f412fc918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597de5280_0 .net *"_ivl_18", 1 0, L_0x7f1f412fc918;  1 drivers
L_0x7f1f412fc960 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x559597de4cc0_0 .net/2u *"_ivl_20", 3 0, L_0x7f1f412fc960;  1 drivers
v0x559597de4770_0 .net *"_ivl_22", 0 0, L_0x559597ed92f0;  1 drivers
L_0x7f1f412fc9a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x559597de4830_0 .net/2u *"_ivl_24", 3 0, L_0x7f1f412fc9a8;  1 drivers
v0x559597de3c80_0 .net *"_ivl_28", 31 0, L_0x559597ed95e0;  1 drivers
L_0x7f1f412fc9f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559597de3d60_0 .net *"_ivl_31", 27 0, L_0x7f1f412fc9f0;  1 drivers
v0x559597de1ec0_0 .net *"_ivl_35", 3 0, L_0x559597ed98b0;  1 drivers
L_0x7f1f412fca38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559597de1fa0_0 .net/2u *"_ivl_38", 27 0, L_0x7f1f412fca38;  1 drivers
L_0x7f1f412fc8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x559597ddda10_0 .net/2u *"_ivl_4", 4 0, L_0x7f1f412fc8d0;  1 drivers
v0x559597dddaf0_0 .net *"_ivl_40", 31 0, L_0x559597ed9aa0;  1 drivers
v0x559597ddc770_0 .net *"_ivl_44", 29 0, L_0x559597ed9be0;  1 drivers
L_0x7f1f412fca80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597ddc830_0 .net *"_ivl_46", 1 0, L_0x7f1f412fca80;  1 drivers
L_0x7f1f412fcac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559597ddbcf0_0 .net/2u *"_ivl_48", 0 0, L_0x7f1f412fcac8;  1 drivers
L_0x7f1f412fcb10 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x559597ddbdd0_0 .net/2u *"_ivl_52", 4 0, L_0x7f1f412fcb10;  1 drivers
v0x559597dd9300_0 .net *"_ivl_54", 4 0, L_0x559597ed9ff0;  1 drivers
v0x559597dd93e0_0 .var "addr_r", 31 0;
v0x559597deedc0_0 .net "araddr_o", 31 0, L_0x559597eda6b0;  alias, 1 drivers
v0x559597deeea0_0 .net "araddr_w", 31 0, v0x559597e12370_0;  1 drivers
v0x559597deced0_0 .net "arready_i", 0 0, v0x559597ebf6a0_0;  alias, 1 drivers
v0x559597decf70_0 .net "arvalid_o", 0 0, L_0x559597eda7b0;  alias, 1 drivers
v0x559597dec2b0_0 .net "arvalid_w", 0 0, v0x559597e11f90_0;  1 drivers
v0x559597dec380_0 .net "awaddr_o", 31 0, L_0x559597edab10;  alias, 1 drivers
v0x559597dea2d0_0 .net "awaddr_w", 31 0, v0x559597e054c0_0;  1 drivers
v0x559597dea390_0 .net "awready_i", 0 0, v0x559597ebf940_0;  alias, 1 drivers
v0x559597de9dc0_0 .net "awvalid_o", 0 0, L_0x559597edab80;  alias, 1 drivers
v0x559597de9e60_0 .net "awvalid_w", 0 0, v0x559597e4d930_0;  1 drivers
v0x559597de9940_0 .var "axi_err_o", 0 0;
v0x559597de99e0_0 .net "beats_level", 4 0, L_0x559597ed9e80;  1 drivers
v0x559597de6ff0_0 .net "beats_w", 3 0, L_0x559597ed9950;  1 drivers
v0x559597de70b0_0 .net "bready_o", 0 0, L_0x559597edaf00;  alias, 1 drivers
v0x559597de6ae0_0 .net "bready_w", 0 0, v0x559597e57840_0;  1 drivers
v0x559597de6bb0_0 .net "bresp_i", 1 0, L_0x7f1f412fd218;  alias, 1 drivers
v0x559597de65d0_0 .var "burst_len_r", 31 0;
v0x559597de66b0_0 .net "burst_size_i", 3 0, L_0x559597ed5a00;  alias, 1 drivers
v0x559597de60c0_0 .var "burst_size_r", 3 0;
v0x559597de6180_0 .net "burst_words_w", 3 0, L_0x559597ed9410;  1 drivers
v0x559597dda380_0 .net "busy_o", 0 0, v0x559597dda440_0;  alias, 1 drivers
v0x559597dda440_0 .var "busy_r", 0 0;
v0x559597e3e6b0_0 .net "bvalid_i", 0 0, v0x559597ebfbc0_0;  alias, 1 drivers
v0x559597e3e780_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597e3d050_0 .net "data_out_w", 31 0, v0x559597e7e1e0_0;  1 drivers
v0x559597e3d120_0 .net "dma_addr_i", 31 0, L_0x559597ed5d30;  alias, 1 drivers
v0x559597e58c70_0 .net "dma_dir_i", 0 0, L_0x559597ed5aa0;  alias, 1 drivers
v0x559597e58d40_0 .var "dma_done_set_o", 0 0;
v0x559597e5cbd0_0 .var "dma_en_d", 0 0;
v0x559597e5cc70_0 .net "dma_en_i", 0 0, L_0x559597edb1e0;  1 drivers
v0x559597e07660_0 .net "dma_len_i", 31 0, L_0x559597ed5da0;  alias, 1 drivers
v0x559597e07730_0 .net "fifo_rx_data_i", 31 0, v0x559597d1c540_0;  alias, 1 drivers
v0x559597df0df0_0 .net "fifo_rx_re_o", 0 0, L_0x559597edb050;  alias, 1 drivers
v0x559597df0e90_0 .net "fifo_tx_data_o", 31 0, L_0x559597eda980;  alias, 1 drivers
v0x559597c4a110_0 .net "fifo_tx_we_o", 0 0, L_0x559597edaa40;  alias, 1 drivers
v0x559597c4a1d0_0 .net "incr_addr_i", 0 0, L_0x559597ed5c90;  alias, 1 drivers
v0x559597c4a270_0 .var "incr_addr_r", 0 0;
v0x559597c4a330_0 .net "len_w", 31 0, L_0x559597ed9d40;  1 drivers
v0x559597c4a410_0 .net "rd_done", 0 0, v0x559597e80000_0;  1 drivers
v0x559597c4a4b0_0 .net "rd_en_w", 0 0, v0x559597e515d0_0;  1 drivers
v0x559597c40e10_0 .var "rd_start", 0 0;
v0x559597c40ee0_0 .net "rdata_i", 31 0, L_0x7f1f412fd380;  alias, 1 drivers
v0x559597c40fb0_0 .var "rem_bytes_r", 31 0;
v0x559597c41050_0 .net "rem_lt_burst", 0 0, L_0x559597ed9720;  1 drivers
v0x559597c410f0_0 .net "rem_words_w", 31 0, L_0x559597ed9150;  1 drivers
v0x559597c411d0_0 .net "resetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597d2b980_0 .net "rready_o", 0 0, L_0x559597eda870;  alias, 1 drivers
v0x559597d2ba40_0 .net "rready_w", 0 0, v0x559597e822c0_0;  1 drivers
v0x559597d2bae0_0 .net "rresp_i", 1 0, L_0x7f1f412fd260;  alias, 1 drivers
v0x559597d2bba0_0 .net "rvalid_i", 0 0, v0x559597ebfe10_0;  alias, 1 drivers
v0x559597d2bc70_0 .net "rx_data_ok", 0 0, L_0x559597eda2b0;  1 drivers
v0x559597d2bd10_0 .net "rx_empty", 0 0, L_0x559597ed8ac0;  1 drivers
v0x559597cf7ec0_0 .net "rx_level_i", 4 0, v0x559597d1c3d0_0;  alias, 1 drivers
v0x559597cf7f80_0 .net "start_pulse", 0 0, L_0x559597ed8d20;  1 drivers
v0x559597cf8040_0 .var "start_q", 0 0;
v0x559597cf8100_0 .var "state", 2 0;
v0x559597cf81e0_0 .net "tx_full", 0 0, L_0x559597ed8a20;  1 drivers
v0x559597cf82b0_0 .net "tx_level_i", 4 0, v0x559597ea2b40_0;  alias, 1 drivers
v0x559597c57db0_0 .net "tx_space_ok", 0 0, L_0x559597eda130;  1 drivers
v0x559597c57e70_0 .net "wdata_o", 31 0, L_0x559597edacb0;  alias, 1 drivers
v0x559597c57f50_0 .net "wdata_w", 31 0, v0x559597e1c970_0;  1 drivers
v0x559597c58040_0 .net "wr_done", 0 0, v0x559597e54420_0;  1 drivers
v0x559597c58110_0 .net "wr_en_w", 0 0, v0x559597e49170_0;  1 drivers
v0x559597c533b0_0 .var "wr_start", 0 0;
v0x559597c53480_0 .net "wready_i", 0 0, v0x559597ebffc0_0;  alias, 1 drivers
v0x559597c53550_0 .net "wstrb_o", 3 0, L_0x559597edac40;  alias, 1 drivers
v0x559597c535f0_0 .net "wstrb_w", 3 0, v0x559597e1ade0_0;  1 drivers
v0x559597c536c0_0 .net "wvalid_o", 0 0, L_0x559597edad70;  alias, 1 drivers
v0x559597c53760_0 .net "wvalid_w", 0 0, v0x559597de5bb0_0;  1 drivers
L_0x559597ed8a20 .cmp/eq 5, v0x559597ea2b40_0, L_0x7f1f412fc888;
L_0x559597ed8ac0 .cmp/eq 5, v0x559597d1c3d0_0, L_0x7f1f412fc8d0;
L_0x559597ed8e40 .part v0x559597c40fb0_0, 2, 30;
L_0x559597ed9150 .concat [ 30 2 0 0], L_0x559597ed8e40, L_0x7f1f412fc918;
L_0x559597ed92f0 .cmp/eq 4, v0x559597de60c0_0, L_0x7f1f412fc960;
L_0x559597ed9410 .functor MUXZ 4, v0x559597de60c0_0, L_0x7f1f412fc9a8, L_0x559597ed92f0, C4<>;
L_0x559597ed95e0 .concat [ 4 28 0 0], L_0x559597ed9410, L_0x7f1f412fc9f0;
L_0x559597ed9720 .cmp/gt 32, L_0x559597ed95e0, L_0x559597ed9150;
L_0x559597ed98b0 .part L_0x559597ed9150, 0, 4;
L_0x559597ed9950 .functor MUXZ 4, L_0x559597ed9410, L_0x559597ed98b0, L_0x559597ed9720, C4<>;
L_0x559597ed9aa0 .concat [ 4 28 0 0], L_0x559597ed9950, L_0x7f1f412fca38;
L_0x559597ed9be0 .part L_0x559597ed9aa0, 0, 30;
L_0x559597ed9d40 .concat [ 2 30 0 0], L_0x7f1f412fca80, L_0x559597ed9be0;
L_0x559597ed9e80 .concat [ 4 1 0 0], L_0x559597ed9950, L_0x7f1f412fcac8;
L_0x559597ed9ff0 .arith/sub 5, L_0x7f1f412fcb10, L_0x559597ed9e80;
L_0x559597eda130 .cmp/ge 5, L_0x559597ed9ff0, v0x559597ea2b40_0;
L_0x559597eda2b0 .cmp/ge 5, v0x559597d1c3d0_0, L_0x559597ed9e80;
L_0x559597eda380 .part v0x559597de65d0_0, 0, 16;
L_0x559597eda590 .part v0x559597de65d0_0, 0, 16;
S_0x559597e13ee0 .scope module, "u_axi_read_block" "axi_read_block" 7 142, 7 315 0, S_0x559597dedb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x559597be3550 .param/l "ADDR" 1 7 337, C4<01>;
P_0x559597be3590 .param/l "DATA" 1 7 337, C4<10>;
P_0x559597be35d0 .param/l "IDLE" 1 7 337, C4<00>;
P_0x559597be3610 .param/l "RESP" 1 7 337, C4<11>;
v0x559597e12750_0 .net "addr", 31 0, v0x559597dd93e0_0;  1 drivers
v0x559597e12830_0 .var "addr_reg", 31 0;
v0x559597e12370_0 .var "araddr", 31 0;
v0x559597e12460_0 .net "arready", 0 0, v0x559597ebf6a0_0;  alias, 1 drivers
v0x559597e11f90_0 .var "arvalid", 0 0;
v0x559597e12080_0 .var "busy", 0 0;
v0x559597e7e430_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597e7e100_0 .var "count", 15 0;
v0x559597e7e1e0_0 .var "data_out", 31 0;
v0x559597e80000_0 .var "done", 0 0;
v0x559597e800c0_0 .net "full", 0 0, L_0x559597ed8a20;  alias, 1 drivers
v0x559597e83420_0 .net "rdata", 31 0, L_0x7f1f412fd380;  alias, 1 drivers
v0x559597e834e0_0 .net "reset", 0 0, L_0x559597ed9cd0;  1 drivers
v0x559597e822c0_0 .var "rready", 0 0;
v0x559597e82360_0 .net "rvalid", 0 0, v0x559597ebfe10_0;  alias, 1 drivers
v0x559597e81160_0 .net "start", 0 0, v0x559597c40e10_0;  1 drivers
v0x559597e81220_0 .var "state", 1 0;
v0x559597e49090_0 .net "transfer_size", 15 0, L_0x559597eda380;  1 drivers
v0x559597e49170_0 .var "wr_en", 0 0;
S_0x559597e146a0 .scope module, "u_axi_write_block" "axi_write_block" 7 161, 7 404 0, S_0x559597dedb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x559597e45af0 .param/l "ADDR" 1 7 433, C4<01>;
P_0x559597e45b30 .param/l "DATA" 1 7 433, C4<10>;
P_0x559597e45b70 .param/l "IDLE" 1 7 433, C4<00>;
P_0x559597e45bb0 .param/l "RESP" 1 7 433, C4<11>;
v0x559597e0e300_0 .net "addr", 31 0, v0x559597dd93e0_0;  alias, 1 drivers
v0x559597e05c90_0 .var "addr_reg", 31 0;
v0x559597e05d50_0 .var "aw_seen", 0 0;
v0x559597e054c0_0 .var "awaddr", 31 0;
v0x559597e055a0_0 .net "awready", 0 0, v0x559597ebf940_0;  alias, 1 drivers
v0x559597e4d930_0 .var "awvalid", 0 0;
v0x559597e57840_0 .var "bready", 0 0;
v0x559597e57900_0 .var "busy", 0 0;
v0x559597e566e0_0 .net "bvalid", 0 0, v0x559597ebfbc0_0;  alias, 1 drivers
v0x559597e56780_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597e55580_0 .var "count", 15 0;
v0x559597e55660_0 .net "data_in", 31 0, v0x559597d1c540_0;  alias, 1 drivers
v0x559597e54420_0 .var "done", 0 0;
v0x559597e544c0_0 .net "empty", 0 0, L_0x559597ed8ac0;  alias, 1 drivers
v0x559597e51e20_0 .var "have_word", 0 0;
v0x559597e51ee0_0 .var "hold_bready", 0 0;
v0x559597e515d0_0 .var "rd_en", 0 0;
v0x559597e51670_0 .var "rd_pending", 0 0;
v0x559597e507b0_0 .net "reset", 0 0, L_0x559597eda4f0;  1 drivers
v0x559597e50870_0 .net "start", 0 0, v0x559597c533b0_0;  1 drivers
v0x559597e1eb50_0 .var "state", 1 0;
v0x559597e1ec10_0 .net "transfer_size", 15 0, L_0x559597eda590;  1 drivers
v0x559597e1c970_0 .var "wdata", 31 0;
v0x559597e1ca50_0 .var "word_q", 31 0;
v0x559597e1ad40_0 .net "wready", 0 0, v0x559597ebffc0_0;  alias, 1 drivers
v0x559597e1ade0_0 .var "wstrb", 3 0;
v0x559597de5bb0_0 .var "wvalid", 0 0;
S_0x559597e14a80 .scope module, "u_fifo_rx" "fifo_rx" 4 350, 8 5 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x559597e72400 .param/l "AW" 1 8 26, +C4<00000000000000000000000000000100>;
P_0x559597e72440 .param/l "DEPTH" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x559597e72480 .param/l "DEPTH_VAL" 1 8 27, C4<10000>;
P_0x559597e724c0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000100000>;
L_0x7f1f412fc720 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x559597c95b40_0 .net/2u *"_ivl_0", 4 0, L_0x7f1f412fc720;  1 drivers
L_0x7f1f412fc768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x559597c95c20_0 .net/2u *"_ivl_4", 4 0, L_0x7f1f412fc768;  1 drivers
v0x559597c95d00_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597c95dd0_0 .var "count", 4 0;
v0x559597c95e90_0 .net "empty_o", 0 0, L_0x559597ed6ed0;  alias, 1 drivers
v0x559597d1c330_0 .net "full_o", 0 0, L_0x559597ed6e30;  alias, 1 drivers
v0x559597d1c3d0_0 .var "level_o", 4 0;
v0x559597d1c4a0 .array "mem", 15 0, 31 0;
v0x559597d1c540_0 .var "rd_data_o", 31 0;
v0x559597d1c600_0 .net "rd_en_i", 0 0, L_0x559597ed7120;  1 drivers
v0x559597d1c6c0_0 .net "resetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597ea1e20_0 .var "rptr", 3 0;
v0x559597ea1ec0_0 .var "wptr", 3 0;
v0x559597ea1f60_0 .net "wr_data_i", 31 0, v0x559597ea9470_0;  alias, 1 drivers
v0x559597ea2000_0 .net "wr_en_i", 0 0, v0x559597ea9600_0;  alias, 1 drivers
L_0x559597ed6e30 .cmp/eq 5, v0x559597c95dd0_0, L_0x7f1f412fc720;
L_0x559597ed6ed0 .cmp/eq 5, v0x559597c95dd0_0, L_0x7f1f412fc768;
S_0x559597e14e60 .scope module, "u_fifo_tx" "fifo_tx" 4 332, 9 5 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x559597ea21b0 .param/l "AW" 1 9 26, +C4<00000000000000000000000000000100>;
P_0x559597ea21f0 .param/l "DEPTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x559597ea2230 .param/l "DEPTH_VAL" 1 9 27, C4<10000>;
P_0x559597ea2270 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
L_0x7f1f412fc690 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x559597ea2660_0 .net/2u *"_ivl_0", 4 0, L_0x7f1f412fc690;  1 drivers
L_0x7f1f412fc6d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x559597ea2740_0 .net/2u *"_ivl_4", 4 0, L_0x7f1f412fc6d8;  1 drivers
v0x559597ea2820_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597ea28f0_0 .var "count", 4 0;
v0x559597ea29b0_0 .net "empty_o", 0 0, L_0x559597ed6cf0;  alias, 1 drivers
v0x559597ea2aa0_0 .net "full_o", 0 0, L_0x559597ed6bb0;  alias, 1 drivers
v0x559597ea2b40_0 .var "level_o", 4 0;
v0x559597ea2c30 .array "mem", 15 0, 31 0;
v0x559597ea2cf0_0 .var "rd_data_o", 31 0;
v0x559597ea2dd0_0 .net "rd_en_i", 0 0, L_0x559597ede6e0;  alias, 1 drivers
v0x559597ea2e90_0 .net "resetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597ea2fc0_0 .var "rptr", 3 0;
v0x559597ea30a0_0 .var "wptr", 3 0;
v0x559597ea3180_0 .net "wr_data_i", 31 0, L_0x559597ed6a70;  alias, 1 drivers
v0x559597ea3260_0 .net "wr_en_i", 0 0, L_0x559597ed6960;  alias, 1 drivers
L_0x559597ed6bb0 .cmp/eq 5, v0x559597ea28f0_0, L_0x7f1f412fc690;
L_0x559597ed6cf0 .cmp/eq 5, v0x559597ea28f0_0, L_0x7f1f412fc6d8;
S_0x559597e15240 .scope module, "u_qspi_fsm" "qspi_fsm" 4 556, 10 7 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 1 "xip_cont_read";
    .port_info 14 /INPUT 8 "cmd_opcode";
    .port_info 15 /INPUT 8 "mode_bits";
    .port_info 16 /INPUT 32 "addr";
    .port_info 17 /INPUT 32 "len_bytes";
    .port_info 18 /INPUT 32 "clk_div";
    .port_info 19 /INPUT 1 "cpol";
    .port_info 20 /INPUT 1 "cpha";
    .port_info 21 /INPUT 32 "tx_data_fifo";
    .port_info 22 /INPUT 1 "tx_empty";
    .port_info 23 /OUTPUT 1 "tx_ren";
    .port_info 24 /OUTPUT 32 "rx_data_fifo";
    .port_info 25 /OUTPUT 1 "rx_wen";
    .port_info 26 /INPUT 1 "rx_full";
    .port_info 27 /OUTPUT 1 "sclk";
    .port_info 28 /OUTPUT 1 "cs_n";
    .port_info 29 /INOUT 1 "io0";
    .port_info 30 /INOUT 1 "io1";
    .port_info 31 /INOUT 1 "io2";
    .port_info 32 /INOUT 1 "io3";
P_0x559597ea3440 .param/l "ADDR_BIT" 1 10 213, C4<0011>;
P_0x559597ea3480 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x559597ea34c0 .param/l "CMD_BIT" 1 10 212, C4<0010>;
P_0x559597ea3500 .param/l "CS_DONE" 1 10 218, C4<1000>;
P_0x559597ea3540 .param/l "CS_HOLD" 1 10 217, C4<0111>;
P_0x559597ea3580 .param/l "CS_SETUP" 1 10 211, C4<0001>;
P_0x559597ea35c0 .param/l "DATA_BIT" 1 10 216, C4<0110>;
P_0x559597ea3600 .param/l "DUMMY_BIT" 1 10 215, C4<0101>;
P_0x559597ea3640 .param/l "ERASE" 1 10 219, C4<1001>;
P_0x559597ea3680 .param/l "IDLE" 1 10 210, C4<0000>;
P_0x559597ea36c0 .param/l "MODE_BIT" 1 10 214, C4<0100>;
L_0x559597eded40 .functor XNOR 1, v0x559597ea9be0_0, L_0x559597edd700, C4<0>, C4<0>;
L_0x559597edee40 .functor AND 1, v0x559597ea98e0_0, L_0x559597eded40, C4<1>, C4<1>;
L_0x559597edeeb0 .functor XOR 1, v0x559597ea9be0_0, L_0x559597edd700, C4<0>, C4<0>;
L_0x559597edef70 .functor AND 1, v0x559597ea98e0_0, L_0x559597edeeb0, C4<1>, C4<1>;
L_0x559597edf2f0 .functor BUFZ 1, L_0x559597edf080, C4<0>, C4<0>, C4<0>;
L_0x559597edf7c0 .functor OR 1, L_0x559597edff40, L_0x559597ee0270, C4<0>, C4<0>;
L_0x559597ee07b0 .functor AND 1, L_0x559597ee0550, L_0x559597ee0640, C4<1>, C4<1>;
L_0x559597ee0a50 .functor AND 1, L_0x559597ee07b0, L_0x559597ee0bf0, C4<1>, C4<1>;
L_0x559597ee0e70 .functor AND 1, L_0x559597ee0a50, L_0x559597ee1020, C4<1>, C4<1>;
L_0x559597ee1350 .functor AND 1, L_0x559597ee0e70, L_0x559597ee11b0, C4<1>, C4<1>;
L_0x7f1f412fce70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559597ea48d0_0 .net/2u *"_ivl_0", 1 0, L_0x7f1f412fce70;  1 drivers
L_0x7f1f412fcf48 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x559597ea49d0_0 .net/2u *"_ivl_10", 5 0, L_0x7f1f412fcf48;  1 drivers
v0x559597ea4ab0_0 .net *"_ivl_100", 31 0, L_0x559597ee0dd0;  1 drivers
v0x559597ea4ba0_0 .net *"_ivl_102", 0 0, L_0x559597ee1020;  1 drivers
v0x559597ea4c60_0 .net *"_ivl_105", 0 0, L_0x559597ee0e70;  1 drivers
v0x559597ea4d70_0 .net *"_ivl_107", 0 0, L_0x559597ee11b0;  1 drivers
L_0x7f1f412fcf90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x559597ea4e30_0 .net/2u *"_ivl_12", 5 0, L_0x7f1f412fcf90;  1 drivers
v0x559597ea4f10_0 .net *"_ivl_14", 5 0, L_0x559597ede980;  1 drivers
v0x559597ea4ff0_0 .net *"_ivl_2", 0 0, L_0x559597ede7f0;  1 drivers
v0x559597ea50b0_0 .net *"_ivl_20", 0 0, L_0x559597eded40;  1 drivers
v0x559597ea5170_0 .net *"_ivl_24", 0 0, L_0x559597edeeb0;  1 drivers
v0x559597ea5230_0 .net *"_ivl_37", 0 0, L_0x559597edf450;  1 drivers
v0x559597ea5310_0 .net *"_ivl_39", 0 0, L_0x559597edf4f0;  1 drivers
L_0x7f1f412fceb8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x559597ea53f0_0 .net/2u *"_ivl_4", 5 0, L_0x7f1f412fceb8;  1 drivers
o0x7f1f4134b438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ea54d0_0 name=_ivl_40
v0x559597ea55b0_0 .net *"_ivl_45", 0 0, L_0x559597edf6d0;  1 drivers
v0x559597ea5690_0 .net *"_ivl_47", 0 0, L_0x559597edf830;  1 drivers
o0x7f1f4134b4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ea5880_0 name=_ivl_48
v0x559597ea5960_0 .net *"_ivl_53", 0 0, L_0x559597edfab0;  1 drivers
v0x559597ea5a40_0 .net *"_ivl_55", 0 0, L_0x559597edfb50;  1 drivers
o0x7f1f4134b558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ea5b20_0 name=_ivl_56
L_0x7f1f412fcf00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559597ea5c00_0 .net/2u *"_ivl_6", 1 0, L_0x7f1f412fcf00;  1 drivers
v0x559597ea5ce0_0 .net *"_ivl_61", 0 0, L_0x559597edfe10;  1 drivers
v0x559597ea5dc0_0 .net *"_ivl_63", 0 0, L_0x559597edffe0;  1 drivers
o0x7f1f4134b618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ea5ea0_0 name=_ivl_64
L_0x7f1f412fcfd8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x559597ea5f80_0 .net/2u *"_ivl_68", 3 0, L_0x7f1f412fcfd8;  1 drivers
v0x559597ea6060_0 .net *"_ivl_70", 0 0, L_0x559597edff40;  1 drivers
L_0x7f1f412fd020 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x559597ea6120_0 .net/2u *"_ivl_72", 3 0, L_0x7f1f412fd020;  1 drivers
v0x559597ea6200_0 .net *"_ivl_74", 0 0, L_0x559597ee0270;  1 drivers
L_0x7f1f412fd068 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x559597ea62c0_0 .net/2u *"_ivl_78", 3 0, L_0x7f1f412fd068;  1 drivers
v0x559597ea63a0_0 .net *"_ivl_8", 0 0, L_0x559597ede8e0;  1 drivers
v0x559597ea6460_0 .net *"_ivl_80", 0 0, L_0x559597ee0550;  1 drivers
v0x559597ea6520_0 .net *"_ivl_83", 0 0, L_0x559597ee0640;  1 drivers
v0x559597ea65e0_0 .net *"_ivl_85", 0 0, L_0x559597ee07b0;  1 drivers
L_0x7f1f412fd0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x559597ea66a0_0 .net/2u *"_ivl_86", 2 0, L_0x7f1f412fd0b0;  1 drivers
v0x559597ea6780_0 .net *"_ivl_88", 5 0, L_0x559597ee08c0;  1 drivers
v0x559597ea6860_0 .net *"_ivl_90", 5 0, L_0x559597ee09b0;  1 drivers
L_0x7f1f412fd0f8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x559597ea6940_0 .net/2u *"_ivl_92", 5 0, L_0x7f1f412fd0f8;  1 drivers
v0x559597ea6a20_0 .net *"_ivl_94", 0 0, L_0x559597ee0bf0;  1 drivers
v0x559597ea6ae0_0 .net *"_ivl_97", 0 0, L_0x559597ee0a50;  1 drivers
L_0x7f1f412fd140 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559597ea6ba0_0 .net/2u *"_ivl_98", 31 0, L_0x7f1f412fd140;  1 drivers
v0x559597ea6c80_0 .net "addr", 31 0, L_0x559597eddaa0;  alias, 1 drivers
v0x559597ea6d60_0 .net "addr_bits", 5 0, L_0x559597edeb10;  1 drivers
v0x559597ea6e40_0 .net "addr_bytes_sel", 1 0, L_0x559597edcf40;  alias, 1 drivers
v0x559597ea6f20_0 .var "addr_lanes_eff", 2 0;
v0x559597ea7000_0 .net "addr_lanes_sel", 1 0, L_0x559597edcbb0;  alias, 1 drivers
v0x559597ea70e0_0 .var "bit_cnt", 5 0;
v0x559597ea71c0_0 .var "bit_cnt_n", 5 0;
v0x559597ea72a0_0 .net "bit_tick", 0 0, L_0x559597edf2f0;  1 drivers
v0x559597ea7360_0 .var "byte_cnt", 31 0;
v0x559597ea7440_0 .var "byte_cnt_n", 31 0;
v0x559597ea7520_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597ea75c0_0 .net "clk_div", 31 0, L_0x559597eddf90;  alias, 1 drivers
v0x559597ea76a0_0 .var "cmd_lanes_eff", 2 0;
v0x559597ea7780_0 .net "cmd_lanes_sel", 1 0, L_0x559597edc470;  alias, 1 drivers
v0x559597ea7860_0 .net "cmd_opcode", 7 0, L_0x559597edd660;  alias, 1 drivers
v0x559597ea7940_0 .net "cpha", 0 0, L_0x559597ede1f0;  alias, 1 drivers
v0x559597ea7a00_0 .net "cpol", 0 0, L_0x559597edd700;  alias, 1 drivers
v0x559597ea7ac0_0 .net "cs_auto", 0 0, L_0x559597edca30;  alias, 1 drivers
v0x559597ea7b80_0 .var "cs_n", 0 0;
v0x559597ea7c40_0 .var "cs_n_n", 0 0;
v0x559597ea7d00_0 .var "data_lanes_eff", 2 0;
v0x559597ea7de0_0 .net "data_lanes_sel", 1 0, L_0x559597edcd30;  alias, 1 drivers
v0x559597ea7ec0_0 .net "dir", 0 0, L_0x559597edd4b0;  alias, 1 drivers
v0x559597ea7f80_0 .net "done", 0 0, L_0x559597edf7c0;  alias, 1 drivers
v0x559597ea8430_0 .var "dummy_cnt", 3 0;
v0x559597ea84f0_0 .var "dummy_cnt_n", 3 0;
v0x559597ea85d0_0 .net "dummy_cycles", 3 0, L_0x559597edd280;  alias, 1 drivers
v0x559597ea86b0_0 .var "in_bits", 3 0;
v0x559597ea8790_0 .net8 "io0", 0 0, p0x7f1f4134be28;  1 drivers, strength-aware
v0x559597ea8850_0 .net8 "io1", 0 0, p0x7f1f4134be58;  1 drivers, strength-aware
v0x559597ea8910_0 .net8 "io2", 0 0, p0x7f1f4134be88;  1 drivers, strength-aware
v0x559597ea89d0_0 .net8 "io3", 0 0, p0x7f1f4134beb8;  1 drivers, strength-aware
v0x559597ea8a90_0 .net "io_di", 3 0, L_0x559597edf360;  1 drivers
v0x559597ea8b70_0 .var "io_oe", 3 0;
v0x559597ea8c50_0 .var "io_oe_n", 3 0;
v0x559597ea8d30_0 .var "lanes", 2 0;
v0x559597ea8e10_0 .var "lanes_n", 2 0;
v0x559597ea8ef0_0 .net "leading_edge", 0 0, L_0x559597edee40;  1 drivers
v0x559597ea8fb0_0 .net "len_bytes", 31 0, L_0x559597eddc50;  alias, 1 drivers
v0x559597ea9090_0 .net "mode_bits", 7 0, L_0x559597edd8e0;  alias, 1 drivers
v0x559597ea9170_0 .net "mode_en", 0 0, L_0x559597edd070;  alias, 1 drivers
v0x559597ea9230_0 .var "out_bits", 3 0;
v0x559597ea9310_0 .net "quad_en", 0 0, L_0x559597edd550;  alias, 1 drivers
v0x559597ea93d0_0 .net "resetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597ea9470_0 .var "rx_data_fifo", 31 0;
v0x559597ea9560_0 .net "rx_full", 0 0, L_0x559597ed6e30;  alias, 1 drivers
v0x559597ea9600_0 .var "rx_wen", 0 0;
v0x559597ea96a0_0 .net "sample_pulse", 0 0, L_0x559597edf080;  1 drivers
v0x559597ea9740_0 .net "sclk", 0 0, L_0x559597edeca0;  alias, 1 drivers
v0x559597ea9800_0 .var "sclk_cnt", 31 0;
v0x559597ea98e0_0 .var "sclk_edge", 0 0;
v0x559597ea99a0_0 .var "sclk_en", 0 0;
v0x559597ea9a60_0 .var "sclk_en_n", 0 0;
v0x559597ea9b20_0 .var "sclk_q", 0 0;
v0x559597ea9be0_0 .var "sclk_q_prev", 0 0;
v0x559597ea9ca0_0 .net "shift_pulse", 0 0, L_0x559597edf1c0;  1 drivers
v0x559597ea9d60_0 .var "shreg", 31 0;
v0x559597ea9e40_0 .var "shreg_n", 31 0;
v0x559597ea9f20_0 .net "start", 0 0, L_0x559597edc8d0;  alias, 1 drivers
v0x559597ea9fe0_0 .var "state", 3 0;
v0x559597eaa0c0_0 .var "state_n", 3 0;
v0x559597eaa1a0_0 .net "trailing_edge", 0 0, L_0x559597edef70;  1 drivers
v0x559597eaa260_0 .net "tx_data_fifo", 31 0, L_0x559597ede2b0;  alias, 1 drivers
v0x559597eaa340_0 .net "tx_empty", 0 0, L_0x559597ede440;  alias, 1 drivers
v0x559597eaa400_0 .net "tx_ren", 0 0, L_0x559597ee1350;  alias, 1 drivers
v0x559597eaa4c0_0 .net "xip_cont_read", 0 0, L_0x559597edd5c0;  alias, 1 drivers
E_0x559597ea40a0/0 .event edge, v0x559597ea9fe0_0, v0x559597ea8d30_0, v0x559597ea9d60_0, v0x559597ea70e0_0;
E_0x559597ea40a0/1 .event edge, v0x559597ea7360_0, v0x559597ea8430_0, v0x559597ea7b80_0, v0x559597ea9f20_0;
E_0x559597ea40a0/2 .event edge, v0x559597ea76a0_0, v0x559597ea7860_0, v0x559597ea9ca0_0, v0x559597ea72a0_0;
E_0x559597ea40a0/3 .event edge, v0x559597ea71c0_0, v0x559597ea6d60_0, v0x559597ea6f20_0, v0x559597ea6e40_0;
E_0x559597ea40a0/4 .event edge, v0x559597ea6c80_0, v0x559597ea9170_0, v0x559597ea7d00_0, v0x559597ea9090_0;
E_0x559597ea40a0/5 .event edge, v0x559597ea85d0_0, v0x559597ea8fb0_0, v0x559597ea7ec0_0, v0x559597eaa260_0;
E_0x559597ea40a0/6 .event edge, v0x559597ea96a0_0, v0x559597ea86b0_0, v0x559597e2e590_0, v0x559597ea9e40_0;
E_0x559597ea40a0/7 .event edge, v0x559597ea7440_0, v0x559597eaa4c0_0, v0x559597ea7ac0_0, v0x559597eaa340_0;
E_0x559597ea40a0 .event/or E_0x559597ea40a0/0, E_0x559597ea40a0/1, E_0x559597ea40a0/2, E_0x559597ea40a0/3, E_0x559597ea40a0/4, E_0x559597ea40a0/5, E_0x559597ea40a0/6, E_0x559597ea40a0/7;
E_0x559597ea41f0 .event edge, v0x559597ea8d30_0, v0x559597ea9d60_0, v0x559597ea8a90_0;
E_0x559597ea4250/0 .event edge, v0x559597ea7860_0, v0x559597ea9310_0, v0x559597ea7780_0, v0x559597ea7000_0;
E_0x559597ea4250/1 .event edge, v0x559597ea7de0_0;
E_0x559597ea4250 .event/or E_0x559597ea4250/0, E_0x559597ea4250/1;
L_0x559597ede7f0 .cmp/eq 2, L_0x559597edcf40, L_0x7f1f412fce70;
L_0x559597ede8e0 .cmp/eq 2, L_0x559597edcf40, L_0x7f1f412fcf00;
L_0x559597ede980 .functor MUXZ 6, L_0x7f1f412fcf90, L_0x7f1f412fcf48, L_0x559597ede8e0, C4<>;
L_0x559597edeb10 .functor MUXZ 6, L_0x559597ede980, L_0x7f1f412fceb8, L_0x559597ede7f0, C4<>;
L_0x559597edeca0 .functor MUXZ 1, L_0x559597edd700, v0x559597ea9b20_0, v0x559597ea99a0_0, C4<>;
L_0x559597edf080 .functor MUXZ 1, L_0x559597edee40, L_0x559597edef70, L_0x559597ede1f0, C4<>;
L_0x559597edf1c0 .functor MUXZ 1, L_0x559597edef70, L_0x559597edee40, L_0x559597ede1f0, C4<>;
L_0x559597edf360 .concat [ 1 1 1 1], p0x7f1f4134be28, p0x7f1f4134be58, p0x7f1f4134be88, p0x7f1f4134beb8;
L_0x559597edf450 .part v0x559597ea8b70_0, 0, 1;
L_0x559597edf4f0 .part v0x559597ea9230_0, 0, 1;
L_0x559597edf590 .functor MUXZ 1, o0x7f1f4134b438, L_0x559597edf4f0, L_0x559597edf450, C4<>;
L_0x559597edf6d0 .part v0x559597ea8b70_0, 1, 1;
L_0x559597edf830 .part v0x559597ea9230_0, 1, 1;
L_0x559597edf920 .functor MUXZ 1, o0x7f1f4134b4c8, L_0x559597edf830, L_0x559597edf6d0, C4<>;
L_0x559597edfab0 .part v0x559597ea8b70_0, 2, 1;
L_0x559597edfb50 .part v0x559597ea9230_0, 2, 1;
L_0x559597edfc80 .functor MUXZ 1, o0x7f1f4134b558, L_0x559597edfb50, L_0x559597edfab0, C4<>;
L_0x559597edfe10 .part v0x559597ea8b70_0, 3, 1;
L_0x559597edffe0 .part v0x559597ea9230_0, 3, 1;
L_0x559597ee0080 .functor MUXZ 1, o0x7f1f4134b618, L_0x559597edffe0, L_0x559597edfe10, C4<>;
L_0x559597edff40 .cmp/eq 4, v0x559597ea9fe0_0, L_0x7f1f412fcfd8;
L_0x559597ee0270 .cmp/eq 4, v0x559597ea9fe0_0, L_0x7f1f412fd020;
L_0x559597ee0550 .cmp/eq 4, v0x559597ea9fe0_0, L_0x7f1f412fd068;
L_0x559597ee0640 .reduce/nor L_0x559597edd4b0;
L_0x559597ee08c0 .concat [ 3 3 0 0], v0x559597ea8d30_0, L_0x7f1f412fd0b0;
L_0x559597ee09b0 .arith/sum 6, v0x559597ea70e0_0, L_0x559597ee08c0;
L_0x559597ee0bf0 .cmp/ge 6, L_0x559597ee09b0, L_0x7f1f412fd0f8;
L_0x559597ee0dd0 .arith/sum 32, v0x559597ea7360_0, L_0x7f1f412fd140;
L_0x559597ee1020 .cmp/gt 32, L_0x559597eddc50, L_0x559597ee0dd0;
L_0x559597ee11b0 .reduce/nor L_0x559597ede440;
S_0x559597dec530 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 62, 10 62 0, S_0x559597e15240;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x559597dec530
v0x559597ea4430_0 .var "sel", 1 0;
TD_top_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x559597ea4430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0x559597ea9310_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %end;
S_0x559597ea4510 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 73, 10 73 0, S_0x559597e15240;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x559597ea4510
v0x559597ea47f0_0 .var "lanes", 2 0;
TD_top_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x559597ea47f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %end;
S_0x559597eaa9a0 .scope module, "u_qspi_io" "qspi_io" 4 595, 11 6 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "sclk_i";
    .port_info 3 /INPUT 1 "cs_n_i";
    .port_info 4 /INPUT 4 "io_oe_i";
    .port_info 5 /INPUT 4 "out_bits_i";
    .port_info 6 /OUTPUT 1 "sclk_o";
    .port_info 7 /OUTPUT 1 "cs_n_o";
    .port_info 8 /OUTPUT 4 "input_bits_o";
    .port_info 9 /INOUT 4 "io";
P_0x559597eaab80 .param/l "NUM_IO" 0 11 7, +C4<00000000000000000000000000000100>;
L_0x559597ee21e0 .functor BUFZ 1, L_0x559597edeca0, C4<0>, C4<0>, C4<0>;
L_0x559597ee2370 .functor BUFZ 1, v0x559597ea7b80_0, C4<0>, C4<0>, C4<0>;
v0x559597eac710_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597eac7d0_0 .net "cs_n_i", 0 0, v0x559597ea7b80_0;  alias, 1 drivers
v0x559597eac8c0_0 .net "cs_n_o", 0 0, L_0x559597ee2370;  alias, 1 drivers
v0x559597eac990_0 .var "input_bits_o", 3 0;
v0x559597eaca30_0 .net8 "io", 3 0, p0x7f1f4134ce18;  alias, 1 drivers, strength-aware
L_0x7f1f412fd188 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x559597eacb60_0 .net "io_oe_i", 3 0, L_0x7f1f412fd188;  1 drivers
L_0x7f1f412fd1d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x559597eacc40_0 .net "out_bits_i", 3 0, L_0x7f1f412fd1d0;  1 drivers
v0x559597eacd20_0 .net "resetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597eacdc0_0 .net "sclk_i", 0 0, L_0x559597edeca0;  alias, 1 drivers
v0x559597eace60_0 .net "sclk_o", 0 0, L_0x559597ee21e0;  alias, 1 drivers
L_0x559597ee1530 .part L_0x7f1f412fd188, 0, 1;
L_0x559597ee15d0 .part L_0x7f1f412fd1d0, 0, 1;
L_0x559597ee1710 .part L_0x7f1f412fd188, 1, 1;
L_0x559597ee1800 .part L_0x7f1f412fd1d0, 1, 1;
L_0x559597ee1a30 .part L_0x7f1f412fd188, 2, 1;
L_0x559597ee1ad0 .part L_0x7f1f412fd1d0, 2, 1;
L_0x559597ee1cb0 .concat8 [ 1 1 1 1], L_0x559597ee1670, L_0x559597ee18f0, L_0x559597ee1b70, L_0x559597ee20f0;
L_0x559597ee1e40 .part L_0x7f1f412fd188, 3, 1;
L_0x559597ee1fc0 .part L_0x7f1f412fd1d0, 3, 1;
S_0x559597eaad20 .scope generate, "gen_io[0]" "gen_io[0]" 11 30, 11 30 0, S_0x559597eaa9a0;
 .timescale 0 0;
P_0x559597eaaf40 .param/l "i" 0 11 30, +C4<00>;
v0x559597eab020_0 .net *"_ivl_0", 0 0, L_0x559597ee1530;  1 drivers
v0x559597eab100_0 .net *"_ivl_1", 0 0, L_0x559597ee15d0;  1 drivers
o0x7f1f4134cb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597eab1e0_0 name=_ivl_2
v0x559597eab2d0_0 .net *"_ivl_4", 0 0, L_0x559597ee1670;  1 drivers
L_0x559597ee1670 .functor MUXZ 1, o0x7f1f4134cb18, L_0x559597ee15d0, L_0x559597ee1530, C4<>;
S_0x559597eab3b0 .scope generate, "gen_io[1]" "gen_io[1]" 11 30, 11 30 0, S_0x559597eaa9a0;
 .timescale 0 0;
P_0x559597eab5d0 .param/l "i" 0 11 30, +C4<01>;
v0x559597eab690_0 .net *"_ivl_0", 0 0, L_0x559597ee1710;  1 drivers
v0x559597eab770_0 .net *"_ivl_1", 0 0, L_0x559597ee1800;  1 drivers
o0x7f1f4134cbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597eab850_0 name=_ivl_2
v0x559597eab940_0 .net *"_ivl_4", 0 0, L_0x559597ee18f0;  1 drivers
L_0x559597ee18f0 .functor MUXZ 1, o0x7f1f4134cbd8, L_0x559597ee1800, L_0x559597ee1710, C4<>;
S_0x559597eaba20 .scope generate, "gen_io[2]" "gen_io[2]" 11 30, 11 30 0, S_0x559597eaa9a0;
 .timescale 0 0;
P_0x559597eabc50 .param/l "i" 0 11 30, +C4<010>;
v0x559597eabd10_0 .net *"_ivl_0", 0 0, L_0x559597ee1a30;  1 drivers
v0x559597eabdf0_0 .net *"_ivl_1", 0 0, L_0x559597ee1ad0;  1 drivers
o0x7f1f4134cc98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597eabed0_0 name=_ivl_2
v0x559597eabfc0_0 .net *"_ivl_4", 0 0, L_0x559597ee1b70;  1 drivers
L_0x559597ee1b70 .functor MUXZ 1, o0x7f1f4134cc98, L_0x559597ee1ad0, L_0x559597ee1a30, C4<>;
S_0x559597eac0a0 .scope generate, "gen_io[3]" "gen_io[3]" 11 30, 11 30 0, S_0x559597eaa9a0;
 .timescale 0 0;
P_0x559597eac2a0 .param/l "i" 0 11 30, +C4<011>;
v0x559597eac380_0 .net *"_ivl_0", 0 0, L_0x559597ee1e40;  1 drivers
v0x559597eac460_0 .net *"_ivl_1", 0 0, L_0x559597ee1fc0;  1 drivers
o0x7f1f4134cd58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597eac540_0 name=_ivl_2
v0x559597eac630_0 .net *"_ivl_4", 0 0, L_0x559597ee20f0;  1 drivers
L_0x559597ee20f0 .functor MUXZ 1, o0x7f1f4134cd58, L_0x559597ee1fc0, L_0x559597ee1e40, C4<>;
S_0x559597ead040 .scope module, "u_xip_engine" "xip_engine" 4 464, 12 18 0, S_0x559597e3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x559597ead1d0 .param/l "ADDR_WIDTH" 0 12 19, +C4<00000000000000000000000000100000>;
P_0x559597ead210 .param/l "S_IDLE" 1 12 136, C4<000>;
P_0x559597ead250 .param/l "S_RD_POP" 1 12 138, C4<010>;
P_0x559597ead290 .param/l "S_RD_RESP" 1 12 139, C4<011>;
P_0x559597ead2d0 .param/l "S_RD_WAIT" 1 12 137, C4<001>;
P_0x559597ead310 .param/l "S_WR_RESP" 1 12 141, C4<101>;
P_0x559597ead350 .param/l "S_WR_WAIT" 1 12 140, C4<100>;
L_0x559597edb3a0 .functor BUFZ 2, v0x559597eb0040_0, C4<00>, C4<00>, C4<00>;
L_0x559597edb410 .functor BUFZ 2, v0x559597eae4e0_0, C4<00>, C4<00>, C4<00>;
L_0x559597edb480 .functor BUFZ 1, v0x559597eb0a30_0, C4<0>, C4<0>, C4<0>;
L_0x559597edb520 .functor BUFZ 4, v0x559597eb03b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x559597edb590 .functor NOT 1, v0x559597eb0610_0, C4<0>, C4<0>, C4<0>;
L_0x559597edb640 .functor BUFZ 1, v0x559597eb0e10_0, C4<0>, C4<0>, C4<0>;
L_0x559597edb6b0 .functor BUFZ 1, v0x559597eafea0_0, C4<0>, C4<0>, C4<0>;
L_0x559597edb7a0 .functor BUFZ 1, v0x559597eb2250_0, C4<0>, C4<0>, C4<0>;
L_0x559597edb870 .functor BUFZ 8, v0x559597eb0bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x559597edb9a0 .functor BUFZ 8, v0x559597eb0890_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x559597edba70 .functor BUFZ 32, v0x559597eae780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597edbbe0 .functor BUFZ 32, v0x559597eaf5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x559597edbcb0 .functor BUFZ 1, v0x559597eafc30_0, C4<0>, C4<0>, C4<0>;
L_0x559597edbb40 .functor BUFZ 1, v0x559597eaf9c0_0, C4<0>, C4<0>, C4<0>;
L_0x559597edbf90 .functor AND 1, L_0x559597edbe90, L_0x559597ed3570, C4<1>, C4<1>;
L_0x559597edc130 .functor AND 1, L_0x559597edbf90, L_0x559597edc090, C4<1>, C4<1>;
L_0x559597edc3b0 .functor AND 1, L_0x559597edc270, L_0x559597ed3570, C4<1>, C4<1>;
L_0x559597edc510 .functor AND 1, L_0x559597edc3b0, L_0x559597ed4750, C4<1>, C4<1>;
L_0x559597edc6a0 .functor AND 1, L_0x559597edc510, L_0x559597edc5d0, C4<1>, C4<1>;
L_0x559597edc810 .functor BUFZ 1, L_0x559597edc6a0, C4<0>, C4<0>, C4<0>;
L_0x7f1f412fcc30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x559597eadca0_0 .net/2u *"_ivl_36", 2 0, L_0x7f1f412fcc30;  1 drivers
v0x559597eadd80_0 .net *"_ivl_38", 0 0, L_0x559597edbe90;  1 drivers
v0x559597eade40_0 .net *"_ivl_41", 0 0, L_0x559597edbf90;  1 drivers
v0x559597eadf10_0 .net *"_ivl_43", 0 0, L_0x559597edc090;  1 drivers
L_0x7f1f412fcc78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x559597eadfd0_0 .net/2u *"_ivl_46", 2 0, L_0x7f1f412fcc78;  1 drivers
v0x559597eae100_0 .net *"_ivl_48", 0 0, L_0x559597edc270;  1 drivers
v0x559597eae1c0_0 .net *"_ivl_51", 0 0, L_0x559597edc3b0;  1 drivers
v0x559597eae280_0 .net *"_ivl_53", 0 0, L_0x559597edc510;  1 drivers
v0x559597eae340_0 .net *"_ivl_55", 0 0, L_0x559597edc5d0;  1 drivers
v0x559597eae400_0 .net "addr_bytes_o", 1 0, L_0x559597edb410;  1 drivers
v0x559597eae4e0_0 .var "addr_bytes_r", 1 0;
L_0x7f1f412fcba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597eae5c0_0 .net "addr_lanes_o", 1 0, L_0x7f1f412fcba0;  1 drivers
v0x559597eae6a0_0 .net "addr_o", 31 0, L_0x559597edba70;  1 drivers
v0x559597eae780_0 .var "addr_r", 31 0;
v0x559597eae860_0 .net "ar_ready_w", 0 0, L_0x559597edc130;  1 drivers
v0x559597eae920_0 .net "araddr_i", 31 0, v0x559597ec1080_0;  alias, 1 drivers
v0x559597eaea00_0 .var "arready_o", 0 0;
v0x559597eaebd0_0 .net "arvalid_i", 0 0, v0x559597ec1280_0;  alias, 1 drivers
v0x559597eaec90_0 .net "aw_ready_w", 0 0, L_0x559597edc6a0;  1 drivers
v0x559597eaed50_0 .net "awaddr_i", 31 0, o0x7f1f4134d448;  alias, 0 drivers
v0x559597eaee30_0 .var "awready_o", 0 0;
v0x559597eaeef0_0 .net "awvalid_i", 0 0, L_0x7f1f412fd2a8;  alias, 1 drivers
v0x559597eaefb0_0 .net "bready_i", 0 0, L_0x7f1f412fd338;  alias, 1 drivers
v0x559597eaf070_0 .var "bresp_o", 1 0;
v0x559597eaf150_0 .net "busy_o", 0 0, v0x559597eaf210_0;  alias, 1 drivers
v0x559597eaf210_0 .var "busy_r", 0 0;
v0x559597eaf2d0_0 .var "bvalid_o", 0 0;
v0x559597eaf390_0 .net "clk", 0 0, v0x559597ebf090_0;  alias, 1 drivers
v0x559597eaf430_0 .net "clk_div_i", 2 0, L_0x559597ed3e00;  alias, 1 drivers
v0x559597eaf4f0_0 .net "clk_div_o", 31 0, L_0x559597edbbe0;  1 drivers
v0x559597eaf5d0_0 .var "clk_div_r", 31 0;
v0x559597eaf6b0_0 .net "cmd_busy_i", 0 0, v0x559597e11270_0;  alias, 1 drivers
L_0x7f1f412fcb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559597eaf750_0 .net "cmd_lanes_o", 1 0, L_0x7f1f412fcb58;  1 drivers
v0x559597eaf810_0 .net "cpha_i", 0 0, L_0x559597ed38d0;  alias, 1 drivers
v0x559597eaf900_0 .net "cpha_o", 0 0, L_0x559597edbb40;  1 drivers
v0x559597eaf9c0_0 .var "cpha_r", 0 0;
v0x559597eafa80_0 .net "cpol_i", 0 0, L_0x559597ed37a0;  alias, 1 drivers
v0x559597eafb70_0 .net "cpol_o", 0 0, L_0x559597edbcb0;  1 drivers
v0x559597eafc30_0 .var "cpol_r", 0 0;
v0x559597eafcf0_0 .net "cs_auto_i", 0 0, L_0x559597ed3ea0;  alias, 1 drivers
v0x559597eafde0_0 .net "cs_auto_o", 0 0, L_0x559597edb6b0;  1 drivers
v0x559597eafea0_0 .var "cs_auto_r", 0 0;
v0x559597eaff60_0 .net "data_lanes_o", 1 0, L_0x559597edb3a0;  1 drivers
v0x559597eb0040_0 .var "data_lanes_r", 1 0;
v0x559597eb0120_0 .net "dir_o", 0 0, L_0x559597edb590;  1 drivers
v0x559597eb01e0_0 .net "done_i", 0 0, L_0x559597edf7c0;  alias, 1 drivers
v0x559597eb02d0_0 .net "dummy_cycles_o", 3 0, L_0x559597edb520;  1 drivers
v0x559597eb03b0_0 .var "dummy_cycles_r", 3 0;
v0x559597eb0490_0 .net "fifo_rx_data_i", 31 0, v0x559597d1c540_0;  alias, 1 drivers
v0x559597eb0550_0 .var "fifo_rx_re_o", 0 0;
v0x559597eb0610_0 .var "is_write_r", 0 0;
L_0x7f1f412fcbe8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559597eb06d0_0 .net "len_o", 31 0, L_0x7f1f412fcbe8;  1 drivers
v0x559597eb07b0_0 .net "mode_bits_o", 7 0, L_0x559597edb9a0;  1 drivers
v0x559597eb0890_0 .var "mode_bits_r", 7 0;
v0x559597eb0970_0 .net "mode_en_o", 0 0, L_0x559597edb480;  1 drivers
v0x559597eb0a30_0 .var "mode_en_r", 0 0;
v0x559597eb0af0_0 .net "opcode_o", 7 0, L_0x559597edb870;  1 drivers
v0x559597eb0bd0_0 .var "opcode_r", 7 0;
v0x559597eb0cb0_0 .net "quad_en_i", 0 0, L_0x559597ed3610;  alias, 1 drivers
v0x559597eb0d50_0 .net "quad_en_o", 0 0, L_0x559597edb640;  1 drivers
v0x559597eb0e10_0 .var "quad_en_r", 0 0;
v0x559597eb0ed0_0 .var "rdata_o", 31 0;
v0x559597eb0fb0_0 .net "resetn", 0 0, v0x559597ec0e20_0;  alias, 1 drivers
v0x559597eb1050_0 .net "rready_i", 0 0, v0x559597ec1480_0;  alias, 1 drivers
v0x559597eb1110_0 .var "rresp_o", 1 0;
v0x559597eb1600_0 .var "rvalid_o", 0 0;
v0x559597eb16c0_0 .var "start_o", 0 0;
v0x559597eb1780_0 .var "state", 2 0;
v0x559597eb1860_0 .var "tx_data_o", 31 0;
v0x559597eb1940_0 .var "tx_empty_o", 0 0;
v0x559597eb1a00_0 .net "tx_ren_i", 0 0, L_0x559597ee1350;  alias, 1 drivers
v0x559597eb1aa0_0 .net "w_ready_w", 0 0, L_0x559597edc810;  1 drivers
v0x559597eb1b40_0 .net "wdata_i", 31 0, o0x7f1f4134dc28;  alias, 0 drivers
v0x559597eb1c20_0 .var "wdata_r", 31 0;
v0x559597eb1d00_0 .var "wready_o", 0 0;
v0x559597eb1dc0_0 .net "wstrb_i", 3 0, o0x7f1f4134dcb8;  alias, 0 drivers
v0x559597eb1ea0_0 .net "wvalid_i", 0 0, L_0x7f1f412fd2f0;  alias, 1 drivers
v0x559597eb1f60_0 .var "xip_active_o", 0 0;
v0x559597eb2000_0 .net "xip_addr_bytes_i", 1 0, L_0x559597ed3fd0;  alias, 1 drivers
v0x559597eb20c0_0 .net "xip_cont_read_i", 0 0, L_0x559597ed44b0;  alias, 1 drivers
v0x559597eb21b0_0 .net "xip_cont_read_o", 0 0, L_0x559597edb7a0;  1 drivers
v0x559597eb2250_0 .var "xip_cont_read_r", 0 0;
v0x559597eb2310_0 .net "xip_data_lanes_i", 1 0, L_0x559597ed4260;  alias, 1 drivers
v0x559597eb23d0_0 .net "xip_dummy_cycles_i", 3 0, L_0x559597ed4410;  alias, 1 drivers
v0x559597eb2470_0 .net "xip_en_i", 0 0, L_0x559597ed3570;  alias, 1 drivers
v0x559597eb2510_0 .net "xip_mode_bits_i", 7 0, L_0x559597ed4b00;  alias, 1 drivers
v0x559597eb25b0_0 .net "xip_mode_en_i", 0 0, L_0x559597ed46b0;  alias, 1 drivers
v0x559597eb2680_0 .net "xip_read_op_i", 7 0, L_0x559597ed48d0;  alias, 1 drivers
v0x559597eb2750_0 .net "xip_write_en_i", 0 0, L_0x559597ed4750;  alias, 1 drivers
v0x559597eb2820_0 .net "xip_write_op_i", 7 0, L_0x559597ed4970;  alias, 1 drivers
L_0x559597edbe90 .cmp/eq 3, v0x559597eb1780_0, L_0x7f1f412fcc30;
L_0x559597edc090 .reduce/nor v0x559597e11270_0;
L_0x559597edc270 .cmp/eq 3, v0x559597eb1780_0, L_0x7f1f412fcc78;
L_0x559597edc5d0 .reduce/nor v0x559597e11270_0;
S_0x559597e3ead0 .scope module, "flash" "qspi_device" 3 127, 13 10 0, S_0x559597dd79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x559597e7a6c0 .param/l "ADDR_BITS" 0 13 20, +C4<00000000000000000000000000011000>;
P_0x559597e7a700 .param/l "MEM_SIZE" 0 13 19, +C4<00000000000100000000000000000000>;
P_0x559597e7a740 .param/l "PAGE_SIZE" 0 13 21, +C4<00000000000000000000000100000000>;
P_0x559597e7a780 .param/l "SECTOR_SIZE" 0 13 22, +C4<00000000000000000001000000000000>;
P_0x559597e7a7c0 .param/l "ST_ADDR" 1 13 95, C4<0010>;
P_0x559597e7a800 .param/l "ST_CMD" 1 13 94, C4<0001>;
P_0x559597e7a840 .param/l "ST_DATA_READ" 1 13 97, C4<0100>;
P_0x559597e7a880 .param/l "ST_DATA_WRITE" 1 13 100, C4<0111>;
P_0x559597e7a8c0 .param/l "ST_DUMMY" 1 13 96, C4<0011>;
P_0x559597e7a900 .param/l "ST_IDLE" 1 13 93, C4<0000>;
P_0x559597e7a940 .param/l "ST_ID_READ" 1 13 99, C4<0110>;
P_0x559597e7a980 .param/l "ST_STATUS" 1 13 98, C4<0101>;
v0x559597ebce60_0 .net *"_ivl_11", 0 0, L_0x559597ee28f0;  1 drivers
v0x559597ebcf60_0 .net *"_ivl_13", 0 0, L_0x559597ee29e0;  1 drivers
o0x7f1f4134f668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ebd040_0 name=_ivl_14
v0x559597ebd100_0 .net *"_ivl_19", 0 0, L_0x559597ee2c60;  1 drivers
v0x559597ebd1e0_0 .net *"_ivl_21", 0 0, L_0x559597ee2d50;  1 drivers
o0x7f1f4134f6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ebd310_0 name=_ivl_22
v0x559597ebd3f0_0 .net *"_ivl_27", 0 0, L_0x559597ee2f30;  1 drivers
v0x559597ebd4d0_0 .net *"_ivl_29", 0 0, L_0x559597ee3060;  1 drivers
v0x559597ebd5b0_0 .net *"_ivl_3", 0 0, L_0x559597ee2640;  1 drivers
o0x7f1f4134f7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ebd690_0 name=_ivl_30
v0x559597ebd770_0 .net *"_ivl_5", 0 0, L_0x559597ee26e0;  1 drivers
o0x7f1f4134f818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x559597ebd850_0 name=_ivl_6
v0x559597ebd930_0 .var "addr_bytes", 1 0;
v0x559597ebda10_0 .var "addr_reg", 23 0;
v0x559597ebdaf0_0 .var "bit_cnt", 5 0;
v0x559597ebdbd0_0 .var "cmd_reg", 7 0;
v0x559597ebdcb0_0 .var "data_lanes", 1 0;
v0x559597ebdea0_0 .var "dummy_cycles", 4 0;
v0x559597ebdf80_0 .var "erase_pending", 0 0;
v0x559597ebe040_0 .var "id_reg", 23 0;
v0x559597ebe120_0 .net "io_di", 3 0, L_0x559597ee25a0;  1 drivers
v0x559597ebe200_0 .var "io_do", 3 0;
v0x559597ebe2e0_0 .var "io_oe", 3 0;
v0x559597ebe3c0_0 .var/i "k", 31 0;
v0x559597ebe4a0 .array "memory", 1048575 0, 7 0;
v0x559597ebe560_0 .net "qspi_cs_n", 0 0, L_0x559597ee2370;  alias, 1 drivers
v0x559597ebe600_0 .net8 "qspi_io0", 0 0, p0x7f1f4134fa88;  1 drivers, strength-aware
v0x559597ebe6c0_0 .net8 "qspi_io1", 0 0, p0x7f1f4134fab8;  1 drivers, strength-aware
v0x559597ebe780_0 .net8 "qspi_io2", 0 0, p0x7f1f4134fae8;  1 drivers, strength-aware
v0x559597ebe840_0 .net8 "qspi_io3", 0 0, p0x7f1f4134fb18;  1 drivers, strength-aware
v0x559597ebe900_0 .net "qspi_sclk", 0 0, L_0x559597ee21e0;  alias, 1 drivers
v0x559597ebe9f0_0 .var "shift_in", 7 0;
v0x559597ebead0_0 .var "shift_out", 7 0;
v0x559597ebebb0_0 .var "state", 3 0;
v0x559597ebec90_0 .var "status_reg", 7 0;
E_0x559597e3e820 .event posedge, v0x559597eace60_0;
E_0x559597dda4e0 .event posedge, v0x559597eac8c0_0;
E_0x559597e05ab0 .event negedge, v0x559597eace60_0;
L_0x559597ee25a0 .concat [ 1 1 1 1], p0x7f1f4134fa88, p0x7f1f4134fab8, p0x7f1f4134fae8, p0x7f1f4134fb18;
L_0x559597ee2640 .part v0x559597ebe2e0_0, 0, 1;
L_0x559597ee26e0 .part v0x559597ebe200_0, 0, 1;
L_0x559597ee2780 .functor MUXZ 1, o0x7f1f4134f818, L_0x559597ee26e0, L_0x559597ee2640, C4<>;
L_0x559597ee28f0 .part v0x559597ebe2e0_0, 1, 1;
L_0x559597ee29e0 .part v0x559597ebe200_0, 1, 1;
L_0x559597ee2ad0 .functor MUXZ 1, o0x7f1f4134f668, L_0x559597ee29e0, L_0x559597ee28f0, C4<>;
L_0x559597ee2c60 .part v0x559597ebe2e0_0, 2, 1;
L_0x559597ee2d50 .part v0x559597ebe200_0, 2, 1;
L_0x559597ee2df0 .functor MUXZ 1, o0x7f1f4134f6f8, L_0x559597ee2d50, L_0x559597ee2c60, C4<>;
L_0x559597ee2f30 .part v0x559597ebe2e0_0, 3, 1;
L_0x559597ee3060 .part v0x559597ebe200_0, 3, 1;
L_0x559597ee3200 .functor MUXZ 1, o0x7f1f4134f7b8, L_0x559597ee3060, L_0x559597ee2f30, C4<>;
S_0x559597ebca80 .scope begin, "$unm_blk_204" "$unm_blk_204" 13 139, 13 139 0, S_0x559597e3ead0;
 .timescale 0 0;
v0x559597ebcc80_0 .var/i "base", 31 0;
v0x559597ebcd80_0 .var/i "s", 31 0;
    .scope S_0x559597e38b70;
T_5 ;
    %wait E_0x559597e9f630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597e2e9b0_0, 0, 1;
    %load/vec4 v0x559597e73750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597e2e9b0_0, 0, 1;
    %jmp T_5.22;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2e9b0_0, 0, 1;
    %jmp T_5.22;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2e9b0_0, 0, 1;
    %jmp T_5.22;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2e9b0_0, 0, 1;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2e9b0_0, 0, 1;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2dbd0_0, 0, 1;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x559597e38b70;
T_6 ;
    %wait E_0x559597e9f5f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597e2f010_0, 0, 1;
    %load/vec4 v0x559597e2d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x559597e2dbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x559597e2e9b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2f010_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559597e1a6f0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x559597e1a7d0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x559597dd97d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597e2f010_0, 0, 1;
T_6.4 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x559597e38b70;
T_7 ;
    %wait E_0x559597bcb390;
    %load/vec4 v0x559597e52d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597deb150_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x559597dead10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597deb150_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x559597deb650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597deb150_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x559597e38b70;
T_8 ;
    %wait E_0x559597bcb390;
    %load/vec4 v0x559597e52d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597de8ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e3aba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e3a6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597deff80_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x559597de90c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e2d170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597de41a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597dee9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597debaf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597dee900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597deba30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597deca70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597de83a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597de88a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e2be70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e1a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597dee520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597de7990_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %fork t_1, S_0x559597e02f30;
    %jmp t_0;
    .scope S_0x559597e02f30;
t_1 ;
    %load/vec4 v0x559597de8ce0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %store/vec4 v0x559597e47cd0_0, 0, 32;
    %load/vec4 v0x559597e47cd0_0;
    %load/vec4 v0x559597e787a0_0;
    %and;
    %load/vec4 v0x559597de8ce0_0;
    %load/vec4 v0x559597e787a0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x559597e47cd0_0, 0, 32;
    %load/vec4 v0x559597dd97d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x559597e47cd0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x559597de8ce0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x559597de8ce0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559597e47cd0_0, 4, 1;
T_8.4 ;
    %load/vec4 v0x559597e47cd0_0;
    %assign/vec4 v0x559597de8ce0_0, 0;
    %end;
    .scope S_0x559597e38b70;
t_0 %join;
T_8.2 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x559597e1a6f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x559597e1a7d0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x559597e3aba0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e3aba0_0, 4, 5;
T_8.6 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x559597deff80_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e0d5d0_0;
    %and;
    %assign/vec4 v0x559597deff80_0, 0;
T_8.10 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0x559597de90c0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e04bc0_0;
    %and;
    %assign/vec4 v0x559597de90c0_0, 0;
T_8.12 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x559597e2d170_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e048c0_0;
    %and;
    %assign/vec4 v0x559597e2d170_0, 0;
T_8.14 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x559597de41a0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e38240_0;
    %and;
    %assign/vec4 v0x559597de41a0_0, 0;
T_8.16 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x559597dee9a0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e05990_0;
    %and;
    %assign/vec4 v0x559597dee9a0_0, 0;
T_8.18 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v0x559597debaf0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e05180_0;
    %and;
    %assign/vec4 v0x559597debaf0_0, 0;
T_8.20 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v0x559597dee900_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %assign/vec4 v0x559597dee900_0, 0;
T_8.22 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %load/vec4 v0x559597deba30_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %assign/vec4 v0x559597deba30_0, 0;
T_8.24 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %load/vec4 v0x559597deca70_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e05690_0;
    %and;
    %assign/vec4 v0x559597deca70_0, 0;
T_8.26 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %load/vec4 v0x559597de83a0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %load/vec4 v0x559597e78530_0;
    %and;
    %assign/vec4 v0x559597de83a0_0, 0;
T_8.28 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %load/vec4 v0x559597de88a0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %assign/vec4 v0x559597de88a0_0, 0;
T_8.30 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %load/vec4 v0x559597e2be70_0;
    %load/vec4 v0x559597e1a7d0_0;
    %store/vec4 v0x559597e46b00_0, 0, 32;
    %store/vec4 v0x559597e472c0_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x559597e49600;
    %assign/vec4 v0x559597e2be70_0, 0;
T_8.32 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.34, 8;
    %load/vec4 v0x559597e3a6e0_0;
    %load/vec4 v0x559597e1a7d0_0;
    %inv;
    %and;
    %assign/vec4 v0x559597e3a6e0_0, 0;
T_8.34 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.36, 8;
    %load/vec4 v0x559597e1a180_0;
    %load/vec4 v0x559597e1a7d0_0;
    %inv;
    %and;
    %assign/vec4 v0x559597e1a180_0, 0;
T_8.36 ;
    %load/vec4 v0x559597ded3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e3a6e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597dee520_0, 0;
T_8.38 ;
    %load/vec4 v0x559597de7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e3a6e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597de7990_0, 0;
T_8.40 ;
    %load/vec4 v0x559597e0aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e3a6e0_0, 4, 5;
T_8.42 ;
    %load/vec4 v0x559597e3b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e3a6e0_0, 4, 5;
T_8.44 ;
    %load/vec4 v0x559597e207b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e3a6e0_0, 4, 5;
T_8.46 ;
    %load/vec4 v0x559597e2e2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e1a180_0, 4, 5;
T_8.48 ;
    %load/vec4 v0x559597e39330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e1a180_0, 4, 5;
T_8.50 ;
    %load/vec4 v0x559597e2db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e1a180_0, 4, 5;
T_8.52 ;
    %load/vec4 v0x559597dddea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597e1a180_0, 4, 5;
T_8.54 ;
    %load/vec4 v0x559597e2d850_0;
    %load/vec4 v0x559597e73750_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559597e1a6f0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %load/vec4 v0x559597e1a7d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597dee520_0, 0;
T_8.58 ;
    %load/vec4 v0x559597e1a7d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597de7990_0, 0;
T_8.60 ;
T_8.56 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559597e38b70;
T_9 ;
    %wait E_0x559597d1ea20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %load/vec4 v0x559597e2e910_0;
    %load/vec4 v0x559597e2dbd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x559597e73750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.3 ;
    %load/vec4 v0x559597de8ce0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x559597e2e650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597e2df50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597dd97d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597e2d4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597dee520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597de7990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.5 ;
    %load/vec4 v0x559597e3aba0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.6 ;
    %load/vec4 v0x559597e3a6e0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.7 ;
    %load/vec4 v0x559597deff80_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.8 ;
    %load/vec4 v0x559597de90c0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.9 ;
    %load/vec4 v0x559597e2d170_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.10 ;
    %load/vec4 v0x559597de41a0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.11 ;
    %load/vec4 v0x559597dee9a0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.12 ;
    %load/vec4 v0x559597debaf0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.13 ;
    %load/vec4 v0x559597dee900_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.14 ;
    %load/vec4 v0x559597deba30_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.15 ;
    %load/vec4 v0x559597deca70_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.16 ;
    %load/vec4 v0x559597de83a0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.17 ;
    %load/vec4 v0x559597de88a0_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.18 ;
    %load/vec4 v0x559597e2be70_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.19 ;
    %load/vec4 v0x559597e20710_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x559597e2e590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597e2de90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597e2e650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597e2df50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.21 ;
    %load/vec4 v0x559597e1a180_0;
    %store/vec4 v0x559597e77aa0_0, 0, 32;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x559597e14e60;
T_10 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597ea2e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ea30a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ea2fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597ea28f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ea2cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597ea2b40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x559597ea3260_0;
    %load/vec4 v0x559597ea2aa0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x559597ea3180_0;
    %load/vec4 v0x559597ea30a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559597ea2c30, 0, 4;
    %load/vec4 v0x559597ea30a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x559597ea30a0_0, 0;
T_10.2 ;
    %load/vec4 v0x559597ea2dd0_0;
    %load/vec4 v0x559597ea29b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x559597ea2fc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559597ea2c30, 4;
    %assign/vec4 v0x559597ea2cf0_0, 0;
    %load/vec4 v0x559597ea2fc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x559597ea2fc0_0, 0;
T_10.4 ;
    %load/vec4 v0x559597ea3260_0;
    %load/vec4 v0x559597ea2aa0_0;
    %nor/r;
    %and;
    %load/vec4 v0x559597ea2dd0_0;
    %load/vec4 v0x559597ea29b0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %load/vec4 v0x559597ea28f0_0;
    %assign/vec4 v0x559597ea28f0_0, 0;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x559597ea28f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559597ea28f0_0, 0;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x559597ea28f0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x559597ea28f0_0, 0;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x559597ea28f0_0;
    %assign/vec4 v0x559597ea2b40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x559597e14a80;
T_11 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597d1c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ea1ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ea1e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597c95dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597d1c540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597d1c3d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x559597ea2000_0;
    %load/vec4 v0x559597d1c330_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x559597ea1f60_0;
    %load/vec4 v0x559597ea1ec0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559597d1c4a0, 0, 4;
    %load/vec4 v0x559597ea1ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x559597ea1ec0_0, 0;
T_11.2 ;
    %load/vec4 v0x559597d1c600_0;
    %load/vec4 v0x559597c95e90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x559597ea1e20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559597d1c4a0, 4;
    %assign/vec4 v0x559597d1c540_0, 0;
    %load/vec4 v0x559597ea1e20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x559597ea1e20_0, 0;
T_11.4 ;
    %load/vec4 v0x559597ea2000_0;
    %load/vec4 v0x559597d1c330_0;
    %nor/r;
    %and;
    %load/vec4 v0x559597d1c600_0;
    %load/vec4 v0x559597c95e90_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %load/vec4 v0x559597c95dd0_0;
    %assign/vec4 v0x559597c95dd0_0, 0;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x559597c95dd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559597c95dd0_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x559597c95dd0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x559597c95dd0_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %load/vec4 v0x559597c95dd0_0;
    %assign/vec4 v0x559597d1c3d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x559597e38790;
T_12 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597e92220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e11270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e922e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e80fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597dd56b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597e47510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597e493c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597e7ed40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597c419c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e4d280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597e4b910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e0a000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559597e4c150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559597e2cde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e384f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e19990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597c2a7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e4a690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e92540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597dd6880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e73b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e73cf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e922e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e80fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597dd56b0_0, 0;
    %load/vec4 v0x559597e11270_0;
    %nor/r;
    %load/vec4 v0x559597e82120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e11270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e922e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e80fc0_0, 0;
    %load/vec4 v0x559597dd5e60_0;
    %assign/vec4 v0x559597e47510_0, 0;
    %load/vec4 v0x559597ce6a30_0;
    %assign/vec4 v0x559597e493c0_0, 0;
    %load/vec4 v0x559597e4b020_0;
    %assign/vec4 v0x559597e7ed40_0, 0;
    %load/vec4 v0x559597c4ac60_0;
    %assign/vec4 v0x559597c419c0_0, 0;
    %load/vec4 v0x559597e2cba0_0;
    %assign/vec4 v0x559597e4d280_0, 0;
    %load/vec4 v0x559597e04510_0;
    %assign/vec4 v0x559597e4b910_0, 0;
    %load/vec4 v0x559597e06c10_0;
    %assign/vec4 v0x559597e0a000_0, 0;
    %load/vec4 v0x559597e7d5b0_0;
    %assign/vec4 v0x559597e4c150_0, 0;
    %load/vec4 v0x559597ddabf0_0;
    %assign/vec4 v0x559597e2cde0_0, 0;
    %load/vec4 v0x559597dd7430_0;
    %assign/vec4 v0x559597e384f0_0, 0;
    %load/vec4 v0x559597e83280_0;
    %assign/vec4 v0x559597e19990_0, 0;
    %load/vec4 v0x559597e4c970_0;
    %assign/vec4 v0x559597c2a7b0_0, 0;
    %load/vec4 v0x559597e06030_0;
    %assign/vec4 v0x559597e4a690_0, 0;
    %load/vec4 v0x559597e91ee0_0;
    %assign/vec4 v0x559597e92540_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x559597cf90a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597dd6880_0, 0;
    %load/vec4 v0x559597e195a0_0;
    %assign/vec4 v0x559597e73b20_0, 0;
    %load/vec4 v0x559597e7fe60_0;
    %assign/vec4 v0x559597e73cf0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x559597e11270_0;
    %load/vec4 v0x559597df5cd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e11270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597dd56b0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x559597e13ee0;
T_13 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597e834e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597e81220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e12370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e11f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e822c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e7e1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e49170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e12080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e80000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e12830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x559597e7e100_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e11f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e822c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e49170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e80000_0, 0;
    %load/vec4 v0x559597e81220_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x559597e12080_0, 0;
    %load/vec4 v0x559597e81220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x559597e81160_0;
    %load/vec4 v0x559597e800c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x559597e49090_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v0x559597e12750_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x559597e12830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x559597e7e100_0, 0;
    %load/vec4 v0x559597e12750_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x559597e12370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e11f90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559597e81220_0, 0;
T_13.7 ;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x559597e12460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e822c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559597e81220_0, 0;
T_13.9 ;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x559597e82360_0;
    %load/vec4 v0x559597e800c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x559597e83420_0;
    %assign/vec4 v0x559597e7e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e49170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e822c0_0, 0;
    %load/vec4 v0x559597e7e100_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x559597e7e100_0, 0;
    %load/vec4 v0x559597e7e100_0;
    %addi 4, 0, 16;
    %load/vec4 v0x559597e49090_0;
    %cmp/u;
    %jmp/0xz  T_13.13, 5;
    %load/vec4 v0x559597e12830_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x559597e12830_0, 0;
    %load/vec4 v0x559597e12830_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x559597e12370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e11f90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559597e81220_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x559597e81220_0, 0;
T_13.14 ;
T_13.11 ;
    %jmp T_13.6;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e80000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597e81220_0, 0;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x559597e146a0;
T_14 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597e507b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597e1eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e054c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e4d930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e1c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597de5bb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x559597e1ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e57840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e515d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e57900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e54420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e05c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x559597e55580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e51e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e51670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597e1ca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e51ee0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e4d930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597de5bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e57840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e515d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e54420_0, 0;
    %load/vec4 v0x559597e1eb50_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x559597e57900_0, 0;
    %load/vec4 v0x559597e1eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x559597e50870_0;
    %load/vec4 v0x559597e544c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x559597e1ec10_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %load/vec4 v0x559597e0e300_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x559597e05c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x559597e55580_0, 0;
    %load/vec4 v0x559597e0e300_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x559597e054c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e4d930_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559597e1eb50_0, 0;
T_14.7 ;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x559597e055a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %vpi_call/w 7 483 "$display", "[DMA] AW @%0t addr=%08h", $time, v0x559597e054c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e05d50_0, 0;
    %load/vec4 v0x559597e544c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e515d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e51e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e51670_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559597e1eb50_0, 0;
T_14.11 ;
T_14.9 ;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x559597e51670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e51670_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v0x559597e51e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.15, 8;
    %load/vec4 v0x559597e55660_0;
    %assign/vec4 v0x559597e1ca50_0, 0;
    %load/vec4 v0x559597e55660_0;
    %assign/vec4 v0x559597e1c970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597de5bb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x559597e1ade0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e51e20_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0x559597e1ca50_0;
    %assign/vec4 v0x559597e1c970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597de5bb0_0, 0;
T_14.16 ;
T_14.14 ;
    %load/vec4 v0x559597de5bb0_0;
    %load/vec4 v0x559597e1ad40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.17, 8;
    %vpi_call/w 7 515 "$display", "[DMA]  W @%0t data=%08h", $time, v0x559597e1c970_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e57840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e51ee0_0, 0;
    %load/vec4 v0x559597e55580_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x559597e55580_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x559597e1eb50_0, 0;
T_14.17 ;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x559597e51ee0_0;
    %assign/vec4 v0x559597e57840_0, 0;
    %load/vec4 v0x559597e566e0_0;
    %load/vec4 v0x559597e57840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %vpi_call/w 7 529 "$display", "[DMA]  B @%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e51ee0_0, 0;
    %load/vec4 v0x559597e55580_0;
    %load/vec4 v0x559597e1ec10_0;
    %cmp/u;
    %jmp/0xz  T_14.21, 5;
    %load/vec4 v0x559597e05c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x559597e054c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e4d930_0, 0;
    %load/vec4 v0x559597e05c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x559597e05c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e51e20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559597e1eb50_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e54420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597e1eb50_0, 0;
T_14.22 ;
T_14.19 ;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x559597dedb40;
T_15 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597c411d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597cf8040_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x559597cf7f80_0;
    %load/vec4 v0x559597cf8040_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %vpi_call/w 7 81 "$display", "[DMA] start: dir=%0d addr=%08h len=%0d burst=%0d @%0t", v0x559597e58c70_0, v0x559597e3d120_0, v0x559597e07660_0, v0x559597de66b0_0, $time {0 0 0};
T_15.2 ;
    %load/vec4 v0x559597cf7f80_0;
    %assign/vec4 v0x559597cf8040_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x559597dedb40;
T_16 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597c411d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e5cbd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x559597e5cc70_0;
    %assign/vec4 v0x559597e5cbd0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x559597dedb40;
T_17 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597c411d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e58d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597de9940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597dda440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597c4a270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597de60c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597dd93e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597c40fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597de65d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597c40e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597c533b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597e58d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597c40e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597c533b0_0, 0;
    %load/vec4 v0x559597cf8100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
    %jmp T_17.9;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597de9940_0, 0;
    %load/vec4 v0x559597cf7f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x559597c4a1d0_0;
    %assign/vec4 v0x559597c4a270_0, 0;
    %load/vec4 v0x559597de66b0_0;
    %assign/vec4 v0x559597de60c0_0, 0;
    %load/vec4 v0x559597e3d120_0;
    %assign/vec4 v0x559597dd93e0_0, 0;
    %load/vec4 v0x559597e07660_0;
    %assign/vec4 v0x559597c40fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597dda440_0, 0;
    %load/vec4 v0x559597e58c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %assign/vec4 v0x559597cf8100_0, 0;
T_17.10 ;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v0x559597c40fb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x559597c57db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x559597c4a330_0;
    %assign/vec4 v0x559597de65d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597c40e10_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
T_17.16 ;
T_17.15 ;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v0x559597d2bba0_0;
    %load/vec4 v0x559597d2b980_0;
    %and;
    %load/vec4 v0x559597d2bae0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597de9940_0, 0;
T_17.18 ;
    %load/vec4 v0x559597c4a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %load/vec4 v0x559597c4a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %load/vec4 v0x559597dd93e0_0;
    %load/vec4 v0x559597de65d0_0;
    %add;
    %assign/vec4 v0x559597dd93e0_0, 0;
T_17.22 ;
    %load/vec4 v0x559597de9940_0;
    %flag_set/vec4 8;
    %load/vec4 v0x559597c40fb0_0;
    %load/vec4 v0x559597de65d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_17.24, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597c40fb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x559597c40fb0_0;
    %load/vec4 v0x559597de65d0_0;
    %sub;
    %assign/vec4 v0x559597c40fb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
T_17.25 ;
T_17.20 ;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v0x559597c40fb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x559597d2bc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %vpi_call/w 7 269 "$display", "[DMA] WR: rx_ok beats=%0d len=%0d @%0t", v0x559597de6ff0_0, v0x559597c4a330_0, $time {0 0 0};
T_17.26 ;
    %load/vec4 v0x559597c40fb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
    %jmp T_17.29;
T_17.28 ;
    %load/vec4 v0x559597d2bc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.30, 8;
    %load/vec4 v0x559597c4a330_0;
    %assign/vec4 v0x559597de65d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597c533b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
T_17.30 ;
T_17.29 ;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v0x559597e3e6b0_0;
    %load/vec4 v0x559597de70b0_0;
    %and;
    %load/vec4 v0x559597de6bb0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597de9940_0, 0;
T_17.32 ;
    %load/vec4 v0x559597c58040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.34, 8;
    %vpi_call/w 7 285 "$display", "[DMA] WR done beat bytes=%0d rem_before=%0d @%0t", v0x559597de65d0_0, v0x559597c40fb0_0, $time {0 0 0};
    %load/vec4 v0x559597c4a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.36, 8;
    %load/vec4 v0x559597dd93e0_0;
    %load/vec4 v0x559597de65d0_0;
    %add;
    %assign/vec4 v0x559597dd93e0_0, 0;
T_17.36 ;
    %load/vec4 v0x559597de9940_0;
    %flag_set/vec4 8;
    %load/vec4 v0x559597c40fb0_0;
    %load/vec4 v0x559597de65d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_17.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597c40fb0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
    %jmp T_17.39;
T_17.38 ;
    %load/vec4 v0x559597c40fb0_0;
    %load/vec4 v0x559597de65d0_0;
    %sub;
    %assign/vec4 v0x559597c40fb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
T_17.39 ;
T_17.34 ;
    %jmp T_17.9;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597e58d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597dda440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559597cf8100_0, 0;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x559597ead040;
T_18 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597eb0fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eaf210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb16c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb0550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eaea00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eaee30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb1600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eaf2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597eb0ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597eaf070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597eb1110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597eb1860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eb1940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb1f60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb16c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb0550_0, 0;
    %load/vec4 v0x559597eb1780_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x559597eb1600_0, 0;
    %load/vec4 v0x559597eb1780_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x559597eaf2d0_0, 0;
    %load/vec4 v0x559597eae860_0;
    %assign/vec4 v0x559597eaea00_0, 0;
    %load/vec4 v0x559597eaec90_0;
    %assign/vec4 v0x559597eaee30_0, 0;
    %load/vec4 v0x559597eb1aa0_0;
    %assign/vec4 v0x559597eb1d00_0, 0;
    %load/vec4 v0x559597eb1780_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x559597eb1f60_0, 0;
    %load/vec4 v0x559597eb1780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
    %jmp T_18.9;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eaf210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eb1940_0, 0;
    %load/vec4 v0x559597eaebd0_0;
    %load/vec4 v0x559597eae860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x559597eae920_0;
    %assign/vec4 v0x559597eae780_0, 0;
    %load/vec4 v0x559597eb2680_0;
    %assign/vec4 v0x559597eb0bd0_0, 0;
    %load/vec4 v0x559597eb2510_0;
    %assign/vec4 v0x559597eb0890_0, 0;
    %load/vec4 v0x559597eb2000_0;
    %assign/vec4 v0x559597eae4e0_0, 0;
    %load/vec4 v0x559597eb2310_0;
    %assign/vec4 v0x559597eb0040_0, 0;
    %load/vec4 v0x559597eb23d0_0;
    %assign/vec4 v0x559597eb03b0_0, 0;
    %load/vec4 v0x559597eb25b0_0;
    %assign/vec4 v0x559597eb0a30_0, 0;
    %load/vec4 v0x559597eb20c0_0;
    %assign/vec4 v0x559597eb2250_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x559597eaf430_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597eaf5d0_0, 0;
    %load/vec4 v0x559597eafa80_0;
    %assign/vec4 v0x559597eafc30_0, 0;
    %load/vec4 v0x559597eaf810_0;
    %assign/vec4 v0x559597eaf9c0_0, 0;
    %load/vec4 v0x559597eb0cb0_0;
    %assign/vec4 v0x559597eb0e10_0, 0;
    %load/vec4 v0x559597eafcf0_0;
    %assign/vec4 v0x559597eafea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb0610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eaf210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eb16c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x559597eaeef0_0;
    %load/vec4 v0x559597eb1ea0_0;
    %and;
    %load/vec4 v0x559597eaec90_0;
    %and;
    %load/vec4 v0x559597eb1aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x559597eaed50_0;
    %assign/vec4 v0x559597eae780_0, 0;
    %load/vec4 v0x559597eb1b40_0;
    %assign/vec4 v0x559597eb1c20_0, 0;
    %load/vec4 v0x559597eb2820_0;
    %assign/vec4 v0x559597eb0bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559597eb0890_0, 0;
    %load/vec4 v0x559597eb2000_0;
    %assign/vec4 v0x559597eae4e0_0, 0;
    %load/vec4 v0x559597eb2310_0;
    %assign/vec4 v0x559597eb0040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597eb03b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb0a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb2250_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x559597eaf430_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597eaf5d0_0, 0;
    %load/vec4 v0x559597eafa80_0;
    %assign/vec4 v0x559597eafc30_0, 0;
    %load/vec4 v0x559597eaf810_0;
    %assign/vec4 v0x559597eaf9c0_0, 0;
    %load/vec4 v0x559597eb0cb0_0;
    %assign/vec4 v0x559597eb0e10_0, 0;
    %load/vec4 v0x559597eafcf0_0;
    %assign/vec4 v0x559597eafea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eb0610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eaf210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eb16c0_0, 0;
    %load/vec4 v0x559597eb1b40_0;
    %assign/vec4 v0x559597eb1860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb1940_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
T_18.12 ;
T_18.11 ;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v0x559597eb01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
T_18.14 ;
    %jmp T_18.9;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eb0550_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v0x559597eb0490_0;
    %assign/vec4 v0x559597eb0ed0_0, 0;
    %load/vec4 v0x559597eb1600_0;
    %load/vec4 v0x559597eb1050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eaf210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
T_18.16 ;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v0x559597eb1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597eb1940_0, 0;
T_18.18 ;
    %load/vec4 v0x559597eb01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597eaf070_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
T_18.20 ;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v0x559597eaf2d0_0;
    %load/vec4 v0x559597eaefb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eaf210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559597eb1780_0, 0;
T_18.22 ;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x559597e15240;
T_19 ;
    %wait E_0x559597ea4250;
    %load/vec4 v0x559597ea7860_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %load/vec4 v0x559597ea7780_0;
    %store/vec4 v0x559597ea4430_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x559597dec530;
    %store/vec4 v0x559597ea76a0_0, 0, 3;
    %load/vec4 v0x559597ea7000_0;
    %store/vec4 v0x559597ea4430_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x559597dec530;
    %store/vec4 v0x559597ea6f20_0, 0, 3;
    %load/vec4 v0x559597ea7de0_0;
    %store/vec4 v0x559597ea4430_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x559597dec530;
    %store/vec4 v0x559597ea7d00_0, 0, 3;
    %jmp T_19.5;
T_19.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x559597ea76a0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x559597ea6f20_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x559597ea7d00_0, 0, 3;
    %jmp T_19.5;
T_19.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x559597ea76a0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x559597ea6f20_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x559597ea7d00_0, 0, 3;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x559597ea76a0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x559597ea6f20_0, 0, 3;
    %load/vec4 v0x559597ea9310_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %store/vec4 v0x559597ea7d00_0, 0, 3;
    %jmp T_19.5;
T_19.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x559597ea76a0_0, 0, 3;
    %load/vec4 v0x559597ea9310_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_19.9, 8;
T_19.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_19.9, 8;
 ; End of false expr.
    %blend;
T_19.9;
    %store/vec4 v0x559597ea6f20_0, 0, 3;
    %load/vec4 v0x559597ea9310_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_19.11, 8;
T_19.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_19.11, 8;
 ; End of false expr.
    %blend;
T_19.11;
    %store/vec4 v0x559597ea7d00_0, 0, 3;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x559597e15240;
T_20 ;
    %wait E_0x559597bcb390;
    %load/vec4 v0x559597ea93d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ea9800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ea9b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ea9be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ea98e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ea98e0_0, 0;
    %load/vec4 v0x559597ea99a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ea9800_0, 0;
    %load/vec4 v0x559597ea7a00_0;
    %assign/vec4 v0x559597ea9b20_0, 0;
    %load/vec4 v0x559597ea7a00_0;
    %assign/vec4 v0x559597ea9be0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x559597ea75c0_0;
    %load/vec4 v0x559597ea9800_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_20.4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ea9800_0, 0;
    %load/vec4 v0x559597ea9b20_0;
    %assign/vec4 v0x559597ea9be0_0, 0;
    %load/vec4 v0x559597ea9b20_0;
    %inv;
    %assign/vec4 v0x559597ea9b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ea98e0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x559597ea9800_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x559597ea9800_0, 0;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x559597e15240;
T_21 ;
    %wait E_0x559597ea41f0;
    %load/vec4 v0x559597ea8d30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597ea9230_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597ea86b0_0, 0, 4;
    %jmp T_21.4;
T_21.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x559597ea9d60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559597ea9230_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x559597ea8a90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559597ea86b0_0, 0, 4;
    %jmp T_21.4;
T_21.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x559597ea9d60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597ea9d60_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559597ea9230_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x559597ea8a90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x559597ea86b0_0, 0, 4;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x559597ea9d60_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x559597ea9230_0, 0, 4;
    %load/vec4 v0x559597ea8a90_0;
    %store/vec4 v0x559597ea86b0_0, 0, 4;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x559597e15240;
T_22 ;
    %wait E_0x559597bcb390;
    %load/vec4 v0x559597ea93d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ea9fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ea7b80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559597ea8d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ea9d60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ea70e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ea7360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ea8430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ea8b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ea99a0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x559597eaa0c0_0;
    %assign/vec4 v0x559597ea9fe0_0, 0;
    %load/vec4 v0x559597ea7c40_0;
    %assign/vec4 v0x559597ea7b80_0, 0;
    %load/vec4 v0x559597ea8e10_0;
    %assign/vec4 v0x559597ea8d30_0, 0;
    %load/vec4 v0x559597ea9e40_0;
    %assign/vec4 v0x559597ea9d60_0, 0;
    %load/vec4 v0x559597ea71c0_0;
    %assign/vec4 v0x559597ea70e0_0, 0;
    %load/vec4 v0x559597ea7440_0;
    %assign/vec4 v0x559597ea7360_0, 0;
    %load/vec4 v0x559597ea84f0_0;
    %assign/vec4 v0x559597ea8430_0, 0;
    %load/vec4 v0x559597ea8c50_0;
    %assign/vec4 v0x559597ea8b70_0, 0;
    %load/vec4 v0x559597ea9a60_0;
    %assign/vec4 v0x559597ea99a0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x559597e15240;
T_23 ;
    %wait E_0x559597ea40a0;
    %load/vec4 v0x559597ea9fe0_0;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea8d30_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea9d60_0;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %load/vec4 v0x559597ea70e0_0;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea7360_0;
    %store/vec4 v0x559597ea7440_0, 0, 32;
    %load/vec4 v0x559597ea8430_0;
    %store/vec4 v0x559597ea84f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ea9a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ea9600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ea9470_0, 0, 32;
    %load/vec4 v0x559597ea7b80_0;
    %store/vec4 v0x559597ea7c40_0, 0, 1;
    %load/vec4 v0x559597ea9fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %jmp T_23.11;
T_23.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea7c40_0, 0, 1;
    %load/vec4 v0x559597ea9f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea76a0_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea7860_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
T_23.12 ;
    %jmp T_23.11;
T_23.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ea7c40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %jmp T_23.11;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea9a60_0, 0, 1;
    %load/vec4 v0x559597ea8d30_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %load/vec4 v0x559597ea9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x559597ea9d60_0;
    %ix/getv 4, v0x559597ea8d30_0;
    %shiftl 4;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
T_23.14 ;
    %load/vec4 v0x559597ea72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %load/vec4 v0x559597ea70e0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x559597ea8d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea71c0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.18, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea6d60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.20, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea6f20_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea6e40_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_23.22, 8;
    %load/vec4 v0x559597ea6c80_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_23.23, 8;
T_23.22 ; End of true expr.
    %load/vec4 v0x559597ea6e40_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_23.24, 9;
    %load/vec4 v0x559597ea6c80_0;
    %jmp/1 T_23.25, 9;
T_23.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.25, 9;
 ; End of false expr.
    %blend;
T_23.25;
    %jmp/0 T_23.23, 8;
 ; End of false expr.
    %blend;
T_23.23;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %jmp T_23.21;
T_23.20 ;
    %load/vec4 v0x559597ea9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea9090_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x559597ea85d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.28, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea85d0_0;
    %store/vec4 v0x559597ea84f0_0, 0, 4;
    %jmp T_23.29;
T_23.28 ;
    %load/vec4 v0x559597ea8fb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.30, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_23.33, 8;
T_23.32 ; End of true expr.
    %load/vec4 v0x559597eaa260_0;
    %jmp/0 T_23.33, 8;
 ; End of false expr.
    %blend;
T_23.33;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.34, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_23.35, 8;
T_23.34 ; End of true expr.
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %jmp/0 T_23.35, 8;
 ; End of false expr.
    %blend;
T_23.35;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ea7440_0, 0, 32;
    %jmp T_23.31;
T_23.30 ;
    %load/vec4 v0x559597ea7860_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x559597ea7860_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x559597ea7860_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x559597ea7860_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_23.36, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %jmp T_23.37;
T_23.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
T_23.37 ;
T_23.31 ;
T_23.29 ;
T_23.27 ;
T_23.21 ;
T_23.18 ;
T_23.16 ;
    %jmp T_23.11;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea9a60_0, 0, 1;
    %load/vec4 v0x559597ea8d30_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %load/vec4 v0x559597ea9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.38, 8;
    %load/vec4 v0x559597ea9d60_0;
    %ix/getv 4, v0x559597ea8d30_0;
    %shiftl 4;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
T_23.38 ;
    %load/vec4 v0x559597ea72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.40, 8;
    %load/vec4 v0x559597ea70e0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x559597ea8d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea6d60_0;
    %load/vec4 v0x559597ea71c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.42, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.44, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea9090_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %jmp T_23.45;
T_23.44 ;
    %load/vec4 v0x559597ea85d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.46, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea85d0_0;
    %store/vec4 v0x559597ea84f0_0, 0, 4;
    %jmp T_23.47;
T_23.46 ;
    %load/vec4 v0x559597ea8fb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.48, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.50, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_23.51, 8;
T_23.50 ; End of true expr.
    %load/vec4 v0x559597eaa260_0;
    %jmp/0 T_23.51, 8;
 ; End of false expr.
    %blend;
T_23.51;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.52, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_23.53, 8;
T_23.52 ; End of true expr.
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %jmp/0 T_23.53, 8;
 ; End of false expr.
    %blend;
T_23.53;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ea7440_0, 0, 32;
    %jmp T_23.49;
T_23.48 ;
    %load/vec4 v0x559597ea7860_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x559597ea7860_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_23.54, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %jmp T_23.55;
T_23.54 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
T_23.55 ;
T_23.49 ;
T_23.47 ;
T_23.45 ;
T_23.42 ;
T_23.40 ;
    %jmp T_23.11;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea9a60_0, 0, 1;
    %load/vec4 v0x559597ea8d30_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %load/vec4 v0x559597ea9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.56, 8;
    %load/vec4 v0x559597ea9d60_0;
    %ix/getv 4, v0x559597ea8d30_0;
    %shiftl 4;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
T_23.56 ;
    %load/vec4 v0x559597ea72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.58, 8;
    %load/vec4 v0x559597ea70e0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x559597ea8d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea71c0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.60, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea85d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.62, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea85d0_0;
    %store/vec4 v0x559597ea84f0_0, 0, 4;
    %jmp T_23.63;
T_23.62 ;
    %load/vec4 v0x559597ea8fb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.64, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.66, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_23.67, 8;
T_23.66 ; End of true expr.
    %load/vec4 v0x559597eaa260_0;
    %jmp/0 T_23.67, 8;
 ; End of false expr.
    %blend;
T_23.67;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.68, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_23.69, 8;
T_23.68 ; End of true expr.
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %jmp/0 T_23.69, 8;
 ; End of false expr.
    %blend;
T_23.69;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ea7440_0, 0, 32;
    %jmp T_23.65;
T_23.64 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
T_23.65 ;
T_23.63 ;
T_23.60 ;
T_23.58 ;
    %jmp T_23.11;
T_23.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea9a60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %load/vec4 v0x559597ea72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.70, 8;
    %load/vec4 v0x559597ea8430_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.72, 4;
    %load/vec4 v0x559597ea8430_0;
    %subi 1, 0, 4;
    %store/vec4 v0x559597ea84f0_0, 0, 4;
T_23.72 ;
    %load/vec4 v0x559597ea8430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.74, 4;
    %load/vec4 v0x559597ea8fb0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.76, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea8e10_0, 0, 3;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.78, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_23.79, 8;
T_23.78 ; End of true expr.
    %load/vec4 v0x559597eaa260_0;
    %jmp/0 T_23.79, 8;
 ; End of false expr.
    %blend;
T_23.79;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.80, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_23.81, 8;
T_23.80 ; End of true expr.
    %load/vec4 v0x559597ea7d00_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %jmp/0 T_23.81, 8;
 ; End of false expr.
    %blend;
T_23.81;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ea7440_0, 0, 32;
    %jmp T_23.77;
T_23.76 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
T_23.77 ;
T_23.74 ;
T_23.70 ;
    %jmp T_23.11;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea9a60_0, 0, 1;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.82, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_23.83, 8;
T_23.82 ; End of true expr.
    %load/vec4 v0x559597ea8d30_0;
    %store/vec4 v0x559597ea47f0_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x559597ea4510;
    %jmp/0 T_23.83, 8;
 ; End of false expr.
    %blend;
T_23.83;
    %store/vec4 v0x559597ea8c50_0, 0, 4;
    %load/vec4 v0x559597ea7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.84, 8;
    %load/vec4 v0x559597ea96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.86, 8;
    %load/vec4 v0x559597ea9d60_0;
    %ix/getv 4, v0x559597ea8d30_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x559597ea86b0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
T_23.86 ;
    %load/vec4 v0x559597ea72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.88, 8;
    %load/vec4 v0x559597ea70e0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x559597ea8d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea71c0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.90, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea7360_0;
    %addi 4, 0, 32;
    %store/vec4 v0x559597ea7440_0, 0, 32;
    %load/vec4 v0x559597ea9560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.92, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea9600_0, 0, 1;
    %load/vec4 v0x559597ea9e40_0;
    %store/vec4 v0x559597ea9470_0, 0, 32;
T_23.92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
T_23.90 ;
    %load/vec4 v0x559597ea8fb0_0;
    %load/vec4 v0x559597ea7440_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.94, 5;
    %load/vec4 v0x559597eaa4c0_0;
    %load/vec4 v0x559597ea7ac0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.96, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %jmp T_23.97;
T_23.96 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
T_23.97 ;
T_23.94 ;
T_23.88 ;
    %jmp T_23.85;
T_23.84 ;
    %load/vec4 v0x559597ea9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.98, 8;
    %load/vec4 v0x559597ea9d60_0;
    %ix/getv 4, v0x559597ea8d30_0;
    %shiftl 4;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
T_23.98 ;
    %load/vec4 v0x559597ea72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.100, 8;
    %load/vec4 v0x559597ea70e0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x559597ea8d30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea71c0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.102, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x559597ea71c0_0, 0, 6;
    %load/vec4 v0x559597ea7360_0;
    %addi 4, 0, 32;
    %store/vec4 v0x559597ea7440_0, 0, 32;
    %load/vec4 v0x559597ea7360_0;
    %addi 4, 0, 32;
    %load/vec4 v0x559597ea8fb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x559597eaa340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.104, 8;
    %load/vec4 v0x559597eaa260_0;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
    %jmp T_23.105;
T_23.104 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ea9e40_0, 0, 32;
T_23.105 ;
T_23.102 ;
    %load/vec4 v0x559597ea8fb0_0;
    %load/vec4 v0x559597ea7440_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.106, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
T_23.106 ;
T_23.100 ;
T_23.85 ;
    %jmp T_23.11;
T_23.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ea7c40_0, 0, 1;
    %load/vec4 v0x559597ea7ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.108, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
T_23.108 ;
    %jmp T_23.11;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ea7c40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %jmp T_23.11;
T_23.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ea7c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ea9a60_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x559597eaa0c0_0, 0, 4;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x559597eaa9a0;
T_24 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597eacd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597eac990_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x559597eaca30_0;
    %assign/vec4 v0x559597eac990_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x559597e3bec0;
T_25 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597eb9a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb7980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb7040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597eb7750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597eb58c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x559597eb46a0_0;
    %load/vec4 v0x559597eb4740_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %vpi_call/w 4 94 "$display", "[QSPI_CTL] cmd_start: op=%02h addr=%08h len=%0d dma_en=%0d @%0t", v0x559597eb9200_0, v0x559597eb4190_0, v0x559597eb4590_0, v0x559597eb5370_0, $time {0 0 0};
T_25.2 ;
    %load/vec4 v0x559597eb7a20_0;
    %load/vec4 v0x559597eb7980_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call/w 4 97 "$display", "[QSPI_CTL] fsm_start: op=%02h addr=%08h len=%0d clk_div=%0d @%0t", v0x559597eb74c0_0, v0x559597eb69c0_0, v0x559597eb7250_0, v0x559597eb6a90_0, $time {0 0 0};
T_25.4 ;
    %load/vec4 v0x559597eb70e0_0;
    %load/vec4 v0x559597eb7040_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %vpi_call/w 4 100 "$display", "[QSPI_CTL] fsm_done @%0t", $time {0 0 0};
T_25.6 ;
    %load/vec4 v0x559597eb77f0_0;
    %load/vec4 v0x559597eb7750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %vpi_call/w 4 102 "$display", "[QSPI_CTL] first RX: data=%08h level=%0d io1=%b @%0t", v0x559597eb7660_0, v0x559597eb5980_0, &PV<v0x559597eb7fb0_0, 1, 1>, $time {0 0 0};
T_25.8 ;
    %load/vec4 v0x559597eb5980_0;
    %load/vec4 v0x559597eb58c0_0;
    %cmp/ne;
    %jmp/0xz  T_25.10, 4;
    %vpi_call/w 4 105 "$display", "[QSPI_CTL] fifo_rx_level %0d -> %0d @%0t", v0x559597eb58c0_0, v0x559597eb5980_0, $time {0 0 0};
T_25.10 ;
    %load/vec4 v0x559597eb46a0_0;
    %assign/vec4 v0x559597eb4740_0, 0;
    %load/vec4 v0x559597eb7a20_0;
    %assign/vec4 v0x559597eb7980_0, 0;
    %load/vec4 v0x559597eb70e0_0;
    %assign/vec4 v0x559597eb7040_0, 0;
    %load/vec4 v0x559597eb77f0_0;
    %assign/vec4 v0x559597eb7750_0, 0;
    %load/vec4 v0x559597eb5980_0;
    %assign/vec4 v0x559597eb58c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x559597e3ead0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ebe3c0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x559597ebe3c0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x559597ebe3c0_0;
    %store/vec4a v0x559597ebe4a0, 4, 0;
    %load/vec4 v0x559597ebe3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559597ebe3c0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0x559597e3ead0;
T_27 ;
    %wait E_0x559597e05ab0;
    %load/vec4 v0x559597ebe560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x559597ebebb0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0x559597ebdcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x559597ebe200_0, 0;
    %jmp T_27.10;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebe200_0, 4, 5;
    %jmp T_27.10;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebe200_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebe200_0, 4, 5;
    %jmp T_27.10;
T_27.10 ;
    %pop/vec4 1;
    %load/vec4 v0x559597ebdaf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_27.11, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebda10_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x559597ebda10_0, 0;
T_27.11 ;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x559597ebead0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebe200_0, 4, 5;
    %load/vec4 v0x559597ebead0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebead0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_27.13, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
T_27.13 ;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x559597ebead0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebe200_0, 4, 5;
    %load/vec4 v0x559597ebead0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebead0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_27.15, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
T_27.15 ;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x559597e3ead0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559597ebec90_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x559597ebe040_0, 0, 24;
    %end;
    .thread T_28;
    .scope S_0x559597e3ead0;
T_29 ;
    %wait E_0x559597dda4e0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebe2e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebe200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559597ebdbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559597ebe9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559597ebead0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597ebdea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597ebd930_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597ebdcb0_0, 0;
    %load/vec4 v0x559597ebec90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebec90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebec90_0, 4, 5;
T_29.0 ;
    %load/vec4 v0x559597ebdf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %fork t_3, S_0x559597ebca80;
    %jmp t_2;
    .scope S_0x559597ebca80;
t_3 ;
    %load/vec4 v0x559597ebda10_0;
    %parti/s 12, 12, 5;
    %concati/vec4 0, 0, 12;
    %pad/u 32;
    %store/vec4 v0x559597ebcc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ebcd80_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x559597ebcd80_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_29.5, 5;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x559597ebcc80_0;
    %pad/s 33;
    %load/vec4 v0x559597ebcd80_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x559597ebe4a0, 4, 0;
    %load/vec4 v0x559597ebcd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559597ebcd80_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ebdf80_0, 0, 1;
    %end;
    .scope S_0x559597e3ead0;
t_2 %join;
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x559597e3ead0;
T_30 ;
    %wait E_0x559597e3e820;
    %load/vec4 v0x559597ebe560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x559597ebebb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %jmp T_30.10;
T_30.2 ;
    %load/vec4 v0x559597ebe9f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x559597ebe120_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597ebe9f0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_30.11, 4;
    %load/vec4 v0x559597ebe9f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x559597ebe120_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597ebdbd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597ebd930_0, 0;
    %load/vec4 v0x559597ebe9f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x559597ebe120_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %jmp T_30.24;
T_30.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %load/vec4 v0x559597ebe040_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x559597ebead0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebe2e0_0, 0;
    %jmp T_30.24;
T_30.14 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %load/vec4 v0x559597ebec90_0;
    %assign/vec4 v0x559597ebead0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebe2e0_0, 0;
    %jmp T_30.24;
T_30.15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebec90_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %jmp T_30.24;
T_30.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebec90_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %jmp T_30.24;
T_30.17 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597ebdea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597ebdcb0_0, 0;
    %jmp T_30.24;
T_30.18 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x559597ebdea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559597ebdcb0_0, 0;
    %jmp T_30.24;
T_30.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x559597ebdea0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559597ebdcb0_0, 0;
    %jmp T_30.24;
T_30.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x559597ebdea0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559597ebdcb0_0, 0;
    %jmp T_30.24;
T_30.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597ebdea0_0, 0;
    %jmp T_30.24;
T_30.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559597ebdea0_0, 0;
    %jmp T_30.24;
T_30.24 ;
    %pop/vec4 1;
T_30.11 ;
    %jmp T_30.10;
T_30.3 ;
    %load/vec4 v0x559597ebe9f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x559597ebe120_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597ebe9f0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_30.25, 4;
    %load/vec4 v0x559597ebda10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x559597ebe9f0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x559597ebe120_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597ebda10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebd930_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x559597ebd930_0, 0;
    %load/vec4 v0x559597ebd930_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.27, 4;
    %load/vec4 v0x559597ebdbd0_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_30.29, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebec90_0, 4, 5;
    %jmp T_30.30;
T_30.29 ;
    %load/vec4 v0x559597ebdbd0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_30.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ebdf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559597ebec90_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %jmp T_30.32;
T_30.31 ;
    %load/vec4 v0x559597ebdea0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.33, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %jmp T_30.34;
T_30.33 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %ix/getv 4, v0x559597ebda10_0;
    %load/vec4a v0x559597ebe4a0, 4;
    %assign/vec4 v0x559597ebead0_0, 0;
    %load/vec4 v0x559597ebdcb0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_30.35, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.36, 8;
T_30.35 ; End of true expr.
    %load/vec4 v0x559597ebdcb0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_30.37, 9;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_30.38, 9;
T_30.37 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_30.38, 9;
 ; End of false expr.
    %blend;
T_30.38;
    %jmp/0 T_30.36, 8;
 ; End of false expr.
    %blend;
T_30.36;
    %assign/vec4 v0x559597ebe2e0_0, 0;
T_30.34 ;
T_30.32 ;
T_30.30 ;
T_30.27 ;
T_30.25 ;
    %jmp T_30.10;
T_30.4 ;
    %load/vec4 v0x559597ebdaf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %pad/u 32;
    %load/vec4 v0x559597ebdea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_30.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x559597ebebb0_0, 0;
    %ix/getv 4, v0x559597ebda10_0;
    %load/vec4a v0x559597ebe4a0, 4;
    %assign/vec4 v0x559597ebead0_0, 0;
    %load/vec4 v0x559597ebdcb0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_30.41, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_30.42, 8;
T_30.41 ; End of true expr.
    %load/vec4 v0x559597ebdcb0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_30.43, 9;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_30.44, 9;
T_30.43 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_30.44, 9;
 ; End of false expr.
    %blend;
T_30.44;
    %jmp/0 T_30.42, 8;
 ; End of false expr.
    %blend;
T_30.42;
    %assign/vec4 v0x559597ebe2e0_0, 0;
T_30.39 ;
    %jmp T_30.10;
T_30.5 ;
    %jmp T_30.10;
T_30.6 ;
    %jmp T_30.10;
T_30.7 ;
    %jmp T_30.10;
T_30.8 ;
    %load/vec4 v0x559597ebe9f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x559597ebe120_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x559597ebe9f0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebdaf0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_30.45, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x559597ebdaf0_0, 0;
    %load/vec4 v0x559597ebe9f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x559597ebe120_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x559597ebda10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559597ebe4a0, 0, 4;
    %load/vec4 v0x559597ebda10_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x559597ebda10_0, 0;
T_30.45 ;
    %jmp T_30.10;
T_30.10 ;
    %pop/vec4 1;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559597ebe2e0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x559597dd79e0;
T_31 ;
    %wait E_0x559597d1e7d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebf940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebfbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebf6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebfe10_0, 0;
    %load/vec4 v0x559597ebf9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ebf940_0, 0;
    %load/vec4 v0x559597ebf830_0;
    %assign/vec4 v0x559597ebee30_0, 0;
T_31.0 ;
    %load/vec4 v0x559597ec0170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ebffc0_0, 0;
    %load/vec4 v0x559597ebfeb0_0;
    %load/vec4 v0x559597ebee30_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559597ec0260, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ebfbc0_0, 0;
T_31.2 ;
    %load/vec4 v0x559597ebfd20_0;
    %load/vec4 v0x559597ebfe10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ebfe10_0, 0;
T_31.4 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x559597dd79e0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ebf090_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x559597dd79e0;
T_33 ;
    %delay 5000, 0;
    %load/vec4 v0x559597ebf090_0;
    %inv;
    %store/vec4 v0x559597ebf090_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x559597dd79e0;
T_34 ;
    %wait E_0x559597d1e7d0;
    %load/vec4 v0x559597ebf9e0_0;
    %load/vec4 v0x559597ebf940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %vpi_call/w 3 163 "$display", "[AXI] AW 0x%08h @%0t", v0x559597ebf830_0, $time {0 0 0};
T_34.0 ;
    %load/vec4 v0x559597ec0170_0;
    %load/vec4 v0x559597ebffc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %vpi_call/w 3 165 "$display", "[AXI]  W 0x%08h strb=%b @%0t", v0x559597ebfeb0_0, v0x559597ec0060_0, $time {0 0 0};
T_34.2 ;
    %load/vec4 v0x559597ebfbc0_0;
    %load/vec4 v0x559597ebfad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %vpi_call/w 3 167 "$display", "[AXI]  B resp OK @%0t", $time {0 0 0};
T_34.4 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x559597dd79e0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ec1810_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x559597dd79e0;
T_36 ;
    %wait E_0x559597e3e820;
    %load/vec4 v0x559597ec1810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559597ec1810_0, 0, 32;
    %load/vec4 v0x559597ec1810_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_36.0, 5;
    %vpi_call/w 3 176 "$display", "[QSPI] SCLK posedge #%0d @%0t", v0x559597ec1810_0, $time {0 0 0};
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x559597dd79e0;
T_37 ;
    %vpi_call/w 3 187 "$display", "[top_tb] Starting test at %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ec0e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ec0720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ec0430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ec0d30_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x559597ec0320_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ec0a10_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x559597ec0900_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ec1280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ec1080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ec1480_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559597ec0e20_0, 0, 1;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 2112, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559597ec0fa0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559597ebeff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559597ebf500_0, 0, 32;
T_37.0 ;
    %load/vec4 v0x559597ebf500_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_37.1, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x559597e74770_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x559597e49980;
    %join;
    %load/vec4 v0x559597e576a0_0;
    %store/vec4 v0x559597ec18f0_0, 0, 32;
    %load/vec4 v0x559597ec18f0_0;
    %parti/s 1, 11, 5;
    %store/vec4 v0x559597ebef30_0, 0, 1;
    %load/vec4 v0x559597ebf500_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_37.2, 5;
    %vpi_call/w 3 215 "$display", "[CSR] STATUS=0x%08h @%0t", v0x559597ec18f0_0, $time {0 0 0};
T_37.2 ;
    %load/vec4 v0x559597ebef30_0;
    %load/vec4 v0x559597ebeff0_0;
    %cmp/ne;
    %jmp/0xz  T_37.4, 4;
    %vpi_call/w 3 217 "$display", "[CSR] busy %0d -> %0d @%0t (STATUS=0x%08h)", v0x559597ebeff0_0, v0x559597ebef30_0, $time, v0x559597ec18f0_0 {0 0 0};
    %load/vec4 v0x559597ebef30_0;
    %store/vec4 v0x559597ebeff0_0, 0, 1;
T_37.4 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x559597e74770_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x559597e49980;
    %join;
    %load/vec4 v0x559597e576a0_0;
    %store/vec4 v0x559597ebf220_0, 0, 32;
    %load/vec4 v0x559597ebf220_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x559597ec0ec0_0, 0, 4;
    %load/vec4 v0x559597ebf500_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_37.6, 5;
    %vpi_call/w 3 222 "$display", "[CSR] FIFO_STAT=0x%08h @%0t", v0x559597ebf220_0, $time {0 0 0};
T_37.6 ;
    %load/vec4 v0x559597ec0ec0_0;
    %load/vec4 v0x559597ec0fa0_0;
    %cmp/ne;
    %jmp/0xz  T_37.8, 4;
    %vpi_call/w 3 224 "$display", "[CSR] RX level %0d -> %0d @%0t (FIFO_STAT=0x%08h)", v0x559597ec0fa0_0, v0x559597ec0ec0_0, $time, v0x559597ebf220_0 {0 0 0};
    %load/vec4 v0x559597ec0ec0_0;
    %store/vec4 v0x559597ec0fa0_0, 0, 4;
T_37.8 ;
    %load/vec4 v0x559597ebf500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559597ebf500_0, 0, 32;
    %jmp T_37.0;
T_37.1 ;
    %pushi/vec4 50, 0, 32;
T_37.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.11, 5;
    %jmp/1 T_37.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x559597d1e7d0;
    %jmp T_37.10;
T_37.11 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x559597ec0260, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_37.12, 6;
    %vpi_call/w 3 230 "$fatal", 32'sb00000000000000000000000000000001, "DMA read failed" {0 0 0};
T_37.12 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x559597e56540_0, 0, 12;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x559597e553e0_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x559597e3bae0;
    %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559597ec1080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ec1280_0, 0;
    %wait E_0x559597d1e7d0;
T_37.14 ;
    %load/vec4 v0x559597ec1190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_37.15, 8;
    %wait E_0x559597d1e7d0;
    %jmp T_37.14;
T_37.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec1280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559597ec1480_0, 0;
    %wait E_0x559597d1e7d0;
T_37.16 ;
    %load/vec4 v0x559597ec1680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_37.17, 8;
    %wait E_0x559597d1e7d0;
    %jmp T_37.16;
T_37.17 ;
    %load/vec4 v0x559597ec1370_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_37.18, 6;
    %vpi_call/w 3 237 "$fatal", 32'sb00000000000000000000000000000001, "XIP read mismatch" {0 0 0};
T_37.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559597ec1480_0, 0;
    %vpi_call/w 3 240 "$display", "Top-level integration test passed" {0 0 0};
    %vpi_call/w 3 241 "$finish" {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x559597dd79e0;
T_38 ;
    %delay 3000000000, 0;
    %vpi_call/w 3 247 "$display", "[top_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 248 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/qspi_io.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
