\hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source}{}\doxysection{RCCEx UART5 Clock Source}
\label{group___r_c_c_ex___u_a_r_t5___clock___source}\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gacd8baaceae01f3f0e2fdbe33ada087d9}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+D2\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga177c92d5869344379a30fe6ae7b33d38}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PLL2}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gaa93d012070d23e22b93f0ae4f624ad6e}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PLL3}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga1cfab60dc8fdda8f2a34d6c399750c1e}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+CSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}{RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_ga1cfab60dc8fdda8f2a34d6c399750c1e}\label{group___r_c_c_ex___u_a_r_t5___clock___source_ga1cfab60dc8fdda8f2a34d6c399750c1e}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_CSI@{RCC\_UART5CLKSOURCE\_CSI}}
\index{RCC\_UART5CLKSOURCE\_CSI@{RCC\_UART5CLKSOURCE\_CSI}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_CSI}{RCC\_UART5CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+CSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00718}{718}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_gacd8baaceae01f3f0e2fdbe33ada087d9}\label{group___r_c_c_ex___u_a_r_t5___clock___source_gacd8baaceae01f3f0e2fdbe33ada087d9}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_D2PCLK1@{RCC\_UART5CLKSOURCE\_D2PCLK1}}
\index{RCC\_UART5CLKSOURCE\_D2PCLK1@{RCC\_UART5CLKSOURCE\_D2PCLK1}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_D2PCLK1}{RCC\_UART5CLKSOURCE\_D2PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+D2\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00714}{714}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}\label{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_HSI@{RCC\_UART5CLKSOURCE\_HSI}}
\index{RCC\_UART5CLKSOURCE\_HSI@{RCC\_UART5CLKSOURCE\_HSI}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_HSI}{RCC\_UART5CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00717}{717}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}\label{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_LSE@{RCC\_UART5CLKSOURCE\_LSE}}
\index{RCC\_UART5CLKSOURCE\_LSE@{RCC\_UART5CLKSOURCE\_LSE}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_LSE}{RCC\_UART5CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00719}{719}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_ga177c92d5869344379a30fe6ae7b33d38}\label{group___r_c_c_ex___u_a_r_t5___clock___source_ga177c92d5869344379a30fe6ae7b33d38}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_PLL2@{RCC\_UART5CLKSOURCE\_PLL2}}
\index{RCC\_UART5CLKSOURCE\_PLL2@{RCC\_UART5CLKSOURCE\_PLL2}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_PLL2}{RCC\_UART5CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PLL2~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00715}{715}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t5___clock___source_gaa93d012070d23e22b93f0ae4f624ad6e}\label{group___r_c_c_ex___u_a_r_t5___clock___source_gaa93d012070d23e22b93f0ae4f624ad6e}} 
\index{RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}!RCC\_UART5CLKSOURCE\_PLL3@{RCC\_UART5CLKSOURCE\_PLL3}}
\index{RCC\_UART5CLKSOURCE\_PLL3@{RCC\_UART5CLKSOURCE\_PLL3}!RCCEx UART5 Clock Source@{RCCEx UART5 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART5CLKSOURCE\_PLL3}{RCC\_UART5CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART5\+CLKSOURCE\+\_\+\+PLL3~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00716}{716}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

