-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- Generated by Quartus II Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
-- Created on Sat Nov 08 19:48:59 2025

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Subsistema_4 IS
    PORT (
        reset : IN STD_LOGIC := '0';
        clock : IN STD_LOGIC;
        confirmar_modo : IN STD_LOGIC := '0';
        pulso_jugada : IN STD_LOGIC := '0';
        jugada_valida : IN STD_LOGIC := '0';
        fin_juego : IN STD_LOGIC := '0';
        reset_n : IN STD_LOGIC := '0';
        mas_partidas : IN STD_LOGIC := '0'
    );
END Subsistema_4;

ARCHITECTURE BEHAVIOR OF Subsistema_4 IS
    TYPE type_fstate IS (INICIO,IN_P,reseteo,RES_F,ESP_J,VER_F,VERIF,FIN_P,SEL_MOD);
    SIGNAL fstate : type_fstate;
    SIGNAL reg_fstate : type_fstate;
BEGIN
    PROCESS (clock,reg_fstate)
    BEGIN
        IF (clock='1' AND clock'event) THEN
            fstate <= reg_fstate;
        END IF;
    END PROCESS;

    PROCESS (fstate,reset,confirmar_modo,pulso_jugada,jugada_valida,fin_juego,reset_n,mas_partidas)
    BEGIN
        IF (reset='1') THEN
            reg_fstate <= INICIO;
        ELSE
            CASE fstate IS
                WHEN INICIO =>
                    IF ((reset_n = '1')) THEN
                        reg_fstate <= SEL_MOD;
                    -- Inserting 'else' block to prevent latch inference
                    ELSE
                        reg_fstate <= INICIO;
                    END IF;
                WHEN IN_P =>
                    reg_fstate <= ESP_J;
                WHEN reseteo =>
                    IF ((reset_n = '1')) THEN
                        reg_fstate <= INICIO;
                    -- Inserting 'else' block to prevent latch inference
                    ELSE
                        reg_fstate <= reseteo;
                    END IF;
                WHEN RES_F =>
                    IF ((reset_n = '0')) THEN
                        reg_fstate <= reseteo;
                    -- Inserting 'else' block to prevent latch inference
                    ELSE
                        reg_fstate <= RES_F;
                    END IF;
                WHEN ESP_J =>
                    IF (((pulso_jugada = '1') OR (jugada_valida = '1'))) THEN
                        reg_fstate <= VERIF;
                    -- Inserting 'else' block to prevent latch inference
                    ELSE
                        reg_fstate <= ESP_J;
                    END IF;
                WHEN VER_F =>
                    IF ((mas_partidas = '1')) THEN
                        reg_fstate <= IN_P;
                    ELSIF ((mas_partidas = '0')) THEN
                        reg_fstate <= RES_F;
                    -- Inserting 'else' block to prevent latch inference
                    ELSE
                        reg_fstate <= VER_F;
                    END IF;
                WHEN VERIF =>
                    IF ((fin_juego = '1')) THEN
                        reg_fstate <= FIN_P;
                    -- Inserting 'else' block to prevent latch inference
                    ELSE
                        reg_fstate <= VERIF;
                    END IF;
                WHEN FIN_P =>
                    reg_fstate <= VER_F;
                WHEN SEL_MOD =>
                    IF ((confirmar_modo = '1')) THEN
                        reg_fstate <= IN_P;
                    -- Inserting 'else' block to prevent latch inference
                    ELSE
                        reg_fstate <= SEL_MOD;
                    END IF;
                WHEN OTHERS => 
                    report "Reach undefined state";
            END CASE;
        END IF;
    END PROCESS;
END BEHAVIOR;
