
timer_output_compare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000023c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003c4  080003cc  000013cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003c4  080003c4  000013cc  2**0
                  CONTENTS
  4 .ARM          00000000  080003c4  080003c4  000013cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003c4  080003cc  000013cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003c4  080003c4  000013c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003c8  080003c8  000013c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000013cc  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000013cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000009dd  00000000  00000000  000013f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000028c  00000000  00000000  00001dd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000a0  00000000  00000000  00002060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000066  00000000  00000000  00002100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fa0  00000000  00000000  00002166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000ede  00000000  00000000  0001a106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b72f  00000000  00000000  0001afe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a6713  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000010c  00000000  00000000  000a6758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000a6864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000069  00000000  00000000  000a6883  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080003ac 	.word	0x080003ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080003ac 	.word	0x080003ac

080001c8 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	SystemInit();
 80001cc:	f000 f806 	bl	80001dc <SystemInit>
	Timer_Init();
 80001d0:	f000 f83a 	bl	8000248 <Timer_Init>
	return 0;
 80001d4:	2300      	movs	r3, #0
}
 80001d6:	4618      	mov	r0, r3
 80001d8:	bd80      	pop	{r7, pc}
	...

080001dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
  DWT_Init();
 80001e0:	f000 f802 	bl	80001e8 <DWT_Init>
}
 80001e4:	bf00      	nop
 80001e6:	bd80      	pop	{r7, pc}

080001e8 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80001ec:	4b14      	ldr	r3, [pc, #80]	@ (8000240 <DWT_Init+0x58>)
 80001ee:	68db      	ldr	r3, [r3, #12]
 80001f0:	4a13      	ldr	r2, [pc, #76]	@ (8000240 <DWT_Init+0x58>)
 80001f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80001f6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80001f8:	4b11      	ldr	r3, [pc, #68]	@ (8000240 <DWT_Init+0x58>)
 80001fa:	68db      	ldr	r3, [r3, #12]
 80001fc:	4a10      	ldr	r2, [pc, #64]	@ (8000240 <DWT_Init+0x58>)
 80001fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000202:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000204:	4b0f      	ldr	r3, [pc, #60]	@ (8000244 <DWT_Init+0x5c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a0e      	ldr	r2, [pc, #56]	@ (8000244 <DWT_Init+0x5c>)
 800020a:	f023 0301 	bic.w	r3, r3, #1
 800020e:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000210:	4b0c      	ldr	r3, [pc, #48]	@ (8000244 <DWT_Init+0x5c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a0b      	ldr	r2, [pc, #44]	@ (8000244 <DWT_Init+0x5c>)
 8000216:	f043 0301 	orr.w	r3, r3, #1
 800021a:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 800021c:	4b09      	ldr	r3, [pc, #36]	@ (8000244 <DWT_Init+0x5c>)
 800021e:	2200      	movs	r2, #0
 8000220:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000222:	bf00      	nop
    __ASM volatile ("NOP");
 8000224:	bf00      	nop
    __ASM volatile ("NOP");
 8000226:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000228:	4b06      	ldr	r3, [pc, #24]	@ (8000244 <DWT_Init+0x5c>)
 800022a:	685b      	ldr	r3, [r3, #4]
 800022c:	2b00      	cmp	r3, #0
 800022e:	bf0c      	ite	eq
 8000230:	2301      	moveq	r3, #1
 8000232:	2300      	movne	r3, #0
 8000234:	b2db      	uxtb	r3, r3
}
 8000236:	4618      	mov	r0, r3
 8000238:	46bd      	mov	sp, r7
 800023a:	bc80      	pop	{r7}
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	e000edf0 	.word	0xe000edf0
 8000244:	e0001000 	.word	0xe0001000

08000248 <Timer_Init>:

#include "timer.h"

void Timer_Init(void) {
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
	// GPIOD.12,13,14,15 -- as AF2 i.e. Tim4 Output Compare Channels
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 800024c:	4b2d      	ldr	r3, [pc, #180]	@ (8000304 <Timer_Init+0xbc>)
 800024e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000250:	4a2c      	ldr	r2, [pc, #176]	@ (8000304 <Timer_Init+0xbc>)
 8000252:	f043 0308 	orr.w	r3, r3, #8
 8000256:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOD->MODER |= BV(12*2+1) | BV(13*2+1) | BV(14*2+1) | BV(15*2+1);
 8000258:	4b2b      	ldr	r3, [pc, #172]	@ (8000308 <Timer_Init+0xc0>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a2a      	ldr	r2, [pc, #168]	@ (8000308 <Timer_Init+0xc0>)
 800025e:	f043 432a 	orr.w	r3, r3, #2852126720	@ 0xaa000000
 8000262:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(BV(12*2) | BV(13*2) | BV(14*2) | BV(15*2));
 8000264:	4b28      	ldr	r3, [pc, #160]	@ (8000308 <Timer_Init+0xc0>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a27      	ldr	r2, [pc, #156]	@ (8000308 <Timer_Init+0xc0>)
 800026a:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 800026e:	6013      	str	r3, [r2, #0]
	GPIOD->AFR[1] |= BV(17) | BV(21) | BV(25) | BV(29);
 8000270:	4b25      	ldr	r3, [pc, #148]	@ (8000308 <Timer_Init+0xc0>)
 8000272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000274:	4a24      	ldr	r2, [pc, #144]	@ (8000308 <Timer_Init+0xc0>)
 8000276:	f043 5308 	orr.w	r3, r3, #570425344	@ 0x22000000
 800027a:	f443 1308 	orr.w	r3, r3, #2228224	@ 0x220000
 800027e:	6253      	str	r3, [r2, #36]	@ 0x24

	// Tim4 Output Compare
	// enable tim clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000280:	4b20      	ldr	r3, [pc, #128]	@ (8000304 <Timer_Init+0xbc>)
 8000282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000284:	4a1f      	ldr	r2, [pc, #124]	@ (8000304 <Timer_Init+0xbc>)
 8000286:	f043 0304 	orr.w	r3, r3, #4
 800028a:	6413      	str	r3, [r2, #64]	@ 0x40
	// set prescalar
	TIM4->PSC = PR-1;
 800028c:	4b1f      	ldr	r3, [pc, #124]	@ (800030c <Timer_Init+0xc4>)
 800028e:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000292:	629a      	str	r2, [r3, #40]	@ 0x28
	// clear timer counter
	TIM4->CNT = 0;
 8000294:	4b1d      	ldr	r3, [pc, #116]	@ (800030c <Timer_Init+0xc4>)
 8000296:	2200      	movs	r2, #0
 8000298:	625a      	str	r2, [r3, #36]	@ 0x24
	// set arr value
	TIM4->ARR = 500;
 800029a:	4b1c      	ldr	r3, [pc, #112]	@ (800030c <Timer_Init+0xc4>)
 800029c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80002a0:	62da      	str	r2, [r3, #44]	@ 0x2c
	// set ccr1, ccr2, ccr3, ccr4 values
	TIM4->CCR1 = 100;
 80002a2:	4b1a      	ldr	r3, [pc, #104]	@ (800030c <Timer_Init+0xc4>)
 80002a4:	2264      	movs	r2, #100	@ 0x64
 80002a6:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM4->CCR2 = 200;
 80002a8:	4b18      	ldr	r3, [pc, #96]	@ (800030c <Timer_Init+0xc4>)
 80002aa:	22c8      	movs	r2, #200	@ 0xc8
 80002ac:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM4->CCR3 = 300;
 80002ae:	4b17      	ldr	r3, [pc, #92]	@ (800030c <Timer_Init+0xc4>)
 80002b0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80002b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM4->CCR4 = 400;
 80002b6:	4b15      	ldr	r3, [pc, #84]	@ (800030c <Timer_Init+0xc4>)
 80002b8:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80002bc:	641a      	str	r2, [r3, #64]	@ 0x40
	// set output mode -- toggle on match (011)
	TIM4->CCMR1 |= TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC2M_0 | TIM_CCMR1_OC2M_1;
 80002be:	4b13      	ldr	r3, [pc, #76]	@ (800030c <Timer_Init+0xc4>)
 80002c0:	699b      	ldr	r3, [r3, #24]
 80002c2:	4a12      	ldr	r2, [pc, #72]	@ (800030c <Timer_Init+0xc4>)
 80002c4:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 80002c8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80002cc:	6193      	str	r3, [r2, #24]
	TIM4->CCMR2 |= TIM_CCMR2_OC3M_0 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC4M_0 | TIM_CCMR2_OC4M_1;
 80002ce:	4b0f      	ldr	r3, [pc, #60]	@ (800030c <Timer_Init+0xc4>)
 80002d0:	69db      	ldr	r3, [r3, #28]
 80002d2:	4a0e      	ldr	r2, [pc, #56]	@ (800030c <Timer_Init+0xc4>)
 80002d4:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 80002d8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80002dc:	61d3      	str	r3, [r2, #28]
	// enable output compare
	TIM4->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 80002de:	4b0b      	ldr	r3, [pc, #44]	@ (800030c <Timer_Init+0xc4>)
 80002e0:	6a1b      	ldr	r3, [r3, #32]
 80002e2:	4a0a      	ldr	r2, [pc, #40]	@ (800030c <Timer_Init+0xc4>)
 80002e4:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 80002e8:	f043 0311 	orr.w	r3, r3, #17
 80002ec:	6213      	str	r3, [r2, #32]
	// start the timer
	TIM4->CR1 |= TIM_CR1_CEN;
 80002ee:	4b07      	ldr	r3, [pc, #28]	@ (800030c <Timer_Init+0xc4>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a06      	ldr	r2, [pc, #24]	@ (800030c <Timer_Init+0xc4>)
 80002f4:	f043 0301 	orr.w	r3, r3, #1
 80002f8:	6013      	str	r3, [r2, #0]
}
 80002fa:	bf00      	nop
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	40023800 	.word	0x40023800
 8000308:	40020c00 	.word	0x40020c00
 800030c:	40000800 	.word	0x40000800

08000310 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000310:	480d      	ldr	r0, [pc, #52]	@ (8000348 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000312:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000314:	f7ff ff62 	bl	80001dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000318:	480c      	ldr	r0, [pc, #48]	@ (800034c <LoopForever+0x6>)
  ldr r1, =_edata
 800031a:	490d      	ldr	r1, [pc, #52]	@ (8000350 <LoopForever+0xa>)
  ldr r2, =_sidata
 800031c:	4a0d      	ldr	r2, [pc, #52]	@ (8000354 <LoopForever+0xe>)
  movs r3, #0
 800031e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000320:	e002      	b.n	8000328 <LoopCopyDataInit>

08000322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000326:	3304      	adds	r3, #4

08000328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800032a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800032c:	d3f9      	bcc.n	8000322 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800032e:	4a0a      	ldr	r2, [pc, #40]	@ (8000358 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000330:	4c0a      	ldr	r4, [pc, #40]	@ (800035c <LoopForever+0x16>)
  movs r3, #0
 8000332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000334:	e001      	b.n	800033a <LoopFillZerobss>

08000336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000338:	3204      	adds	r2, #4

0800033a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800033a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800033c:	d3fb      	bcc.n	8000336 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800033e:	f000 f811 	bl	8000364 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000342:	f7ff ff41 	bl	80001c8 <main>

08000346 <LoopForever>:

LoopForever:
  b LoopForever
 8000346:	e7fe      	b.n	8000346 <LoopForever>
  ldr   r0, =_estack
 8000348:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800034c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000350:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000354:	080003cc 	.word	0x080003cc
  ldr r2, =_sbss
 8000358:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800035c:	2000001c 	.word	0x2000001c

08000360 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000360:	e7fe      	b.n	8000360 <ADC_IRQHandler>
	...

08000364 <__libc_init_array>:
 8000364:	b570      	push	{r4, r5, r6, lr}
 8000366:	4d0d      	ldr	r5, [pc, #52]	@ (800039c <__libc_init_array+0x38>)
 8000368:	4c0d      	ldr	r4, [pc, #52]	@ (80003a0 <__libc_init_array+0x3c>)
 800036a:	1b64      	subs	r4, r4, r5
 800036c:	10a4      	asrs	r4, r4, #2
 800036e:	2600      	movs	r6, #0
 8000370:	42a6      	cmp	r6, r4
 8000372:	d109      	bne.n	8000388 <__libc_init_array+0x24>
 8000374:	4d0b      	ldr	r5, [pc, #44]	@ (80003a4 <__libc_init_array+0x40>)
 8000376:	4c0c      	ldr	r4, [pc, #48]	@ (80003a8 <__libc_init_array+0x44>)
 8000378:	f000 f818 	bl	80003ac <_init>
 800037c:	1b64      	subs	r4, r4, r5
 800037e:	10a4      	asrs	r4, r4, #2
 8000380:	2600      	movs	r6, #0
 8000382:	42a6      	cmp	r6, r4
 8000384:	d105      	bne.n	8000392 <__libc_init_array+0x2e>
 8000386:	bd70      	pop	{r4, r5, r6, pc}
 8000388:	f855 3b04 	ldr.w	r3, [r5], #4
 800038c:	4798      	blx	r3
 800038e:	3601      	adds	r6, #1
 8000390:	e7ee      	b.n	8000370 <__libc_init_array+0xc>
 8000392:	f855 3b04 	ldr.w	r3, [r5], #4
 8000396:	4798      	blx	r3
 8000398:	3601      	adds	r6, #1
 800039a:	e7f2      	b.n	8000382 <__libc_init_array+0x1e>
 800039c:	080003c4 	.word	0x080003c4
 80003a0:	080003c4 	.word	0x080003c4
 80003a4:	080003c4 	.word	0x080003c4
 80003a8:	080003c8 	.word	0x080003c8

080003ac <_init>:
 80003ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ae:	bf00      	nop
 80003b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003b2:	bc08      	pop	{r3}
 80003b4:	469e      	mov	lr, r3
 80003b6:	4770      	bx	lr

080003b8 <_fini>:
 80003b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ba:	bf00      	nop
 80003bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003be:	bc08      	pop	{r3}
 80003c0:	469e      	mov	lr, r3
 80003c2:	4770      	bx	lr
