{
    "creator": "Yosys 0.5+312 (git sha1 b66bf8b, emcc 1.34.1 -Os)",
    "modules": {
        "Sub": {
            "ports": {
                "clk": {
                    "direction": "input",
                    "bits": [
                        2
                    ]
                },
                "a": {
                    "direction": "output",
                    "bits": [
                        3,
                        4,
                        5,
                        6
                    ]
                }
            },
            "cells": {
                "$procdff$3": {
                    "hide_name": 1,
                    "type": "$dff",
                    "parameters": {
                        "CLK_POLARITY": 1,
                        "WIDTH": 4
                    },
                    "attributes": {
                        "src": "input.v:12"
                    },
                    "port_directions": {
                        "CLK": "input",
                        "Q": "output",
                        "D": "input"
                    },
                    "connections": {
                        "CLK": [
                            2
                        ],
                        "Q": [
                            3,
                            4,
                            5,
                            6
                        ],
                        "D": [
                            7,
                            8,
                            9,
                            10
                        ]
                    }
                },
                "$add$input.v:13$2": {
                    "hide_name": 1,
                    "type": "$add",
                    "parameters": {
                        "Y_WIDTH": 32,
                        "B_WIDTH": 32,
                        "A_WIDTH": 4,
                        "B_SIGNED": 0,
                        "A_SIGNED": 0
                    },
                    "attributes": {
                        "src": "input.v:13"
                    },
                    "port_directions": {
                        "Y": "output",
                        "B": "input",
                        "A": "input"
                    },
                    "connections": {
                        "Y": [
                            7,
                            8,
                            9,
                            10,
                            11,
                            12,
                            13,
                            14,
                            15,
                            16,
                            17,
                            18,
                            19,
                            20,
                            21,
                            22,
                            23,
                            24,
                            25,
                            26,
                            27,
                            28,
                            29,
                            30,
                            31,
                            32,
                            33,
                            34,
                            35,
                            36,
                            37,
                            38
                        ],
                        "B": [
                            "1",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0",
                            "0"
                        ],
                        "A": [
                            3,
                            4,
                            5,
                            6
                        ]
                    }
                }
            },
            "netnames": {
                "$add$input.v:13$2_Y": {
                    "hide_name": 1,
                    "bits": [
                        7,
                        8,
                        9,
                        10,
                        11,
                        12,
                        13,
                        14,
                        15,
                        16,
                        17,
                        18,
                        19,
                        20,
                        21,
                        22,
                        23,
                        24,
                        25,
                        26,
                        27,
                        28,
                        29,
                        30,
                        31,
                        32,
                        33,
                        34,
                        35,
                        36,
                        37,
                        38
                    ],
                    "attributes": {
                        "src": "input.v:13"
                    }
                },
                "$0\\a[3:0]": {
                    "hide_name": 1,
                    "bits": [
                        7,
                        8,
                        9,
                        10
                    ],
                    "attributes": {
                        "src": "input.v:12"
                    }
                },
                "a": {
                    "hide_name": 0,
                    "bits": [
                        3,
                        4,
                        5,
                        6
                    ],
                    "attributes": {
                        "src": "input.v:8"
                    }
                },
                "clk": {
                    "hide_name": 0,
                    "bits": [
                        2
                    ],
                    "attributes": {
                        "src": "input.v:8"
                    }
                }
            }
        },
        "Top": {
            "ports": {
                "clk": {
                    "direction": "input",
                    "bits": [
                        2
                    ]
                },
                "a": {
                    "direction": "output",
                    "bits": [
                        3,
                        4,
                        5,
                        6
                    ]
                }
            },
            "cells": {
                "s1": {
                    "hide_name": 0,
                    "type": "Sub",
                    "parameters": {},
                    "attributes": {
                        "src": "input.v:5"
                    },
                    "port_directions": {
                        "$2": "output",
                        "$1": "output"
                    },
                    "connections": {
                        "$2": [
                            3,
                            4,
                            5,
                            6
                        ],
                        "$1": [
                            2
                        ]
                    }
                }
            },
            "netnames": {
                "a": {
                    "hide_name": 0,
                    "bits": [
                        3,
                        4,
                        5,
                        6
                    ],
                    "attributes": {
                        "src": "input.v:1"
                    }
                },
                "clk": {
                    "hide_name": 0,
                    "bits": [
                        2
                    ],
                    "attributes": {
                        "src": "input.v:1"
                    }
                }
            }
        }
    }
}