$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module reset_sync_testbench $end
  $var wire 1 # system_clock $end
  $var wire 1 $ master_reset_n $end
  $var wire 1 % clean_reset_n $end
  $scope module RESET_SYNC_UNIT $end
   $var wire 1 # clock_domain $end
   $var wire 1 $ async_reset_in $end
   $var wire 1 % sync_reset_out $end
   $var wire 1 & sync_ff1 $end
   $var wire 1 % sync_ff2 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
1$
1&
#30
0#
#35
1#
1%
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
0$
0%
0&
#80
0#
#85
1#
#90
0#
#95
1#
1$
1&
#100
0#
#105
1#
1%
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
