<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/component/component_afec.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_063a3d76154bf3c24738e370a948fe65.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_afec.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="same70_2component_2component__afec_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAME70_AFEC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAME70_AFEC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_afec.xhtml">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#ac29b1d3db73de4b64488f7ee7963156f">   42</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_afec.xhtml#ac29b1d3db73de4b64488f7ee7963156f">AFEC_CR</a>;       </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#acec338750aa7f92bbc3da2a095330ba1">   43</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#acec338750aa7f92bbc3da2a095330ba1">AFEC_MR</a>;       </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a273bb4498b610cbe4cbe26a6824a0763">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a273bb4498b610cbe4cbe26a6824a0763">AFEC_EMR</a>;      </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#ade9a7257dcca6c8ab465a0976c215234">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#ade9a7257dcca6c8ab465a0976c215234">AFEC_SEQ1R</a>;    </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a59f6c465fafe6bb642b597840f1fda53">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a59f6c465fafe6bb642b597840f1fda53">AFEC_SEQ2R</a>;    </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#abe97d9d9fd482bed00dbd9d974c1b843">   47</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_afec.xhtml#abe97d9d9fd482bed00dbd9d974c1b843">AFEC_CHER</a>;     </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a8be162885811f55a2221fa848bf0f16b">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_afec.xhtml#a8be162885811f55a2221fa848bf0f16b">AFEC_CHDR</a>;     </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a07aeeca355ca3abae0ee7195bd406555">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_afec.xhtml#a07aeeca355ca3abae0ee7195bd406555">AFEC_CHSR</a>;     </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a0d1228afdea284396de8b912149ea8ae">   50</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_afec.xhtml#a0d1228afdea284396de8b912149ea8ae">AFEC_LCDR</a>;     </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a183a66ff6f94f5be0d2eaea0b2ce849a">   51</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_afec.xhtml#a183a66ff6f94f5be0d2eaea0b2ce849a">AFEC_IER</a>;      </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a16015793734f7be14b2134cfe6d052cd">   52</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_afec.xhtml#a16015793734f7be14b2134cfe6d052cd">AFEC_IDR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#abf60f5ce0c0fbbbcdc62d7aa2da419e9">   53</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_afec.xhtml#abf60f5ce0c0fbbbcdc62d7aa2da419e9">AFEC_IMR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#ae1190e24f761f4753b4cbdb5cba72ef2">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_afec.xhtml#ae1190e24f761f4753b4cbdb5cba72ef2">AFEC_ISR</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a5aae0f66e98c4e4aa12be22e23b8d886">   55</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[6];</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#aa860cb580b3b8026bd061d8d26fdbe94">   56</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_afec.xhtml#aa860cb580b3b8026bd061d8d26fdbe94">AFEC_OVER</a>;     </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a8080af793cfe3d1157fd16c09ccf93d6">   57</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a8080af793cfe3d1157fd16c09ccf93d6">AFEC_CWR</a>;      </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#aed7e6832afd27e46e49e28b0ec019f3a">   58</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#aed7e6832afd27e46e49e28b0ec019f3a">AFEC_CGR</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a2bfdb285f4328334d147a70b86001f0b">   59</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[2];</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a8c16f2f9eff021e925d5b5cee528b373">   60</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a8c16f2f9eff021e925d5b5cee528b373">AFEC_DIFFR</a>;    </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a2b446a6ad57fd557f1b923a845f7b8e6">   61</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a2b446a6ad57fd557f1b923a845f7b8e6">AFEC_CSELR</a>;    </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a2511dc698c07554bfc49fa46e51d4939">   62</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_afec.xhtml#a2511dc698c07554bfc49fa46e51d4939">AFEC_CDR</a>;      </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a24451f90e1e0434b5f6b8522066fdc67">   63</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a24451f90e1e0434b5f6b8522066fdc67">AFEC_COCR</a>;     </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a8422ca0c9f24c0298228beeae159b9df">   64</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a8422ca0c9f24c0298228beeae159b9df">AFEC_TEMPMR</a>;   </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a7fd7492511e01f9b5b480053fdbee28e">   65</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a7fd7492511e01f9b5b480053fdbee28e">AFEC_TEMPCWR</a>;  </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a9a5084eb5204cf727cddaa82bbdd3afa">   66</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[7];</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a57a6c900fa0bf41a7af4b2163d844553">   67</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a57a6c900fa0bf41a7af4b2163d844553">AFEC_ACR</a>;      </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a604c7f271a5212fd746d06553a773361">   68</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved4[2];</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#ac9467752a3207b64652eeacef9a2ca4a">   69</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#ac9467752a3207b64652eeacef9a2ca4a">AFEC_SHMR</a>;     </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a48c243a854262674e08ba68c2f2403fd">   70</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved5[11];</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a6328d8b21fc8150a839bd8350f87dd36">   71</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a6328d8b21fc8150a839bd8350f87dd36">AFEC_COSR</a>;     </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#adcd1f9289fd9eb9510b929515ef76d05">   72</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#adcd1f9289fd9eb9510b929515ef76d05">AFEC_CVR</a>;      </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a1e860021a4b2bd1e05d1a9dabb4bcfd6">   73</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a1e860021a4b2bd1e05d1a9dabb4bcfd6">AFEC_CECR</a>;     </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a4760e3b8472acd4ec4994ec7f743ff63">   74</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved6[2];</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#a86fecee02e4e45e21d694ebd7eb4811e">   75</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_afec.xhtml#a86fecee02e4e45e21d694ebd7eb4811e">AFEC_WPMR</a>;     </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_afec.xhtml#ada320d843e1a82d21fc18942ec4f1623">   76</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_afec.xhtml#ada320d843e1a82d21fc18942ec4f1623">AFEC_WPSR</a>;     </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} <a class="code" href="struct_afec.xhtml">Afec</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* -------- AFEC_CR : (AFEC Offset: 0x00) AFEC Control Register -------- */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabbdd0c61ff40c756e825cab2daa6bb41">   80</a></span>&#160;<span class="preprocessor">#define AFEC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1de04aea1d46a2ab8f67dfb51541d404">   81</a></span>&#160;<span class="preprocessor">#define AFEC_CR_START (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_MR : (AFEC Offset: 0x04) AFEC Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1075f71f02bb048fddc31a11c55dff8c">   83</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga65d9afb56fed9a8cc42c02049f30d474">   84</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga67ccc9d2f3416beb9e2e750aa754a3b0">   85</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga69bf1f5fd4ede6fbc7cd8d0075b33878">   86</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga217bc2a714f90df3928c37d4357fa7b1">   87</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRGSEL_Msk (0x7u &lt;&lt; AFEC_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga90d79569b9b6e017bd2f3b85a26229b0">   88</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRGSEL(value) ((AFEC_MR_TRGSEL_Msk &amp; ((value) &lt;&lt; AFEC_MR_TRGSEL_Pos)))</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga7013f310652a223f368710ec27071d8c">   89</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG0 (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaedb65f0afabeefb37f668f1d7daeeeff">   90</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa79299267df334484f883c8132a1cea2">   91</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG2 (0x2u &lt;&lt; 1) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga23c580533d0243e9e6cfe693edae7b9a">   92</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG3 (0x3u &lt;&lt; 1) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf52c1f7ee3d089c54fb76f3896959e99">   93</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG4 (0x4u &lt;&lt; 1) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae43ee6af338183f6b56d6d6a60422b86">   94</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG5 (0x5u &lt;&lt; 1) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2e27aa2f70397379dff6f14c54700ec5">   95</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_TRGSEL_AFEC_TRIG6 (0x6u &lt;&lt; 1) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2399f6653e077c8c105c8fba9dbe61e4">   96</a></span>&#160;<span class="preprocessor">#define AFEC_MR_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga7057c95510912165945968d48a099293">   97</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac50ed757b97c92dc9edc931ee19e5600">   98</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa4a5773622b528c3c21d0e0bd46b9816">   99</a></span>&#160;<span class="preprocessor">#define AFEC_MR_FWUP (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac582d501f3ced052bb3d04a3c77be910">  100</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_FWUP_OFF (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8de86626b062b3532523df6c4abd9b27">  101</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_FWUP_ON (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga914ad0bae5af1615212136fcc6c34386">  102</a></span>&#160;<span class="preprocessor">#define AFEC_MR_FREERUN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga94d7aef283ce09585e98d95b66acd473">  103</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_FREERUN_OFF (0x0u &lt;&lt; 7) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad3a41a2b81219cceab4c4810b0e7aac2">  104</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_FREERUN_ON (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae09b1ea8afb3486eafe7f8c55fa4c013">  105</a></span>&#160;<span class="preprocessor">#define AFEC_MR_PRESCAL_Pos 8</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac256b88d4f221f4cf473363f9f8a2a3e">  106</a></span>&#160;<span class="preprocessor">#define AFEC_MR_PRESCAL_Msk (0xffu &lt;&lt; AFEC_MR_PRESCAL_Pos) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga207d06ba1f27a93ed3c6d89a8d022490">  107</a></span>&#160;<span class="preprocessor">#define AFEC_MR_PRESCAL(value) ((AFEC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; AFEC_MR_PRESCAL_Pos)))</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab0771d60f70822fa1966746b6cd4feee">  108</a></span>&#160;<span class="preprocessor">#define AFEC_MR_STARTUP_Pos 16</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga4c5bc1526d67f20eb50f1799a9993846">  109</a></span>&#160;<span class="preprocessor">#define AFEC_MR_STARTUP_Msk (0xfu &lt;&lt; AFEC_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga402274d408f724de3ac7be4c5aae4ae4">  110</a></span>&#160;<span class="preprocessor">#define AFEC_MR_STARTUP(value) ((AFEC_MR_STARTUP_Msk &amp; ((value) &lt;&lt; AFEC_MR_STARTUP_Pos)))</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad5512e700953f36e7f324a1590df2fcb">  111</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT0 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6d4c420981cd70381681d1710a09d3a4">  112</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga055407ab785f17ff9a6ef0c79c852326">  113</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT16 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae0acbafd678a188199b13ed886ec48b0">  114</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT24 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga9232fb92baaf8707990459592602f54a">  115</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT64 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa009651117dc9ff900d3dc5229c45231">  116</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT80 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafd7cd3660fe52490fd7d51dfcb0a3061">  117</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT96 (0x6u &lt;&lt; 16) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gade587cae2669da061265b44946831c7c">  118</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT112 (0x7u &lt;&lt; 16) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3511da4c018cfe9a95bc552d0aeed691">  119</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT512 (0x8u &lt;&lt; 16) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga682d98f1f1495dc2ba9e454784cd4187">  120</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT576 (0x9u &lt;&lt; 16) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3be1b17222a0fc94e5636614115ab8ad">  121</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT640 (0xAu &lt;&lt; 16) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafeb89f314dca6831a0e62f5f326344eb">  122</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT704 (0xBu &lt;&lt; 16) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa5dbd4968b2c3750552c8563f9e8b5c9">  123</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT768 (0xCu &lt;&lt; 16) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5e4769ec07aebaf8f5cb830d2561466d">  124</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT832 (0xDu &lt;&lt; 16) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab5be8b458537b5c7935ae1f4f99f32a0">  125</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT896 (0xEu &lt;&lt; 16) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad74575a95246a8283c89a5c8bb9da678">  126</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_STARTUP_SUT960 (0xFu &lt;&lt; 16) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafb507a1d301326933ea790d439fe0342">  127</a></span>&#160;<span class="preprocessor">#define AFEC_MR_ONE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae7ddf4e674588dbbb1c108ff4eeea960">  128</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRACKTIM_Pos 24</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6ff9ac81e43cc5c9d3959200b4259bec">  129</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRACKTIM_Msk (0xfu &lt;&lt; AFEC_MR_TRACKTIM_Pos) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga649628de317f55ef838060d8d0b1d88e">  130</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRACKTIM(value) ((AFEC_MR_TRACKTIM_Msk &amp; ((value) &lt;&lt; AFEC_MR_TRACKTIM_Pos)))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8f0244c9ff2d7ea558ca0f7d5bb925ef">  131</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRANSFER_Pos 28</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga890759ff6a4f42c134a61c7353ccb66a">  132</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRANSFER_Msk (0x3u &lt;&lt; AFEC_MR_TRANSFER_Pos) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga9212def66d3bb4aca398f673f11f5a64">  133</a></span>&#160;<span class="preprocessor">#define AFEC_MR_TRANSFER(value) ((AFEC_MR_TRANSFER_Msk &amp; ((value) &lt;&lt; AFEC_MR_TRANSFER_Pos)))</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga9ebc185588409276af15e8afdb5c5cb6">  134</a></span>&#160;<span class="preprocessor">#define AFEC_MR_USEQ (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6c47bc91f0406f6e8334aaf3a389e0a9">  135</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_USEQ_NUM_ORDER (0x0u &lt;&lt; 31) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6a164fec201f44acb62214a03f3ea23d">  136</a></span>&#160;<span class="preprocessor">#define   AFEC_MR_USEQ_REG_ORDER (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_EMR : (AFEC Offset: 0x08) AFEC Extended Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafab8ad6970506f764cbce00f5d920869">  138</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPMODE_Pos 0</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga849f5e22b086bc03ef941cbe4c36da0a">  139</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPMODE_Msk (0x3u &lt;&lt; AFEC_EMR_CMPMODE_Pos) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3b68ccc136ced15e00ceaa681bda3f24">  140</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPMODE(value) ((AFEC_EMR_CMPMODE_Msk &amp; ((value) &lt;&lt; AFEC_EMR_CMPMODE_Pos)))</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga863c87195cb75dc278195d7d422d7d79">  141</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_CMPMODE_LOW (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac6b3eddc7cb7adff837f20afde9086cb">  142</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_CMPMODE_HIGH (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabbb4245b4555f81523690f6e1bd71460">  143</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_CMPMODE_IN (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga137c5cd53c274cee42245cc1d65c4ae5">  144</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_CMPMODE_OUT (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga177d773f5bea6c167643783c98b33ad2">  145</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPSEL_Pos 3</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0ab3aa509419cbf99652fd3816c7160f">  146</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPSEL_Msk (0x1fu &lt;&lt; AFEC_EMR_CMPSEL_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab437868ed50511f0ddc931aa06b86a8f">  147</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPSEL(value) ((AFEC_EMR_CMPSEL_Msk &amp; ((value) &lt;&lt; AFEC_EMR_CMPSEL_Pos)))</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga99a0db9142a6d1672b6eccb40bb48a08">  148</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPALL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga327aea3fbe6f1e8c9202e1186c1ceb47">  149</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPFILTER_Pos 12</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gacd13b221a6503445ee8c62613839ce4f">  150</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPFILTER_Msk (0x3u &lt;&lt; AFEC_EMR_CMPFILTER_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga413757dc2852a03bc79bd797ff34e802">  151</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_CMPFILTER(value) ((AFEC_EMR_CMPFILTER_Msk &amp; ((value) &lt;&lt; AFEC_EMR_CMPFILTER_Pos)))</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaab4c58672b68da7850df1076dab2fcb5">  152</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_RES_Pos 16</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga410a2457216151678c486c4f60fe022d">  153</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_RES_Msk (0x7u &lt;&lt; AFEC_EMR_RES_Pos) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae50dee32f1eb66478a506e51d7f18c45">  154</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_RES(value) ((AFEC_EMR_RES_Msk &amp; ((value) &lt;&lt; AFEC_EMR_RES_Pos)))</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab98b3f76cc003987546712f92e6cb8fa">  155</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_RES_NO_AVERAGE (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga944b46d8f495ede3675e5b0025cfa435">  156</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_RES_OSR4 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga60c624ac227b68e488accb5d0ebdd379">  157</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_RES_OSR16 (0x3u &lt;&lt; 16) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga056d4143080a84e41de6e9047dc27f67">  158</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_RES_OSR64 (0x4u &lt;&lt; 16) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8e9b82ca8b9f5f627f9fb54dd92a99da">  159</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_RES_OSR256 (0x5u &lt;&lt; 16) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaaf3798b71637eceaaa33b812e94e8a56">  160</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_TAG (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac303dedbd84da3d6c0bfc42f2fd9c869">  161</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_STM (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga466cb78fa2cdf90289612318d1fbcc0f">  162</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_SIGNMODE_Pos 28</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga892e1c5af5f634483c537a49a7a79039">  163</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_SIGNMODE_Msk (0x3u &lt;&lt; AFEC_EMR_SIGNMODE_Pos) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga940e816b3f107ccdab7cf944ef3771e7">  164</a></span>&#160;<span class="preprocessor">#define AFEC_EMR_SIGNMODE(value) ((AFEC_EMR_SIGNMODE_Msk &amp; ((value) &lt;&lt; AFEC_EMR_SIGNMODE_Pos)))</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gadda152bc308db73ebd0acfd65ad3512b">  165</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN (0x0u &lt;&lt; 28) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad7f08510007c014a045a2e0f5c526ab7">  166</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaedb92fbfcf8b0f7b65f7d331e078e8b8">  167</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_SIGNMODE_ALL_UNSIGNED (0x2u &lt;&lt; 28) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8915e39e25565ca69a6b398a58f79859">  168</a></span>&#160;<span class="preprocessor">#define   AFEC_EMR_SIGNMODE_ALL_SIGNED (0x3u &lt;&lt; 28) </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_SEQ1R : (AFEC Offset: 0x0C) AFEC Channel Sequence 1 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga78c428d610332b252fb5dbde8e4e7112">  170</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH0_Pos 0</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga7406182003d421b6ba2a0579a82f06b9">  171</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH0_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH0_Pos) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1ded442563ce21d8e6ac273f1897bc86">  172</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH0(value) ((AFEC_SEQ1R_USCH0_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH0_Pos)))</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga88334636832c01e4de6958f7422caea5">  173</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH1_Pos 4</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa44c9711ad9be8c9dc42753ea2acb370">  174</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH1_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH1_Pos) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae71136ee654755bc0c7aa5b3da5a0ee4">  175</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH1(value) ((AFEC_SEQ1R_USCH1_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH1_Pos)))</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab7e2833c0b27da24195ac3816bdd9680">  176</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH2_Pos 8</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae1e53476fd4c9153240ecd0ff4bb1aad">  177</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH2_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH2_Pos) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa1796ef5fee060bb39e06f8ddf2a77c3">  178</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH2(value) ((AFEC_SEQ1R_USCH2_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH2_Pos)))</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae22bce9232728354ae6f2f87118b0c62">  179</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH3_Pos 12</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8799f7eed24c31afece25e0b30b8b6f5">  180</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH3_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH3_Pos) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab87fc0d1c7d4a5f2e81dc56a73ae5632">  181</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH3(value) ((AFEC_SEQ1R_USCH3_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH3_Pos)))</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga775480bc5c7ca23132ca003192ee1947">  182</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH4_Pos 16</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafa75a1d3c4a4470352c96427b634211a">  183</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH4_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH4_Pos) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf86d3018e36a04a5d288cc48e28a2c6d">  184</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH4(value) ((AFEC_SEQ1R_USCH4_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH4_Pos)))</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga654a51e0a15dd207bf233b62b59c5dc5">  185</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH5_Pos 20</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaeacfb92e40344ef336088bc977fb02e1">  186</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH5_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH5_Pos) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga215826cc510fee5ca9345af86f01728c">  187</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH5(value) ((AFEC_SEQ1R_USCH5_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH5_Pos)))</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0360fc8e34dd2e3b83fd567b68ba0dab">  188</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH6_Pos 24</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5fd5afa8e83976b8ac0631713299ddc8">  189</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH6_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH6_Pos) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab448dba3c96b4a6e1535a8c82ec98d57">  190</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH6(value) ((AFEC_SEQ1R_USCH6_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH6_Pos)))</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0f3cf98414473a67c5b25b0068647b94">  191</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH7_Pos 28</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafc30597a43c36b30c8aaf89308df04ff">  192</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH7_Msk (0xfu &lt;&lt; AFEC_SEQ1R_USCH7_Pos) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga74a51e04e850e21182acbfdfe31cc84d">  193</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ1R_USCH7(value) ((AFEC_SEQ1R_USCH7_Msk &amp; ((value) &lt;&lt; AFEC_SEQ1R_USCH7_Pos)))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* -------- AFEC_SEQ2R : (AFEC Offset: 0x10) AFEC Channel Sequence 2 Register -------- */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga98f4bd0538fba0c0e394ef1671259c9c">  195</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH8_Pos 0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab8105eaa7fb39fb057a62b363d28e9a1">  196</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH8_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH8_Pos) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabb7148626e9732db55bcacfa34dce80e">  197</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH8(value) ((AFEC_SEQ2R_USCH8_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH8_Pos)))</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafcbde2565252037d6db9ad75a1fa9067">  198</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH9_Pos 4</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5cc39c6d7500c1611fd5ecb8cf826db0">  199</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH9_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH9_Pos) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga518e9773df01f11409dd773f90b09001">  200</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH9(value) ((AFEC_SEQ2R_USCH9_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH9_Pos)))</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2fc685459c3a743480ea1d91f3e4bd10">  201</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH10_Pos 8</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaff3c3a1d7e4a2bbc0d7db35154c9b3cc">  202</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH10_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH10_Pos) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga09e6f0b01f748830a6d96dde45d075a5">  203</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH10(value) ((AFEC_SEQ2R_USCH10_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH10_Pos)))</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac0e2e1a1a0797bcdfcf04945bf1f6304">  204</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH11_Pos 12</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac6c2ba8742fb561600ff7d1230c2daba">  205</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH11_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH11_Pos) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1d6d4e3f015004d80c6ad167f6cd615a">  206</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH11(value) ((AFEC_SEQ2R_USCH11_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH11_Pos)))</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf2524610cfee8347484cc01e162841ce">  207</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH12_Pos 16</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac4c95927f5a0d2a603a10b9dedb37af0">  208</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH12_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH12_Pos) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac46501285623eac0fde77157b117e233">  209</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH12(value) ((AFEC_SEQ2R_USCH12_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH12_Pos)))</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaaa2090187e5af67ec7deaf5c688d92fc">  210</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH13_Pos 20</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga61e1142d68978ee314520f94bf1303cc">  211</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH13_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH13_Pos) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad23ea339077ec9f872d87703155004be">  212</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH13(value) ((AFEC_SEQ2R_USCH13_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH13_Pos)))</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa1b719459353ff289e9256024510d56e">  213</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH14_Pos 24</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac746c45ead9ac537b465bb149bb0565d">  214</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH14_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH14_Pos) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaac7bfef667aa04efd247e65db14852b3">  215</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH14(value) ((AFEC_SEQ2R_USCH14_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH14_Pos)))</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga4d9e8d99b189dea707f825c0d05fc4e1">  216</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH15_Pos 28</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga408b8d6f890362768a63300deff33275">  217</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH15_Msk (0xfu &lt;&lt; AFEC_SEQ2R_USCH15_Pos) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf3f25979020cb0e947f8f55673e152cd">  218</a></span>&#160;<span class="preprocessor">#define AFEC_SEQ2R_USCH15(value) ((AFEC_SEQ2R_USCH15_Msk &amp; ((value) &lt;&lt; AFEC_SEQ2R_USCH15_Pos)))</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* -------- AFEC_CHER : (AFEC Offset: 0x14) AFEC Channel Enable Register -------- */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga96390f6ad8137d3b5193ca2dbd7c5687">  220</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gacb1d52b178815ed937e50f3b91c1e23a">  221</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gacf06f5711f3810940fef141dcca175a1">  222</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga19b78e1bc9b288ceeddb46d5dc50c46b">  223</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaeb223f7d3a04e22df32076166ed9dd8c">  224</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf898fc27fc860f727c79768342fc0aee">  225</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga22bf2585502c92dab44398a9247fe5b2">  226</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga4fc8320668cd1d6e510483d7f5ae4895">  227</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac68cf180c75c40b742ee013b1c13fd6e">  228</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3ac71ad4e6ffce90c012c22d5171c7cc">  229</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga125cae3d335bcbb69b6372984bb8f730">  230</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga76236054b2506f0edaa5b4f2021df80b">  231</a></span>&#160;<span class="preprocessor">#define AFEC_CHER_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_CHDR : (AFEC Offset: 0x18) AFEC Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga116d6a1bd84e1fb9dcdcb0877548339b">  233</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafb6a71d5226f4aac35536311eee3b741">  234</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga050f4d1752a7638d24a77ab114f97d4b">  235</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga341b1899f86bed763683fe45d94ec397">  236</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0913f10b0ab5bd86d6911e377af460cd">  237</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga13a5f41555d94972853aa102b9480db7">  238</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaff35dd06dbed3137ef95e6cd9f347230">  239</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gade9ec2a9e033f54c6eb4ac1efeadb7a5">  240</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga19236dbbbea20ee49f3945b3f43f3d24">  241</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga15ae76817e58a9b2c4d658fea03a8331">  242</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa1176183d93f5edafdfec5cdfbb4165b">  243</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8f6e689c23df357af591673c0d62c3d1">  244</a></span>&#160;<span class="preprocessor">#define AFEC_CHDR_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_CHSR : (AFEC Offset: 0x1C) AFEC Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga049e2c49d167ea0418296aba38363ef8">  246</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac4ff6b0cc68a9b4945cfb7e021ccd21a">  247</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa15fede25745592749e2fe941063824c">  248</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga507e482c882a4b3c0a0a6ee1eb7cfd8f">  249</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga41ae3a48ff7c9bbc599b545ccf037e2a">  250</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad2fbcaeace553e5e94fb45f17cd0c48e">  251</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabe7d7983ff5f5ca012e83255caaeff87">  252</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafc90ba4cd76997e16a03326a69f94d22">  253</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga407bb1b6ad662792fd2b77bd6c4d30d4">  254</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gacb0662244fd23d2b48c0311dcdd6bfba">  255</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5f341fa20e45cf6294a7fed5d853b1b9">  256</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1394cef6fc563d9a68335bff4d87545b">  257</a></span>&#160;<span class="preprocessor">#define AFEC_CHSR_CH11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_LCDR : (AFEC Offset: 0x20) AFEC Last Converted Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga54a58a1a29129a9cc8071e1760c7def9">  259</a></span>&#160;<span class="preprocessor">#define AFEC_LCDR_LDATA_Pos 0</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac9a1a9c7eeea7f194c9c4353498b73b5">  260</a></span>&#160;<span class="preprocessor">#define AFEC_LCDR_LDATA_Msk (0xffffu &lt;&lt; AFEC_LCDR_LDATA_Pos) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1ea12eb88526dcccc8cb69eeec547ac2">  261</a></span>&#160;<span class="preprocessor">#define AFEC_LCDR_CHNB_Pos 24</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga01916ab19fd7a65b7e010e95895a5692">  262</a></span>&#160;<span class="preprocessor">#define AFEC_LCDR_CHNB_Msk (0xfu &lt;&lt; AFEC_LCDR_CHNB_Pos) </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_IER : (AFEC Offset: 0x24) AFEC Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga331a9c4b657853effd0765781fd9388f">  264</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8e4df3036bb88af5ec274412e42776dd">  265</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5e51b1db88ff7fa125707f8229429d12">  266</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga416f0ae3f7d82568f1e0b71bbb0f7283">  267</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae8a81d3c0389eb4ddab9df1aa643e4de">  268</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6d7ee4c0148f37fdc6bc22906d3f9bd4">  269</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga13eccb839545fe7dfc7be990615edf4e">  270</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab03ae47bef53aa3adc9f804a8548375b">  271</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab38db14fb85e7149116d1f40e69c3f5c">  272</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga4121f29262a2571563b495cd339910ad">  273</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga178a1c092886d65f35cae680a57f88d5">  274</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga819f21877e384fb7c160423cbfd2c5c0">  275</a></span>&#160;<span class="preprocessor">#define AFEC_IER_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae505140195ad13e5176a7d55816c434b">  276</a></span>&#160;<span class="preprocessor">#define AFEC_IER_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2d04647f230772a74b0128e0ac966ee1">  277</a></span>&#160;<span class="preprocessor">#define AFEC_IER_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf75fbf0fbc31c47069af5bf618a08943">  278</a></span>&#160;<span class="preprocessor">#define AFEC_IER_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga88cdfff3e906e6bdc7ed1a0ce89bfa90">  279</a></span>&#160;<span class="preprocessor">#define AFEC_IER_TEMPCHG (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_IDR : (AFEC Offset: 0x28) AFEC Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2f8fcb01230bff255eff06ebfc383d44">  281</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga7405e8bac944a4ef9b7166b2f4285eb7">  282</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5eb534bcdc4be940d71434bb8e1e0971">  283</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1ca004d6356f2dac3f5364d6f748db31">  284</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3e0fe4f2000ae32d49868966969c08d2">  285</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab6bedffb95344d4c192870a155048534">  286</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5d5ce489e8c42cb361c3be546bbc1b21">  287</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa5f6dde61d2d56cf50d1a96a2fe2dd4c">  288</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1e36411af1065c2023ecdb0edef8afc0">  289</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6f021f3ebcb30b506670ef277c09b6a0">  290</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1aba515d58f67f45b0383304786ef2e8">  291</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga9110903984535dfcd57f401a979d905c">  292</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaed3c22fac26252559349d83e07fdc693">  293</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga94183e9070ecd9531abe54c32c773695">  294</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaece1677ff88025db2ecdf4abcd86ede9">  295</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga4515e57f26c2fd621992742f01637d66">  296</a></span>&#160;<span class="preprocessor">#define AFEC_IDR_TEMPCHG (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_IMR : (AFEC Offset: 0x2C) AFEC Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad306ac052fd633ddcba7db67f56d0f6f">  298</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga60ef446dec90d74585a391cd14396a1f">  299</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga650d5a33525bcf42ab43938513c5503f">  300</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae422286ce9082679b6ace6123f1bc8c9">  301</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac29d3e24109500c6f086f19f491afc86">  302</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaae4f4727c5bc2143f83b16780e727d7d">  303</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1fd01e2fb4f9c61c81591cb967aaec51">  304</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafe9e6613d2ba1281a4186f3fa38edf20">  305</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3bf3ffbdd375f3f69fabb87d39bea2f6">  306</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8855e08f96e975b6cc412c5068e21637">  307</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8797e66c418d3b626e668cbfa01d467f">  308</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad8f68d61eefa6e89a14578283badb704">  309</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5e478b5edc155e80802a997e01f701bf">  310</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga10fbbee1049895a90e29c46a389dc77c">  311</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga27a145db58e6e35defa0fde385dc3ddd">  312</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf388cc8e8d72077c71e4715925289e2d">  313</a></span>&#160;<span class="preprocessor">#define AFEC_IMR_TEMPCHG (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_ISR : (AFEC Offset: 0x30) AFEC Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae393a7d41b6497afeea234ce92b3c14c">  315</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga61e9220f0e23acf28b06247af3779de1">  316</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga59c431387b1bd6f207cd931dae352701">  317</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae0897241ab8828ebaf908b50806adc79">  318</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabe12035f9deabb02cdaef6809dfe4aa1">  319</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6f541e2bf184b5e25c52bed69c260eda">  320</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6cce60a85e67839ba4814308ec5ef59a">  321</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0fe1893bd0153100426cf66a11ff1b93">  322</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac30a361fb9311dcd8a1f00a5e1d6190b">  323</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaee75d224387e8554361ed8a05a2ef159">  324</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad80e428b0f2c0d92e5c2e29cb5c5d711">  325</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaac350b0b2a919e58c464b7ba806e2f4f">  326</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_EOC11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga52ab0db4acc0933d499b94dcd58a7b61">  327</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_DRDY (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga798e72416c15574d525b459761bd8910">  328</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_GOVRE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5b5bafbfc846deae1acabe86e28a183b">  329</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_COMPE (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaadc2c8490a6d84f839279a935283bdff">  330</a></span>&#160;<span class="preprocessor">#define AFEC_ISR_TEMPCHG (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_OVER : (AFEC Offset: 0x4C) AFEC Overrun Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gadf9192a6ab5558c46fbc18f53cef60a0">  332</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac6d666576efa25f31e05048ea6e0df27">  333</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga94f92cd248b30311cdc6a2d1c97d7958">  334</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad852ba5c2a7548dcf60fdf68a4c33e28">  335</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga578e9f4067c575deeda1f7cd99c85fce">  336</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa80cc9dd319a8fe8879ca463d16e2cda">  337</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab7bd14bc1f9930eda4e3c94f7a82334f">  338</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga17c4ba3322dcebac5ad1f3db32f92019">  339</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga38120b3dd28e52927b7d765dc6d93dba">  340</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab5bb08f2a3c89fb871f3837880605a66">  341</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0454125d4cd2da1a57a59eceb4887463">  342</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafc2cc7e3ef3396f1ff2a1778524cec44">  343</a></span>&#160;<span class="preprocessor">#define AFEC_OVER_OVRE11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_CWR : (AFEC Offset: 0x50) AFEC Compare Window Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3099d4430f136b517b10e1ee0764ed15">  345</a></span>&#160;<span class="preprocessor">#define AFEC_CWR_LOWTHRES_Pos 0</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa9d4bcacba8ff603572b1d0ca9110215">  346</a></span>&#160;<span class="preprocessor">#define AFEC_CWR_LOWTHRES_Msk (0xffffu &lt;&lt; AFEC_CWR_LOWTHRES_Pos) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8e77dd3bffe70e1c59dc87545eef2ca5">  347</a></span>&#160;<span class="preprocessor">#define AFEC_CWR_LOWTHRES(value) ((AFEC_CWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; AFEC_CWR_LOWTHRES_Pos)))</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafcef41d95363b2996e802a2610a8c030">  348</a></span>&#160;<span class="preprocessor">#define AFEC_CWR_HIGHTHRES_Pos 16</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafe6478e21baa7e527832484d91255fde">  349</a></span>&#160;<span class="preprocessor">#define AFEC_CWR_HIGHTHRES_Msk (0xffffu &lt;&lt; AFEC_CWR_HIGHTHRES_Pos) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8f6cc975d397a856cef50c2526636f75">  350</a></span>&#160;<span class="preprocessor">#define AFEC_CWR_HIGHTHRES(value) ((AFEC_CWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; AFEC_CWR_HIGHTHRES_Pos)))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* -------- AFEC_CGR : (AFEC Offset: 0x54) AFEC Channel Gain Register -------- */</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga29cfbba2a66f44cc73e2680de9025de2">  352</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN0_Pos 0</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga37d0446a666bd032f84f9515cd483f42">  353</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN0_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN0_Pos) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaae8dd53a8c87de6cb41be109de4a519e">  354</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN0(value) ((AFEC_CGR_GAIN0_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN0_Pos)))</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga87f180db3ba2ab07311e85747bd3945f">  355</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN1_Pos 2</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga23fbb3fa7c6f4c5c315ba99ff3937209">  356</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN1_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN1_Pos) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga173435de066f3218358fb7ddc4bbc687">  357</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN1(value) ((AFEC_CGR_GAIN1_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN1_Pos)))</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa29390407352c8f9d00b0a48a7cd2bc7">  358</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN2_Pos 4</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad769eca99153c25ed4d262dd5b3b990d">  359</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN2_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN2_Pos) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga612817a171c0fdd0dbe933dfea1ef624">  360</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN2(value) ((AFEC_CGR_GAIN2_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN2_Pos)))</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf72a458c0b671fa6c4a247c43a9913fe">  361</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN3_Pos 6</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga84094cc5c85f47a4fd586489e7bedbb9">  362</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN3_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN3_Pos) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga53d74046637b446c62f6e9a49b4073b7">  363</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN3(value) ((AFEC_CGR_GAIN3_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN3_Pos)))</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab6785df8bc2ceb063de69850c6be3f41">  364</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN4_Pos 8</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga71b049b09dde47fdcdfc228bf3576a2b">  365</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN4_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN4_Pos) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1b69fa704b548ea41895ab21bf3f5802">  366</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN4(value) ((AFEC_CGR_GAIN4_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN4_Pos)))</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga992c9be9fce2f9ddf1b43e946eea930f">  367</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN5_Pos 10</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2a548d2242d26bb0ed92fc0777eaa154">  368</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN5_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN5_Pos) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga19ed9460a5ba301ca3ff52d070a9ff0e">  369</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN5(value) ((AFEC_CGR_GAIN5_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN5_Pos)))</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae5fb00f4ae5d731c737dd8ee0a463ef1">  370</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN6_Pos 12</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaeeef3fa6a7ced04135c69550fc98adfc">  371</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN6_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN6_Pos) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0c8a47b7e840efa95389c1119c536395">  372</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN6(value) ((AFEC_CGR_GAIN6_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN6_Pos)))</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2ad87b3c010f2e56478269bb6b0c52e1">  373</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN7_Pos 14</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaed5c79645cfcbfea99a868aa0cac7820">  374</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN7_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN7_Pos) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga49f2c7e6daa76417d6ba926503803fde">  375</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN7(value) ((AFEC_CGR_GAIN7_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN7_Pos)))</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabd58c7e2aba3e06bcf7abaeace3fbd56">  376</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN8_Pos 16</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1b5c077715b6747c8e3164de9969bf7a">  377</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN8_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN8_Pos) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaccf2d5d5a534791d27a283d3036465a7">  378</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN8(value) ((AFEC_CGR_GAIN8_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN8_Pos)))</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae3721c5701f23aee65af276c408e2db5">  379</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN9_Pos 18</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga4cdbf5c1d28c51d4d284cfd424d8b346">  380</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN9_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN9_Pos) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab312709f7ebcbed80d6f728100491377">  381</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN9(value) ((AFEC_CGR_GAIN9_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN9_Pos)))</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5566f97bf799865820dee2aab96401b8">  382</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN10_Pos 20</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga91fdf3690da522373e374060ca85c39a">  383</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN10_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN10_Pos) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf504b31aa409ea8f1568119111d34c85">  384</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN10(value) ((AFEC_CGR_GAIN10_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN10_Pos)))</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga9ab92884549e0bb298f17c7f21f30ca8">  385</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN11_Pos 22</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga198a3a2710cff822ac61bb3b552ba467">  386</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN11_Msk (0x3u &lt;&lt; AFEC_CGR_GAIN11_Pos) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad3dd8161a9cb304ba745951e62533d55">  387</a></span>&#160;<span class="preprocessor">#define AFEC_CGR_GAIN11(value) ((AFEC_CGR_GAIN11_Msk &amp; ((value) &lt;&lt; AFEC_CGR_GAIN11_Pos)))</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* -------- AFEC_DIFFR : (AFEC Offset: 0x60) AFEC Channel Differential Register -------- */</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga989d64953dfc9f1264b10d089bf9952b">  389</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf9af868ff380bb7fbe6cbe8e0172b896">  390</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga7b4bd45a4fb09a0356f99428afa16939">  391</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad1adcb4a22b075ced60b24d19a0cc827">  392</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga50b809c196bbac10a921e982b7178fd8">  393</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga15c580e4d36688405ad7a50040980847">  394</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga098ce8002053af9a765ce568d7b98adb">  395</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac0b9e79ad3c4c44599f46190a0315a5d">  396</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae16f66fb4be860a54de6e1c77c41dc5c">  397</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2707ff04d476bfa3d4e7b87ae126645e">  398</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga5890e567ad92ecf0b96e6686b7f99e1b">  399</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafe62e181ca807cbc2766a8bdade957b2">  400</a></span>&#160;<span class="preprocessor">#define AFEC_DIFFR_DIFF11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_CSELR : (AFEC Offset: 0x64) AFEC Channel Selection Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gacdf0b529b7781445c7b7b780cf32594f">  402</a></span>&#160;<span class="preprocessor">#define AFEC_CSELR_CSEL_Pos 0</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga9abdb4013c71b8cdcb3255cc145acfb8">  403</a></span>&#160;<span class="preprocessor">#define AFEC_CSELR_CSEL_Msk (0xfu &lt;&lt; AFEC_CSELR_CSEL_Pos) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaac33b6bd15a904bf0d6d67fe36fc285c">  404</a></span>&#160;<span class="preprocessor">#define AFEC_CSELR_CSEL(value) ((AFEC_CSELR_CSEL_Msk &amp; ((value) &lt;&lt; AFEC_CSELR_CSEL_Pos)))</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/* -------- AFEC_CDR : (AFEC Offset: 0x68) AFEC Channel Data Register -------- */</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0f519bfad5879d39ee91c158cdf86b91">  406</a></span>&#160;<span class="preprocessor">#define AFEC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga73df8e40c0da4cd21427fd7f46c689ac">  407</a></span>&#160;<span class="preprocessor">#define AFEC_CDR_DATA_Msk (0xffffu &lt;&lt; AFEC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_COCR : (AFEC Offset: 0x6C) AFEC Channel Offset Compensation Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaeece34394ed4d89cfb333a66b1c9f028">  409</a></span>&#160;<span class="preprocessor">#define AFEC_COCR_AOFF_Pos 0</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2656113bb1ef224d759ece1d615924f4">  410</a></span>&#160;<span class="preprocessor">#define AFEC_COCR_AOFF_Msk (0x3ffu &lt;&lt; AFEC_COCR_AOFF_Pos) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1d1a6e0fbd516d6ed04b923c27bff555">  411</a></span>&#160;<span class="preprocessor">#define AFEC_COCR_AOFF(value) ((AFEC_COCR_AOFF_Msk &amp; ((value) &lt;&lt; AFEC_COCR_AOFF_Pos)))</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* -------- AFEC_TEMPMR : (AFEC Offset: 0x70) AFEC Temperature Sensor Mode Register -------- */</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaa13c50fc350c714507e89a54795aaeff">  413</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPMR_RTCT (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gace22aaebdad9ee142c9d8a46cc684e91">  414</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD_Pos 4</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab762a041f41cb778ead6c37d5b538585">  415</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD_Msk (0x3u &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_Pos) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga23c5a78756f21265f1466f36d9664694">  416</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPMR_TEMPCMPMOD(value) ((AFEC_TEMPMR_TEMPCMPMOD_Msk &amp; ((value) &lt;&lt; AFEC_TEMPMR_TEMPCMPMOD_Pos)))</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6fcab0b77168ef50b117d73faa5c2e34">  417</a></span>&#160;<span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_LOW (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gadd264ff5efd59d55e97f5ace1ddef5d3">  418</a></span>&#160;<span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_HIGH (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf3944a18c5d45c3677bf38a836979107">  419</a></span>&#160;<span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_IN (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6dd1e2f1b20065148c4d54072daea7a3">  420</a></span>&#160;<span class="preprocessor">#define   AFEC_TEMPMR_TEMPCMPMOD_OUT (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_TEMPCWR : (AFEC Offset: 0x74) AFEC Temperature Compare Window Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga4ccf843267c6686e9fb9b6c99ac9337c">  422</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES_Pos 0</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad845e4c14516439f587036c8daff095c">  423</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES_Msk (0xffffu &lt;&lt; AFEC_TEMPCWR_TLOWTHRES_Pos) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gac3c6e9fe96612da6140ec3bcb897af3f">  424</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPCWR_TLOWTHRES(value) ((AFEC_TEMPCWR_TLOWTHRES_Msk &amp; ((value) &lt;&lt; AFEC_TEMPCWR_TLOWTHRES_Pos)))</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6c52c53c3ef8ccf680527354949baf3d">  425</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES_Pos 16</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga3c41f61ce0e0e617dad0bbddb84fcb03">  426</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES_Msk (0xffffu &lt;&lt; AFEC_TEMPCWR_THIGHTHRES_Pos) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga9b8f790a5dc372f01a4a8d79ebe0bc63">  427</a></span>&#160;<span class="preprocessor">#define AFEC_TEMPCWR_THIGHTHRES(value) ((AFEC_TEMPCWR_THIGHTHRES_Msk &amp; ((value) &lt;&lt; AFEC_TEMPCWR_THIGHTHRES_Pos)))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* -------- AFEC_ACR : (AFEC Offset: 0x94) AFEC Analog Control Register -------- */</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga2b8c27148bee0d5c66eac5a3dc4acc32">  429</a></span>&#160;<span class="preprocessor">#define AFEC_ACR_PGA0EN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabd3bc11c10251b99529b044206019783">  430</a></span>&#160;<span class="preprocessor">#define AFEC_ACR_PGA1EN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaed74e5c9b0e33d90914d558b08b4cc9a">  431</a></span>&#160;<span class="preprocessor">#define AFEC_ACR_IBCTL_Pos 8</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga92f07bbcae9d45bb8d4f265986539656">  432</a></span>&#160;<span class="preprocessor">#define AFEC_ACR_IBCTL_Msk (0x3u &lt;&lt; AFEC_ACR_IBCTL_Pos) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1b211e9020a7c6f336f8d31726c08234">  433</a></span>&#160;<span class="preprocessor">#define AFEC_ACR_IBCTL(value) ((AFEC_ACR_IBCTL_Msk &amp; ((value) &lt;&lt; AFEC_ACR_IBCTL_Pos)))</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* -------- AFEC_SHMR : (AFEC Offset: 0xA0) AFEC Sample &amp; Hold Mode Register -------- */</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga1841c10d2114bbee71341fd984c5e4db">  435</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaff9666773cb037a5ac4493c79ecbc4e2">  436</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga0a32c2e929dee9dec0385bd3f59861bc">  437</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga7ddd6182e11c9f3d217953637b308b58">  438</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga358c7f8459b32b2a14fb5d349304d2d6">  439</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga029da687786c7b23004a4ff73f790d51">  440</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae26164feaea5f3e656f199fccb5f6875">  441</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaed5be33783eb76f763bd65806e1cd2e6">  442</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaf5805ec142afb4f8f0a7d498b79df69a">  443</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8b9d810ed085de9c7c9c207379ca2fb7">  444</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga756a200278f9dd53defddfcc636b33eb">  445</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gace4a45fecd12ca6cfcba77cdb6e4cae0">  446</a></span>&#160;<span class="preprocessor">#define AFEC_SHMR_DUAL11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_COSR : (AFEC Offset: 0xD0) AFEC Correction Select Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae1dc2d5fa9f2e38531a81182180f50dd">  448</a></span>&#160;<span class="preprocessor">#define AFEC_COSR_CSEL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_CVR : (AFEC Offset: 0xD4) AFEC Correction Values Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gaffaeaee2eaf34afaeb79b973a1cbddef">  450</a></span>&#160;<span class="preprocessor">#define AFEC_CVR_OFFSETCORR_Pos 0</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga273a18b21dd6c2afdf09e9ae9cda3a84">  451</a></span>&#160;<span class="preprocessor">#define AFEC_CVR_OFFSETCORR_Msk (0xffffu &lt;&lt; AFEC_CVR_OFFSETCORR_Pos) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga7fa19bf1e1192aec56da2da0056bcdcb">  452</a></span>&#160;<span class="preprocessor">#define AFEC_CVR_OFFSETCORR(value) ((AFEC_CVR_OFFSETCORR_Msk &amp; ((value) &lt;&lt; AFEC_CVR_OFFSETCORR_Pos)))</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga075a81de5f73e4cb3f2a5e8dd0f3021b">  453</a></span>&#160;<span class="preprocessor">#define AFEC_CVR_GAINCORR_Pos 16</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gabe5a5e6adcc86a86d5c3904c77dcf645">  454</a></span>&#160;<span class="preprocessor">#define AFEC_CVR_GAINCORR_Msk (0xffffu &lt;&lt; AFEC_CVR_GAINCORR_Pos) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga00f64c0a45e055e15251dee130faed46">  455</a></span>&#160;<span class="preprocessor">#define AFEC_CVR_GAINCORR(value) ((AFEC_CVR_GAINCORR_Msk &amp; ((value) &lt;&lt; AFEC_CVR_GAINCORR_Pos)))</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* -------- AFEC_CECR : (AFEC Offset: 0xD8) AFEC Channel Error Correction Register -------- */</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae7f76d7b8f4843ff1f2d75f88a3ba23c">  457</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae886a5d64e9afaba8e9b4ab4afe6f2f2">  458</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga783c70347484acd40b1ce0735adf260d">  459</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gafcfe4fd07f76f788a0bed1efca6af421">  460</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad187718cc708eddbcfdb1226de469156">  461</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga6046e4da7c5ad24af4a0a0d409628839">  462</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gacf8c1431c237a68568b7170efbfde9c9">  463</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga07f1baea20cc9ca2d7253208c6cbf095">  464</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga540feb893d26b2a04590c6c81b43b40d">  465</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae57134b5b5f825155621720db2b5bb40">  466</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gae2a170253f106f90a5b5bce15371a420">  467</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga8f07d48b8399b6bb6edf3009d539c3a6">  468</a></span>&#160;<span class="preprocessor">#define AFEC_CECR_ECORR11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_WPMR : (AFEC Offset: 0xE4) AFEC Write Protection Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga23d6014d1bd019be9a816632dd0d01a4">  470</a></span>&#160;<span class="preprocessor">#define AFEC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gab9c89a4e716791d250c43320a349f123">  471</a></span>&#160;<span class="preprocessor">#define AFEC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga324f4531f2dd699bd2473b4a60bfda2f">  472</a></span>&#160;<span class="preprocessor">#define AFEC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; AFEC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad7465ff1643076f720bae23fc8d919c9">  473</a></span>&#160;<span class="preprocessor">#define AFEC_WPMR_WPKEY(value) ((AFEC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; AFEC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#gad630c104092153eade406023d359a373">  474</a></span>&#160;<span class="preprocessor">#define   AFEC_WPMR_WPKEY_PASSWD (0x414443u &lt;&lt; 8) </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- AFEC_WPSR : (AFEC Offset: 0xE8) AFEC Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga58f12bd1fcd6169f2934e817e10445aa">  476</a></span>&#160;<span class="preprocessor">#define AFEC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga81c7a20cc6fee9c60412cc58e94bd219">  477</a></span>&#160;<span class="preprocessor">#define AFEC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___a_f_e_c.xhtml#ga25e85d91e69abce5ab7b41f50eee2179">  478</a></span>&#160;<span class="preprocessor">#define AFEC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; AFEC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAME70_AFEC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_afec_xhtml_a8be162885811f55a2221fa848bf0f16b"><div class="ttname"><a href="struct_afec.xhtml#a8be162885811f55a2221fa848bf0f16b">Afec::AFEC_CHDR</a></div><div class="ttdeci">__O uint32_t AFEC_CHDR</div><div class="ttdoc">(Afec Offset: 0x18) AFEC Channel Disable Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:48</div></div>
<div class="ttc" id="struct_afec_xhtml_ac9467752a3207b64652eeacef9a2ca4a"><div class="ttname"><a href="struct_afec.xhtml#ac9467752a3207b64652eeacef9a2ca4a">Afec::AFEC_SHMR</a></div><div class="ttdeci">__IO uint32_t AFEC_SHMR</div><div class="ttdoc">(Afec Offset: 0xA0) AFEC Sample &amp; Hold Mode Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:69</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="struct_afec_xhtml_a16015793734f7be14b2134cfe6d052cd"><div class="ttname"><a href="struct_afec.xhtml#a16015793734f7be14b2134cfe6d052cd">Afec::AFEC_IDR</a></div><div class="ttdeci">__O uint32_t AFEC_IDR</div><div class="ttdoc">(Afec Offset: 0x28) AFEC Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:52</div></div>
<div class="ttc" id="struct_afec_xhtml_a8c16f2f9eff021e925d5b5cee528b373"><div class="ttname"><a href="struct_afec.xhtml#a8c16f2f9eff021e925d5b5cee528b373">Afec::AFEC_DIFFR</a></div><div class="ttdeci">__IO uint32_t AFEC_DIFFR</div><div class="ttdoc">(Afec Offset: 0x60) AFEC Channel Differential Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:60</div></div>
<div class="ttc" id="struct_afec_xhtml_aed7e6832afd27e46e49e28b0ec019f3a"><div class="ttname"><a href="struct_afec.xhtml#aed7e6832afd27e46e49e28b0ec019f3a">Afec::AFEC_CGR</a></div><div class="ttdeci">__IO uint32_t AFEC_CGR</div><div class="ttdoc">(Afec Offset: 0x54) AFEC Channel Gain Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:58</div></div>
<div class="ttc" id="struct_afec_xhtml_acec338750aa7f92bbc3da2a095330ba1"><div class="ttname"><a href="struct_afec.xhtml#acec338750aa7f92bbc3da2a095330ba1">Afec::AFEC_MR</a></div><div class="ttdeci">__IO uint32_t AFEC_MR</div><div class="ttdoc">(Afec Offset: 0x04) AFEC Mode Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:43</div></div>
<div class="ttc" id="struct_afec_xhtml_a2b446a6ad57fd557f1b923a845f7b8e6"><div class="ttname"><a href="struct_afec.xhtml#a2b446a6ad57fd557f1b923a845f7b8e6">Afec::AFEC_CSELR</a></div><div class="ttdeci">__IO uint32_t AFEC_CSELR</div><div class="ttdoc">(Afec Offset: 0x64) AFEC Channel Selection Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:61</div></div>
<div class="ttc" id="struct_afec_xhtml_a8080af793cfe3d1157fd16c09ccf93d6"><div class="ttname"><a href="struct_afec.xhtml#a8080af793cfe3d1157fd16c09ccf93d6">Afec::AFEC_CWR</a></div><div class="ttdeci">__IO uint32_t AFEC_CWR</div><div class="ttdoc">(Afec Offset: 0x50) AFEC Compare Window Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:57</div></div>
<div class="ttc" id="struct_afec_xhtml_abf60f5ce0c0fbbbcdc62d7aa2da419e9"><div class="ttname"><a href="struct_afec.xhtml#abf60f5ce0c0fbbbcdc62d7aa2da419e9">Afec::AFEC_IMR</a></div><div class="ttdeci">__I uint32_t AFEC_IMR</div><div class="ttdoc">(Afec Offset: 0x2C) AFEC Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:53</div></div>
<div class="ttc" id="struct_afec_xhtml_ade9a7257dcca6c8ab465a0976c215234"><div class="ttname"><a href="struct_afec.xhtml#ade9a7257dcca6c8ab465a0976c215234">Afec::AFEC_SEQ1R</a></div><div class="ttdeci">__IO uint32_t AFEC_SEQ1R</div><div class="ttdoc">(Afec Offset: 0x0C) AFEC Channel Sequence 1 Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:45</div></div>
<div class="ttc" id="struct_afec_xhtml_ae1190e24f761f4753b4cbdb5cba72ef2"><div class="ttname"><a href="struct_afec.xhtml#ae1190e24f761f4753b4cbdb5cba72ef2">Afec::AFEC_ISR</a></div><div class="ttdeci">__I uint32_t AFEC_ISR</div><div class="ttdoc">(Afec Offset: 0x30) AFEC Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:54</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:211</div></div>
<div class="ttc" id="struct_afec_xhtml_a0d1228afdea284396de8b912149ea8ae"><div class="ttname"><a href="struct_afec.xhtml#a0d1228afdea284396de8b912149ea8ae">Afec::AFEC_LCDR</a></div><div class="ttdeci">__I uint32_t AFEC_LCDR</div><div class="ttdoc">(Afec Offset: 0x20) AFEC Last Converted Data Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:50</div></div>
<div class="ttc" id="struct_afec_xhtml_adcd1f9289fd9eb9510b929515ef76d05"><div class="ttname"><a href="struct_afec.xhtml#adcd1f9289fd9eb9510b929515ef76d05">Afec::AFEC_CVR</a></div><div class="ttdeci">__IO uint32_t AFEC_CVR</div><div class="ttdoc">(Afec Offset: 0xD4) AFEC Correction Values Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:72</div></div>
<div class="ttc" id="struct_afec_xhtml_a273bb4498b610cbe4cbe26a6824a0763"><div class="ttname"><a href="struct_afec.xhtml#a273bb4498b610cbe4cbe26a6824a0763">Afec::AFEC_EMR</a></div><div class="ttdeci">__IO uint32_t AFEC_EMR</div><div class="ttdoc">(Afec Offset: 0x08) AFEC Extended Mode Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:44</div></div>
<div class="ttc" id="struct_afec_xhtml_ac29b1d3db73de4b64488f7ee7963156f"><div class="ttname"><a href="struct_afec.xhtml#ac29b1d3db73de4b64488f7ee7963156f">Afec::AFEC_CR</a></div><div class="ttdeci">__O uint32_t AFEC_CR</div><div class="ttdoc">(Afec Offset: 0x00) AFEC Control Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:42</div></div>
<div class="ttc" id="struct_afec_xhtml_a57a6c900fa0bf41a7af4b2163d844553"><div class="ttname"><a href="struct_afec.xhtml#a57a6c900fa0bf41a7af4b2163d844553">Afec::AFEC_ACR</a></div><div class="ttdeci">__IO uint32_t AFEC_ACR</div><div class="ttdoc">(Afec Offset: 0x94) AFEC Analog Control Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:67</div></div>
<div class="ttc" id="struct_afec_xhtml_a86fecee02e4e45e21d694ebd7eb4811e"><div class="ttname"><a href="struct_afec.xhtml#a86fecee02e4e45e21d694ebd7eb4811e">Afec::AFEC_WPMR</a></div><div class="ttdeci">__IO uint32_t AFEC_WPMR</div><div class="ttdoc">(Afec Offset: 0xE4) AFEC Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:75</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:208</div></div>
<div class="ttc" id="struct_afec_xhtml_ada320d843e1a82d21fc18942ec4f1623"><div class="ttname"><a href="struct_afec.xhtml#ada320d843e1a82d21fc18942ec4f1623">Afec::AFEC_WPSR</a></div><div class="ttdeci">__I uint32_t AFEC_WPSR</div><div class="ttdoc">(Afec Offset: 0xE8) AFEC Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:76</div></div>
<div class="ttc" id="struct_afec_xhtml_a8422ca0c9f24c0298228beeae159b9df"><div class="ttname"><a href="struct_afec.xhtml#a8422ca0c9f24c0298228beeae159b9df">Afec::AFEC_TEMPMR</a></div><div class="ttdeci">__IO uint32_t AFEC_TEMPMR</div><div class="ttdoc">(Afec Offset: 0x70) AFEC Temperature Sensor Mode Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:64</div></div>
<div class="ttc" id="struct_afec_xhtml_a1e860021a4b2bd1e05d1a9dabb4bcfd6"><div class="ttname"><a href="struct_afec.xhtml#a1e860021a4b2bd1e05d1a9dabb4bcfd6">Afec::AFEC_CECR</a></div><div class="ttdeci">__IO uint32_t AFEC_CECR</div><div class="ttdoc">(Afec Offset: 0xD8) AFEC Channel Error Correction Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:73</div></div>
<div class="ttc" id="struct_afec_xhtml_a59f6c465fafe6bb642b597840f1fda53"><div class="ttname"><a href="struct_afec.xhtml#a59f6c465fafe6bb642b597840f1fda53">Afec::AFEC_SEQ2R</a></div><div class="ttdeci">__IO uint32_t AFEC_SEQ2R</div><div class="ttdoc">(Afec Offset: 0x10) AFEC Channel Sequence 2 Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:46</div></div>
<div class="ttc" id="struct_afec_xhtml_abe97d9d9fd482bed00dbd9d974c1b843"><div class="ttname"><a href="struct_afec.xhtml#abe97d9d9fd482bed00dbd9d974c1b843">Afec::AFEC_CHER</a></div><div class="ttdeci">__O uint32_t AFEC_CHER</div><div class="ttdoc">(Afec Offset: 0x14) AFEC Channel Enable Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:47</div></div>
<div class="ttc" id="struct_afec_xhtml_a2511dc698c07554bfc49fa46e51d4939"><div class="ttname"><a href="struct_afec.xhtml#a2511dc698c07554bfc49fa46e51d4939">Afec::AFEC_CDR</a></div><div class="ttdeci">__I uint32_t AFEC_CDR</div><div class="ttdoc">(Afec Offset: 0x68) AFEC Channel Data Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:62</div></div>
<div class="ttc" id="struct_afec_xhtml_a07aeeca355ca3abae0ee7195bd406555"><div class="ttname"><a href="struct_afec.xhtml#a07aeeca355ca3abae0ee7195bd406555">Afec::AFEC_CHSR</a></div><div class="ttdeci">__I uint32_t AFEC_CHSR</div><div class="ttdoc">(Afec Offset: 0x1C) AFEC Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:49</div></div>
<div class="ttc" id="struct_afec_xhtml_a183a66ff6f94f5be0d2eaea0b2ce849a"><div class="ttname"><a href="struct_afec.xhtml#a183a66ff6f94f5be0d2eaea0b2ce849a">Afec::AFEC_IER</a></div><div class="ttdeci">__O uint32_t AFEC_IER</div><div class="ttdoc">(Afec Offset: 0x24) AFEC Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:51</div></div>
<div class="ttc" id="struct_afec_xhtml_a6328d8b21fc8150a839bd8350f87dd36"><div class="ttname"><a href="struct_afec.xhtml#a6328d8b21fc8150a839bd8350f87dd36">Afec::AFEC_COSR</a></div><div class="ttdeci">__IO uint32_t AFEC_COSR</div><div class="ttdoc">(Afec Offset: 0xD0) AFEC Correction Select Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:71</div></div>
<div class="ttc" id="struct_afec_xhtml_a24451f90e1e0434b5f6b8522066fdc67"><div class="ttname"><a href="struct_afec.xhtml#a24451f90e1e0434b5f6b8522066fdc67">Afec::AFEC_COCR</a></div><div class="ttdeci">__IO uint32_t AFEC_COCR</div><div class="ttdoc">(Afec Offset: 0x6C) AFEC Channel Offset Compensation Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:63</div></div>
<div class="ttc" id="struct_afec_xhtml"><div class="ttname"><a href="struct_afec.xhtml">Afec</a></div><div class="ttdoc">Afec hardware registers. </div><div class="ttdef"><b>Definition:</b> component_afec.h:41</div></div>
<div class="ttc" id="struct_afec_xhtml_aa860cb580b3b8026bd061d8d26fdbe94"><div class="ttname"><a href="struct_afec.xhtml#aa860cb580b3b8026bd061d8d26fdbe94">Afec::AFEC_OVER</a></div><div class="ttdeci">__I uint32_t AFEC_OVER</div><div class="ttdoc">(Afec Offset: 0x4C) AFEC Overrun Status Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:56</div></div>
<div class="ttc" id="struct_afec_xhtml_a7fd7492511e01f9b5b480053fdbee28e"><div class="ttname"><a href="struct_afec.xhtml#a7fd7492511e01f9b5b480053fdbee28e">Afec::AFEC_TEMPCWR</a></div><div class="ttdeci">__IO uint32_t AFEC_TEMPCWR</div><div class="ttdoc">(Afec Offset: 0x74) AFEC Temperature Compare Window Register </div><div class="ttdef"><b>Definition:</b> component_afec.h:65</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
