Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 12 00:15:07 2022
| Host         : 603-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Clock_divider/r_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Clock_divider_MUX/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.886        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.886        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.890ns (21.600%)  route 3.230ns (78.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Clock_divider/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.864     6.461    Clock_divider/r_counter[4]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.585 r  Clock_divider/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.012    Clock_divider/r_counter[31]_i_8_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.939     9.075    Clock_divider/r_counter[31]_i_3_n_1001
    SLICE_X54Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.199 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.199    Clock_divider/r_counter_0[31]
    SLICE_X54Y28         FDCE                                         r  Clock_divider/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    Clock_divider/r_clk_reg_0
    SLICE_X54Y28         FDCE                                         r  Clock_divider/r_counter_reg[31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y28         FDCE (Setup_fdce_C_D)        0.079    15.085    Clock_divider/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.890ns (22.410%)  route 3.081ns (77.590%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Clock_divider/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.864     6.461    Clock_divider/r_counter[4]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.585 r  Clock_divider/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.012    Clock_divider/r_counter[31]_i_8_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.790     8.926    Clock_divider/r_counter[31]_i_3_n_1001
    SLICE_X54Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.050 r  Clock_divider/r_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.050    Clock_divider/r_counter_0[29]
    SLICE_X54Y28         FDCE                                         r  Clock_divider/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    Clock_divider/r_clk_reg_0
    SLICE_X54Y28         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y28         FDCE (Setup_fdce_C_D)        0.077    15.083    Clock_divider/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.890ns (22.421%)  route 3.079ns (77.579%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Clock_divider/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.864     6.461    Clock_divider/r_counter[4]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.585 r  Clock_divider/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.012    Clock_divider/r_counter[31]_i_8_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.788     8.924    Clock_divider/r_counter[31]_i_3_n_1001
    SLICE_X54Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.048 r  Clock_divider/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.048    Clock_divider/r_counter_0[30]
    SLICE_X54Y28         FDCE                                         r  Clock_divider/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    Clock_divider/r_clk_reg_0
    SLICE_X54Y28         FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y28         FDCE (Setup_fdce_C_D)        0.081    15.087    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.890ns (22.467%)  route 3.071ns (77.533%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Clock_divider/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.864     6.461    Clock_divider/r_counter[4]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.585 r  Clock_divider/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.012    Clock_divider/r_counter[31]_i_8_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.780     8.916    Clock_divider/r_counter[31]_i_3_n_1001
    SLICE_X54Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.040 r  Clock_divider/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.040    Clock_divider/r_counter_0[27]
    SLICE_X54Y27         FDCE                                         r  Clock_divider/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438    14.779    Clock_divider/r_clk_reg_0
    SLICE_X54Y27         FDCE                                         r  Clock_divider/r_counter_reg[27]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y27         FDCE (Setup_fdce_C_D)        0.079    15.083    Clock_divider/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 2.381ns (61.337%)  route 1.501ns (38.663%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    Clock_divider/r_clk_reg_0
    SLICE_X54Y21         FDCE                                         r  Clock_divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Clock_divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.492     6.088    Clock_divider/r_counter[2]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  Clock_divider/r_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.762    Clock_divider/r_counter_reg[4]_i_2_n_1001
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  Clock_divider/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.876    Clock_divider/r_counter_reg[8]_i_2_n_1001
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  Clock_divider/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.990    Clock_divider/r_counter_reg[12]_i_2_n_1001
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  Clock_divider/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.113    Clock_divider/r_counter_reg[16]_i_2_n_1001
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  Clock_divider/r_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    Clock_divider/r_counter_reg[20]_i_2_n_1001
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  Clock_divider/r_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.341    Clock_divider/r_counter_reg[24]_i_2_n_1001
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.654 r  Clock_divider/r_counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           1.000     8.654    Clock_divider/data0[28]
    SLICE_X56Y27         LUT5 (Prop_lut5_I4_O)        0.306     8.960 r  Clock_divider/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     8.960    Clock_divider/r_counter_0[28]
    SLICE_X56Y27         FDCE                                         r  Clock_divider/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.439    14.780    Clock_divider/r_clk_reg_0
    SLICE_X56Y27         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         FDCE (Setup_fdce_C_D)        0.077    15.082    Clock_divider/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.890ns (23.345%)  route 2.922ns (76.655%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Clock_divider/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.864     6.461    Clock_divider/r_counter[4]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.585 r  Clock_divider/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.012    Clock_divider/r_counter[31]_i_8_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.631     8.767    Clock_divider/r_counter[31]_i_3_n_1001
    SLICE_X54Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.891 r  Clock_divider/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.891    Clock_divider/r_counter_0[25]
    SLICE_X54Y27         FDCE                                         r  Clock_divider/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438    14.779    Clock_divider/r_clk_reg_0
    SLICE_X54Y27         FDCE                                         r  Clock_divider/r_counter_reg[25]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y27         FDCE (Setup_fdce_C_D)        0.077    15.081    Clock_divider/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.890ns (23.197%)  route 2.947ns (76.803%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.870     6.460    Clock_divider/r_counter[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.427     7.011    Clock_divider/r_counter[31]_i_7_n_1001
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.135 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.650     8.785    Clock_divider/r_counter[31]_i_2_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.909 r  Clock_divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.909    Clock_divider/r_counter_0[13]
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[13]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.077    15.114    Clock_divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.890ns (23.468%)  route 2.902ns (76.532%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.557     5.078    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  Clock_divider/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.864     6.461    Clock_divider/r_counter[4]
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.585 r  Clock_divider/r_counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.012    Clock_divider/r_counter[31]_i_8_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.136 r  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          1.611     8.747    Clock_divider/r_counter[31]_i_3_n_1001
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.124     8.871 r  Clock_divider/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.871    Clock_divider/r_counter_0[24]
    SLICE_X54Y26         FDCE                                         r  Clock_divider/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.437    14.778    Clock_divider/r_clk_reg_0
    SLICE_X54Y26         FDCE                                         r  Clock_divider/r_counter_reg[24]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDCE (Setup_fdce_C_D)        0.079    15.082    Clock_divider/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.890ns (23.246%)  route 2.939ns (76.754%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.870     6.460    Clock_divider/r_counter[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.427     7.011    Clock_divider/r_counter[31]_i_7_n_1001
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.135 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.642     8.777    Clock_divider/r_counter[31]_i_2_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.901 r  Clock_divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.901    Clock_divider/r_counter_0[14]
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[14]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.081    15.118    Clock_divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 Clock_divider_MUX/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 2.127ns (57.154%)  route 1.594ns (42.846%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    Clock_divider_MUX/CLK
    SLICE_X63Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Clock_divider_MUX/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.497     6.100    Clock_divider_MUX/r_counter_reg_n_1001_[2]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.774 r  Clock_divider_MUX/r_counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.774    Clock_divider_MUX/r_counter_reg[4]_i_2__0_n_1001
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  Clock_divider_MUX/r_counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.888    Clock_divider_MUX/r_counter_reg[8]_i_2__0_n_1001
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  Clock_divider_MUX/r_counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.002    Clock_divider_MUX/r_counter_reg[12]_i_2__0_n_1001
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  Clock_divider_MUX/r_counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.116    Clock_divider_MUX/r_counter_reg[16]_i_2__0_n_1001
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  Clock_divider_MUX/r_counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.230    Clock_divider_MUX/r_counter_reg[20]_i_2__0_n_1001
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.469 r  Clock_divider_MUX/r_counter_reg[24]_i_2__0/O[2]
                         net (fo=1, routed)           1.098     8.567    Clock_divider_MUX/r_counter_reg[24]_i_2__0_n_1006
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.302     8.869 r  Clock_divider_MUX/r_counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     8.869    Clock_divider_MUX/r_counter[23]
    SLICE_X63Y24         FDCE                                         r  Clock_divider_MUX/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.843    Clock_divider_MUX/CLK
    SLICE_X63Y24         FDCE                                         r  Clock_divider_MUX/r_counter_reg[23]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.031    15.113    Clock_divider_MUX/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_divider_MUX/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.586     1.469    Clock_divider_MUX/CLK
    SLICE_X61Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Clock_divider_MUX/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.778    Clock_divider_MUX/r_counter_reg_n_1001_[0]
    SLICE_X61Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  Clock_divider_MUX/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    Clock_divider_MUX/r_counter[0]
    SLICE_X61Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    Clock_divider_MUX/CLK
    SLICE_X61Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.091     1.560    Clock_divider_MUX/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clock_divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    Clock_divider/r_clk_reg_0
    SLICE_X56Y28         FDCE                                         r  Clock_divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  Clock_divider/r_clk_reg/Q
                         net (fo=3, routed)           0.175     1.780    Clock_divider/CLK
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.825    Clock_divider/r_clk_i_1_n_1001
    SLICE_X56Y28         FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    Clock_divider/r_clk_reg_0
    SLICE_X56Y28         FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y28         FDCE (Hold_fdce_C_D)         0.120     1.561    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Clock_divider_MUX/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    Clock_divider_MUX/CLK
    SLICE_X61Y26         FDCE                                         r  Clock_divider_MUX/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  Clock_divider_MUX/r_clk_reg/Q
                         net (fo=15, routed)          0.183     1.789    Clock_divider_MUX/clk
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  Clock_divider_MUX/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    Clock_divider_MUX/r_clk_i_1__0_n_1001
    SLICE_X61Y26         FDCE                                         r  Clock_divider_MUX/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.976    Clock_divider_MUX/CLK
    SLICE_X61Y26         FDCE                                         r  Clock_divider_MUX/r_clk_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.091     1.556    Clock_divider_MUX/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.838    Clock_divider/r_counter[0]
    SLICE_X56Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  Clock_divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    Clock_divider/r_counter_0[0]
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    Clock_divider/r_clk_reg_0
    SLICE_X56Y21         FDCE                                         r  Clock_divider/r_counter_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.121     1.562    Clock_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 Clock_divider_MUX/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.785%)  route 0.274ns (54.215%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.586     1.469    Clock_divider_MUX/CLK
    SLICE_X61Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Clock_divider_MUX/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.744    Clock_divider_MUX/r_counter_reg_n_1001_[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  Clock_divider_MUX/r_counter[31]_i_3__0/O
                         net (fo=32, routed)          0.140     1.929    Clock_divider_MUX/r_counter[31]_i_3__0_n_1001
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  Clock_divider_MUX/r_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.974    Clock_divider_MUX/r_counter[4]
    SLICE_X63Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     1.983    Clock_divider_MUX/CLK
    SLICE_X63Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[4]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.092     1.597    Clock_divider_MUX/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Clock_divider_MUX/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.231ns (44.475%)  route 0.288ns (55.525%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    Clock_divider_MUX/CLK
    SLICE_X61Y22         FDCE                                         r  Clock_divider_MUX/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  Clock_divider_MUX/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.123     1.731    Clock_divider_MUX/r_counter_reg_n_1001_[16]
    SLICE_X63Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.776 r  Clock_divider_MUX/r_counter[31]_i_5__0/O
                         net (fo=32, routed)          0.166     1.942    Clock_divider_MUX/r_counter[31]_i_5__0_n_1001
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.987 r  Clock_divider_MUX/r_counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.987    Clock_divider_MUX/r_counter[19]
    SLICE_X63Y23         FDCE                                         r  Clock_divider_MUX/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    Clock_divider_MUX/CLK
    SLICE_X63Y23         FDCE                                         r  Clock_divider_MUX/r_counter_reg[19]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.092     1.592    Clock_divider_MUX/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 Clock_divider_MUX/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.882%)  route 0.308ns (57.118%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    Clock_divider_MUX/CLK
    SLICE_X61Y20         FDCE                                         r  Clock_divider_MUX/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  Clock_divider_MUX/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.179     1.788    Clock_divider_MUX/r_counter_reg_n_1001_[8]
    SLICE_X63Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  Clock_divider_MUX/r_counter[31]_i_2__0/O
                         net (fo=32, routed)          0.129     1.962    Clock_divider_MUX/r_counter[31]_i_2__0_n_1001
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.007 r  Clock_divider_MUX/r_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.007    Clock_divider_MUX/r_counter[9]
    SLICE_X63Y21         FDCE                                         r  Clock_divider_MUX/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    Clock_divider_MUX/CLK
    SLICE_X63Y21         FDCE                                         r  Clock_divider_MUX/r_counter_reg[9]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.092     1.595    Clock_divider_MUX/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 Clock_divider_MUX/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.501%)  route 0.300ns (56.499%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.586     1.469    Clock_divider_MUX/CLK
    SLICE_X61Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Clock_divider_MUX/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.744    Clock_divider_MUX/r_counter_reg_n_1001_[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  Clock_divider_MUX/r_counter[31]_i_3__0/O
                         net (fo=32, routed)          0.166     1.955    Clock_divider_MUX/r_counter[31]_i_3__0_n_1001
    SLICE_X61Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.000 r  Clock_divider_MUX/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.000    Clock_divider_MUX/r_counter[3]
    SLICE_X61Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    Clock_divider_MUX/CLK
    SLICE_X61Y19         FDCE                                         r  Clock_divider_MUX/r_counter_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.092     1.561    Clock_divider_MUX/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.254ns (42.585%)  route 0.342ns (57.415%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.555     1.438    Clock_divider/r_clk_reg_0
    SLICE_X56Y25         FDCE                                         r  Clock_divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  Clock_divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.183     1.785    Clock_divider/r_counter[17]
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.159     1.990    Clock_divider/r_counter[31]_i_5_n_1001
    SLICE_X54Y25         LUT5 (Prop_lut5_I3_O)        0.045     2.035 r  Clock_divider/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.035    Clock_divider/r_counter_0[20]
    SLICE_X54Y25         FDCE                                         r  Clock_divider/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Clock_divider/r_clk_reg_0
    SLICE_X54Y25         FDCE                                         r  Clock_divider/r_counter_reg[20]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.121     1.591    Clock_divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Clock_divider_MUX/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_MUX/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.240%)  route 0.316ns (57.760%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    Clock_divider_MUX/CLK
    SLICE_X61Y22         FDCE                                         r  Clock_divider_MUX/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  Clock_divider_MUX/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.123     1.731    Clock_divider_MUX/r_counter_reg_n_1001_[16]
    SLICE_X63Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.776 r  Clock_divider_MUX/r_counter[31]_i_5__0/O
                         net (fo=32, routed)          0.193     1.969    Clock_divider_MUX/r_counter[31]_i_5__0_n_1001
    SLICE_X61Y23         LUT5 (Prop_lut5_I3_O)        0.045     2.014 r  Clock_divider_MUX/r_counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     2.014    Clock_divider_MUX/r_counter[20]
    SLICE_X61Y23         FDCE                                         r  Clock_divider_MUX/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.976    Clock_divider_MUX/CLK
    SLICE_X61Y23         FDCE                                         r  Clock_divider_MUX/r_counter_reg[20]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    Clock_divider_MUX/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y28   Clock_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Clock_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Clock_divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Clock_divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y24   Clock_divider/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   Clock_divider/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y25   Clock_divider/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y25   Clock_divider/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   Clock_divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Clock_divider_MUX/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Clock_divider_MUX/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Clock_divider_MUX/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Clock_divider/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Clock_divider/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Clock_divider/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Clock_divider/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Clock_divider/r_counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Clock_divider/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Clock_divider/r_counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   Clock_divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Clock_divider/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   Clock_divider/r_counter_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   Clock_divider/r_counter_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   Clock_divider/r_counter_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   Clock_divider/r_counter_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   Clock_divider/r_counter_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Clock_divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   Clock_divider/r_counter_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   Clock_divider/r_counter_reg[31]/C



