m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/testbench
Eexample_state_machine
Z0 w1757344000
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/testbench
Z6 8C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine.vhd
Z7 FC:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine.vhd
l0
L6
VANTDQBXGZNonf>KPmDU3f0
!s100 3VjHF1zR;@Q74f3PVAnlK1
Z8 OV;C;10.5b;63
32
Z9 !s110 1757344093
!i10b 1
Z10 !s108 1757344093.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine.vhd|
Z12 !s107 C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
R4
DEx4 work 21 example_state_machine 0 22 ANTDQBXGZNonf>KPmDU3f0
l21
L15
VzUaN`CFef^FfWaza]>cOg3
!s100 zJA1P0d3D0AecBTzMAz@Z1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eexample_state_machine_tb
Z15 w1757344089
Z16 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R5
Z17 8C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine_tb.vhd
Z18 FC:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine_tb.vhd
l0
L7
V:=4P9ZNFXPNo5>GFSJ]AW0
!s100 CkcbbCjiOaeQULVY_MBS52
R8
32
R9
!i10b 1
R10
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine_tb.vhd|
Z20 !s107 C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/3_EXEMPLO_FSM_VHDL/example_state_machine_tb.vhd|
!i113 1
R13
R14
Abehavioral
R16
R3
R4
Z21 DEx4 work 24 example_state_machine_tb 0 22 :=4P9ZNFXPNo5>GFSJ]AW0
l31
L12
VKek7m14CS^JFQ6TRjkF]h1
!s100 NjMZ42boom8<9RoH1j@9l3
R8
32
R9
!i10b 1
R10
R19
R20
!i113 1
R13
R14
