


module PipeReg (

	input wire [31:0] a,
	input wire [31:0] b,
	input wire [4:0] c,
	input wire clk,
	
	output reg[31:0] a0,
	output reg[31:0] b0,
	output reg[4:0] c0);
	
	
	always @(posedge clk) begin
	
		a = a0;
		b = b0;
		c = c0;
	end
	
endmodule 
		