{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705245574206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705245574207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 18:19:33 2024 " "Processing started: Sun Jan 14 18:19:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705245574207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245574207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245574208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705245574546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CORE " "Found entity 1: I2C_CORE" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705245595369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245595369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_generator.v(31) " "Verilog HDL information at clock_generator.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705245595371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_generator.v(49) " "Verilog HDL information at clock_generator.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705245595371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Modules/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705245595371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245595371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_controller " "Found entity 1: i2c_master_controller" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705245595373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245595373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_TX " "Found entity 1: FIFO_TX" {  } { { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705245595374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245595374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_RX " "Found entity 1: FIFO_RX" {  } { { "../sources/IP/FIFO_RX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705245595375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245595375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_CORE " "Elaborating entity \"I2C_CORE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705245595464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clock_generator " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clock_generator\"" {  } { { "../sources/Top_files/I2C_CORE.v" "clock_generator" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705245595468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_generator.v(74) " "Verilog HDL assignment warning at clock_generator.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705245595469 "|I2C_CORE|clock_generator:clock_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_generator.v(84) " "Verilog HDL assignment warning at clock_generator.v(84): truncated value with size 32 to match size of target (5)" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705245595470 "|I2C_CORE|clock_generator:clock_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_controller i2c_master_controller:i2c_master " "Elaborating entity \"i2c_master_controller\" for hierarchy \"i2c_master_controller:i2c_master\"" {  } { { "../sources/Top_files/I2C_CORE.v" "i2c_master" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705245595471 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "i2c_master_controller.v(75) " "Verilog HDL Conditional Statement error at i2c_master_controller.v(75): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 75 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705245595473 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sr_reg i2c_master_controller.v(73) " "Verilog HDL Always Construct warning at i2c_master_controller.v(73): inferring latch(es) for variable \"Sr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705245595473 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_master_controller.v(118) " "Verilog HDL assignment warning at i2c_master_controller.v(118): truncated value with size 32 to match size of target (3)" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705245595474 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out i2c_master_controller.v(33) " "Output port \"data_out\" at i2c_master_controller.v(33) has no driver" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705245595474 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read i2c_master_controller.v(29) " "Output port \"read\" at i2c_master_controller.v(29) has no driver" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705245595474 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write i2c_master_controller.v(32) " "Output port \"write\" at i2c_master_controller.v(32) has no driver" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705245595474 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sr_reg i2c_master_controller.v(73) " "Inferred latch for \"Sr_reg\" at i2c_master_controller.v(73)" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245595475 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "i2c_master_controller:i2c_master " "Can't elaborate user hierarchy \"i2c_master_controller:i2c_master\"" {  } { { "../sources/Top_files/I2C_CORE.v" "i2c_master" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 73 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705245595476 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705245595559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 14 18:19:55 2024 " "Processing ended: Sun Jan 14 18:19:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705245595559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705245595559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705245595559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705245595559 ""}
