// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_double_div4_HH_
#define _operator_double_div4_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct operator_double_div4 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > in_r;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    operator_double_div4(sc_module_name name);
    SC_HAS_PROCESS(operator_double_div4);

    ~operator_double_div4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_283;
    sc_signal< sc_lv<11> > new_exp_V_fu_82_p4;
    sc_signal< sc_lv<11> > new_exp_V_reg_288;
    sc_signal< sc_lv<52> > new_mant_V_2_fu_92_p1;
    sc_signal< sc_lv<52> > new_mant_V_2_reg_294;
    sc_signal< sc_lv<1> > icmp_fu_106_p2;
    sc_signal< sc_lv<1> > icmp_reg_301;
    sc_signal< sc_lv<1> > tmp_3_fu_112_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_306;
    sc_signal< sc_lv<2> > p_0274_2_fu_154_p3;
    sc_signal< sc_lv<2> > p_0274_2_reg_311;
    sc_signal< sc_lv<1> > icmp4_fu_172_p2;
    sc_signal< sc_lv<1> > icmp4_reg_317;
    sc_signal< sc_lv<64> > p_Val2_s_fu_70_p1;
    sc_signal< sc_lv<10> > tmp_10_fu_96_p4;
    sc_signal< sc_lv<2> > tmp_6_fu_124_p4;
    sc_signal< sc_lv<1> > tmp_4_fu_118_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_148_p2;
    sc_signal< sc_lv<2> > p_shift_V_fu_140_p3;
    sc_signal< sc_lv<2> > shift_V_cast_fu_134_p2;
    sc_signal< sc_lv<9> > tmp_11_fu_162_p4;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_181_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_199_p2;
    sc_signal< sc_lv<11> > p_new_exp_V_1_fu_191_p3;
    sc_signal< sc_lv<11> > new_exp_V_1_fu_186_p2;
    sc_signal< sc_lv<53> > xf_V_4_cast_fu_178_p1;
    sc_signal< sc_lv<53> > tmp_2_fu_212_p3;
    sc_signal< sc_lv<53> > xf_V_fu_219_p3;
    sc_signal< sc_lv<53> > tmp_9_cast_fu_233_p1;
    sc_signal< sc_lv<56> > p_cast_fu_226_p1;
    sc_signal< sc_lv<56> > tmp_9_fu_230_p1;
    sc_signal< sc_lv<53> > r_V_fu_236_p2;
    sc_signal< sc_lv<56> > r_V_1_fu_242_p2;
    sc_signal< sc_lv<52> > tmp_12_fu_248_p1;
    sc_signal< sc_lv<52> > tmp_13_fu_252_p1;
    sc_signal< sc_lv<52> > new_mant_V_1_fu_256_p3;
    sc_signal< sc_lv<11> > p_Repl2_1_fu_204_p3;
    sc_signal< sc_lv<52> > new_mant_V_fu_263_p3;
    sc_signal< sc_lv<64> > p_Result_s_fu_270_p4;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<11> ap_const_lv11_7FE;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_icmp4_fu_172_p2();
    void thread_icmp_fu_106_p2();
    void thread_new_exp_V_1_fu_186_p2();
    void thread_new_exp_V_fu_82_p4();
    void thread_new_mant_V_1_fu_256_p3();
    void thread_new_mant_V_2_fu_92_p1();
    void thread_new_mant_V_fu_263_p3();
    void thread_p_0274_2_fu_154_p3();
    void thread_p_Repl2_1_fu_204_p3();
    void thread_p_Result_s_fu_270_p4();
    void thread_p_Val2_s_fu_70_p1();
    void thread_p_cast_fu_226_p1();
    void thread_p_new_exp_V_1_fu_191_p3();
    void thread_p_shift_V_fu_140_p3();
    void thread_r_V_1_fu_242_p2();
    void thread_r_V_fu_236_p2();
    void thread_shift_V_cast_fu_134_p2();
    void thread_tmp_10_fu_96_p4();
    void thread_tmp_11_fu_162_p4();
    void thread_tmp_12_fu_248_p1();
    void thread_tmp_13_fu_252_p1();
    void thread_tmp_2_fu_212_p3();
    void thread_tmp_3_fu_112_p2();
    void thread_tmp_4_fu_118_p2();
    void thread_tmp_5_fu_199_p2();
    void thread_tmp_6_fu_124_p4();
    void thread_tmp_7_fu_148_p2();
    void thread_tmp_9_cast_fu_233_p1();
    void thread_tmp_9_fu_230_p1();
    void thread_tmp_fu_181_p2();
    void thread_xf_V_4_cast_fu_178_p1();
    void thread_xf_V_fu_219_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
