// Seed: 1973936478
module module_0 (
    output wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    output tri1 id_7,
    input supply0 id_8,
    output tri id_9,
    output tri0 id_10
);
  logic [7:0]
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36;
  wire id_37;
  assign id_13[1] = 1 != 1;
  assign id_7 = id_30[1'b0];
  wire id_38;
  wire id_39;
  wire id_40;
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    output tri1  id_2,
    output wor   id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  wor   id_6,
    output wor   id_7,
    output wand  id_8,
    output uwire id_9,
    output logic id_10,
    output tri1  id_11,
    output wor   id_12,
    input  tri0  id_13
    , id_15
);
  always @(posedge id_13 or posedge id_13) begin
    id_10 <= 1;
  end
  module_0(
      id_8, id_6, id_11, id_4, id_4, id_4, id_7, id_8, id_4, id_12, id_9
  );
endmodule
