 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : id_ex_reg
Version: D-2010.03-SP5
Date   : Tue Mar 15 20:38:51 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U554/ZN (AOI22_X1)                       0.03       0.22 f
  U553/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_0_/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U552/ZN (AOI22_X1)                       0.03       0.22 f
  U551/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_100_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U550/ZN (AOI22_X1)                       0.03       0.22 f
  U549/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_101_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U548/ZN (AOI22_X1)                       0.03       0.22 f
  U547/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_102_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U528/ZN (AOI22_X1)                       0.03       0.22 f
  U527/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_111_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U526/ZN (AOI22_X1)                       0.03       0.22 f
  U525/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_112_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U524/ZN (AOI22_X1)                       0.03       0.22 f
  U523/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_113_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U522/ZN (AOI22_X1)                       0.03       0.22 f
  U521/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_114_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U520/ZN (AOI22_X1)                       0.03       0.22 f
  U519/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_115_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U518/ZN (AOI22_X1)                       0.03       0.22 f
  U517/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_116_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U516/ZN (AOI22_X1)                       0.03       0.22 f
  U515/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_117_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U514/ZN (AOI22_X1)                       0.03       0.22 f
  U513/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_118_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U512/ZN (AOI22_X1)                       0.03       0.22 f
  U511/ZN (INV_X1)                         0.04       0.26 r
  ID_EX_REG_out_reg_119_/D (DFFR_X1)       0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U90/ZN (AOI22_X1)                        0.03       0.22 f
  U89/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_5_/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U68/ZN (AOI22_X1)                        0.03       0.22 f
  U67/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_6_/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U46/ZN (AOI22_X1)                        0.03       0.22 f
  U45/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_7_/D (DFFR_X1)         0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U96/ZN (AOI22_X1)                        0.03       0.22 f
  U95/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_57_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U94/ZN (AOI22_X1)                        0.03       0.22 f
  U93/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_58_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U92/ZN (AOI22_X1)                        0.03       0.22 f
  U91/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_59_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U88/ZN (AOI22_X1)                        0.03       0.22 f
  U87/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_60_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U86/ZN (AOI22_X1)                        0.03       0.22 f
  U85/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_61_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U84/ZN (AOI22_X1)                        0.03       0.22 f
  U83/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_62_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U82/ZN (AOI22_X1)                        0.03       0.22 f
  U81/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_63_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U80/ZN (AOI22_X1)                        0.03       0.22 f
  U79/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_64_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U78/ZN (AOI22_X1)                        0.03       0.22 f
  U77/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_65_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U76/ZN (AOI22_X1)                        0.03       0.22 f
  U75/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_66_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U74/ZN (AOI22_X1)                        0.03       0.22 f
  U73/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_67_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U563/Z (BUF_X4)                          0.07       0.19 r
  U72/ZN (AOI22_X1)                        0.03       0.22 f
  U71/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_68_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U70/ZN (AOI22_X1)                        0.03       0.22 f
  U69/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_69_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U66/ZN (AOI22_X1)                        0.03       0.22 f
  U65/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_70_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U64/ZN (AOI22_X1)                        0.03       0.22 f
  U63/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_71_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U62/ZN (AOI22_X1)                        0.03       0.22 f
  U61/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_72_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U60/ZN (AOI22_X1)                        0.03       0.22 f
  U59/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_73_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U58/ZN (AOI22_X1)                        0.03       0.22 f
  U57/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_74_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U56/ZN (AOI22_X1)                        0.03       0.22 f
  U55/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_75_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U54/ZN (AOI22_X1)                        0.03       0.22 f
  U53/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_76_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U52/ZN (AOI22_X1)                        0.03       0.22 f
  U51/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_77_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U564/Z (BUF_X4)                          0.07       0.19 r
  U50/ZN (AOI22_X1)                        0.03       0.22 f
  U49/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_78_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U48/ZN (AOI22_X1)                        0.03       0.22 f
  U47/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_79_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U44/ZN (AOI22_X1)                        0.03       0.22 f
  U43/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_80_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U42/ZN (AOI22_X1)                        0.03       0.22 f
  U41/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_81_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U40/ZN (AOI22_X1)                        0.03       0.22 f
  U39/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_82_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U38/ZN (AOI22_X1)                        0.03       0.22 f
  U37/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_83_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U36/ZN (AOI22_X1)                        0.03       0.22 f
  U35/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_84_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U34/ZN (AOI22_X1)                        0.03       0.22 f
  U33/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_85_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U32/ZN (AOI22_X1)                        0.03       0.22 f
  U31/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_86_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U30/ZN (AOI22_X1)                        0.03       0.22 f
  U29/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_87_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U565/Z (BUF_X4)                          0.07       0.19 r
  U28/ZN (AOI22_X1)                        0.03       0.22 f
  U27/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_88_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U26/ZN (AOI22_X1)                        0.03       0.22 f
  U25/ZN (INV_X1)                          0.04       0.26 r
  ID_EX_REG_out_reg_89_/D (DFFR_X1)        0.00       0.26 r
  data arrival time                                   0.26

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U2/ZN (AOI22_X1)                         0.03       0.22 f
  U1/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_9_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U532/ZN (AOI22_X1)                       0.03       0.22 f
  U531/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_10_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U546/ZN (AOI22_X1)                       0.03       0.22 f
  U545/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_103_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U544/ZN (AOI22_X1)                       0.03       0.22 f
  U543/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_104_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U542/ZN (AOI22_X1)                       0.03       0.22 f
  U541/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_105_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U540/ZN (AOI22_X1)                       0.03       0.22 f
  U539/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_106_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U538/ZN (AOI22_X1)                       0.03       0.22 f
  U537/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_107_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U536/ZN (AOI22_X1)                       0.03       0.22 f
  U535/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_108_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U534/ZN (AOI22_X1)                       0.03       0.22 f
  U533/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_109_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U613/Z (BUF_X4)                          0.07       0.19 r
  U530/ZN (AOI22_X1)                       0.03       0.22 f
  U529/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_110_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U612/Z (BUF_X4)                          0.07       0.19 r
  U4/ZN (AOI22_X1)                         0.03       0.22 f
  U3/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_99_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U24/ZN (AOI22_X1)                        0.03       0.22 f
  U23/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_8_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U22/ZN (AOI22_X1)                        0.03       0.22 f
  U21/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_90_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U20/ZN (AOI22_X1)                        0.03       0.22 f
  U19/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_91_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U18/ZN (AOI22_X1)                        0.03       0.22 f
  U17/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_92_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U16/ZN (AOI22_X1)                        0.03       0.22 f
  U15/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_93_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U14/ZN (AOI22_X1)                        0.03       0.22 f
  U13/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_94_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U12/ZN (AOI22_X1)                        0.03       0.22 f
  U11/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_95_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U10/ZN (AOI22_X1)                        0.03       0.22 f
  U9/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_96_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U8/ZN (AOI22_X1)                         0.03       0.22 f
  U7/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_97_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U566/Z (BUF_X4)                          0.07       0.19 r
  U6/ZN (AOI22_X1)                         0.03       0.22 f
  U5/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_98_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U134/ZN (AOI22_X1)                       0.03       0.22 f
  U133/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_3_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U112/ZN (AOI22_X1)                       0.03       0.22 f
  U111/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_4_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U200/ZN (AOI22_X1)                       0.03       0.22 f
  U199/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_25_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U136/ZN (AOI22_X1)                       0.03       0.22 f
  U135/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_39_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U132/ZN (AOI22_X1)                       0.03       0.22 f
  U131/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_40_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U130/ZN (AOI22_X1)                       0.03       0.22 f
  U129/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_41_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U128/ZN (AOI22_X1)                       0.03       0.22 f
  U127/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_42_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U126/ZN (AOI22_X1)                       0.03       0.22 f
  U125/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_43_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U124/ZN (AOI22_X1)                       0.03       0.22 f
  U123/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_44_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U122/ZN (AOI22_X1)                       0.03       0.22 f
  U121/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_45_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U120/ZN (AOI22_X1)                       0.03       0.22 f
  U119/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_46_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U118/ZN (AOI22_X1)                       0.03       0.22 f
  U117/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_47_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U560/Z (BUF_X4)                          0.07       0.19 r
  U116/ZN (AOI22_X1)                       0.03       0.22 f
  U115/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_48_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U114/ZN (AOI22_X1)                       0.03       0.22 f
  U113/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_49_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U110/ZN (AOI22_X1)                       0.03       0.22 f
  U109/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_50_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U108/ZN (AOI22_X1)                       0.03       0.22 f
  U107/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_51_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U106/ZN (AOI22_X1)                       0.03       0.22 f
  U105/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_52_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U104/ZN (AOI22_X1)                       0.03       0.22 f
  U103/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_53_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U102/ZN (AOI22_X1)                       0.03       0.22 f
  U101/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_54_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U100/ZN (AOI22_X1)                       0.03       0.22 f
  U99/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_55_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U562/Z (BUF_X4)                          0.07       0.19 r
  U98/ZN (AOI22_X1)                        0.03       0.22 f
  U97/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_56_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_259_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U202/ZN (AOI22_X1)                       0.03       0.22 f
  U201/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_259_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_260_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U198/ZN (AOI22_X1)                       0.03       0.22 f
  U197/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_260_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U196/ZN (AOI22_X1)                       0.03       0.22 f
  U195/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_261_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_262_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U194/ZN (AOI22_X1)                       0.03       0.22 f
  U193/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_262_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U192/ZN (AOI22_X1)                       0.03       0.22 f
  U191/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_263_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U190/ZN (AOI22_X1)                       0.03       0.22 f
  U189/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_264_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_265_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U188/ZN (AOI22_X1)                       0.03       0.22 f
  U187/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_265_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U186/ZN (AOI22_X1)                       0.03       0.22 f
  U185/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_266_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_267_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U184/ZN (AOI22_X1)                       0.03       0.22 f
  U183/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_267_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_268_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U611/Z (BUF_X4)                          0.06       0.12 r
  U592/Z (BUF_X4)                          0.07       0.19 r
  U182/ZN (AOI22_X1)                       0.03       0.22 f
  U181/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_268_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U510/ZN (AOI22_X1)                       0.03       0.21 f
  U509/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_11_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U488/ZN (AOI22_X1)                       0.03       0.21 f
  U487/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_12_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U466/ZN (AOI22_X1)                       0.03       0.21 f
  U465/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_13_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U444/ZN (AOI22_X1)                       0.03       0.21 f
  U443/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_14_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U508/ZN (AOI22_X1)                       0.03       0.21 f
  U507/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_120_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U506/ZN (AOI22_X1)                       0.03       0.21 f
  U505/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_121_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U504/ZN (AOI22_X1)                       0.03       0.21 f
  U503/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_122_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U502/ZN (AOI22_X1)                       0.03       0.21 f
  U501/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_123_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U500/ZN (AOI22_X1)                       0.03       0.21 f
  U499/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_124_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U498/ZN (AOI22_X1)                       0.03       0.21 f
  U497/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_125_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U496/ZN (AOI22_X1)                       0.03       0.21 f
  U495/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_126_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U494/ZN (AOI22_X1)                       0.03       0.21 f
  U493/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_127_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U492/ZN (AOI22_X1)                       0.03       0.21 f
  U491/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_128_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U568/Z (BUF_X4)                          0.06       0.18 r
  U490/ZN (AOI22_X1)                       0.03       0.21 f
  U489/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_129_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U486/ZN (AOI22_X1)                       0.03       0.21 f
  U485/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_130_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U484/ZN (AOI22_X1)                       0.03       0.21 f
  U483/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_131_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U482/ZN (AOI22_X1)                       0.03       0.21 f
  U481/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_132_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U480/ZN (AOI22_X1)                       0.03       0.21 f
  U479/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_133_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U478/ZN (AOI22_X1)                       0.03       0.21 f
  U477/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_134_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U476/ZN (AOI22_X1)                       0.03       0.21 f
  U475/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_135_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U474/ZN (AOI22_X1)                       0.03       0.21 f
  U473/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_136_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U472/ZN (AOI22_X1)                       0.03       0.21 f
  U471/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_137_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U470/ZN (AOI22_X1)                       0.03       0.21 f
  U469/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_138_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U569/Z (BUF_X4)                          0.06       0.18 r
  U468/ZN (AOI22_X1)                       0.03       0.21 f
  U467/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_139_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U464/ZN (AOI22_X1)                       0.03       0.21 f
  U463/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_140_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U462/ZN (AOI22_X1)                       0.03       0.21 f
  U461/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_141_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U460/ZN (AOI22_X1)                       0.03       0.21 f
  U459/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_142_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U458/ZN (AOI22_X1)                       0.03       0.21 f
  U457/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_143_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U456/ZN (AOI22_X1)                       0.03       0.21 f
  U455/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_144_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U454/ZN (AOI22_X1)                       0.03       0.21 f
  U453/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_145_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U452/ZN (AOI22_X1)                       0.03       0.21 f
  U451/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_146_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U450/ZN (AOI22_X1)                       0.03       0.21 f
  U449/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_147_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U448/ZN (AOI22_X1)                       0.03       0.21 f
  U447/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_148_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U570/Z (BUF_X4)                          0.06       0.18 r
  U446/ZN (AOI22_X1)                       0.03       0.21 f
  U445/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_149_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U442/ZN (AOI22_X1)                       0.03       0.21 f
  U441/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_150_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U440/ZN (AOI22_X1)                       0.03       0.21 f
  U439/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_151_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U438/ZN (AOI22_X1)                       0.03       0.21 f
  U437/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_152_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U436/ZN (AOI22_X1)                       0.03       0.21 f
  U435/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_153_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U434/ZN (AOI22_X1)                       0.03       0.21 f
  U433/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_154_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U554/ZN (AOI22_X1)                       0.03       0.21 f
  U553/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_0_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U552/ZN (AOI22_X1)                       0.03       0.21 f
  U551/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_100_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U550/ZN (AOI22_X1)                       0.03       0.21 f
  U549/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_101_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U548/ZN (AOI22_X1)                       0.03       0.21 f
  U547/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_102_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U528/ZN (AOI22_X1)                       0.03       0.21 f
  U527/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_111_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U526/ZN (AOI22_X1)                       0.03       0.21 f
  U525/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_112_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U524/ZN (AOI22_X1)                       0.03       0.21 f
  U523/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_113_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U522/ZN (AOI22_X1)                       0.03       0.21 f
  U521/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_114_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U520/ZN (AOI22_X1)                       0.03       0.21 f
  U519/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_115_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U518/ZN (AOI22_X1)                       0.03       0.21 f
  U517/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_116_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U516/ZN (AOI22_X1)                       0.03       0.21 f
  U515/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_117_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U514/ZN (AOI22_X1)                       0.03       0.21 f
  U513/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_118_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U512/ZN (AOI22_X1)                       0.03       0.21 f
  U511/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_119_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U422/ZN (AOI22_X1)                       0.03       0.21 f
  U421/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_15_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U400/ZN (AOI22_X1)                       0.03       0.21 f
  U399/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_16_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U244/ZN (AOI22_X1)                       0.03       0.21 f
  U243/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_23_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U222/ZN (AOI22_X1)                       0.03       0.21 f
  U221/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_24_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U432/ZN (AOI22_X1)                       0.03       0.21 f
  U431/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_155_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U430/ZN (AOI22_X1)                       0.03       0.21 f
  U429/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_156_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U428/ZN (AOI22_X1)                       0.03       0.21 f
  U427/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_157_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U426/ZN (AOI22_X1)                       0.03       0.21 f
  U425/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_158_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U571/Z (BUF_X4)                          0.06       0.18 r
  U424/ZN (AOI22_X1)                       0.03       0.21 f
  U423/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_159_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U420/ZN (AOI22_X1)                       0.03       0.21 f
  U419/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_160_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U418/ZN (AOI22_X1)                       0.03       0.21 f
  U417/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_161_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U416/ZN (AOI22_X1)                       0.03       0.21 f
  U415/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_162_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U414/ZN (AOI22_X1)                       0.03       0.21 f
  U413/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_163_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U412/ZN (AOI22_X1)                       0.03       0.21 f
  U411/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_164_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U410/ZN (AOI22_X1)                       0.03       0.21 f
  U409/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_165_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U408/ZN (AOI22_X1)                       0.03       0.21 f
  U407/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_166_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U406/ZN (AOI22_X1)                       0.03       0.21 f
  U405/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_167_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U404/ZN (AOI22_X1)                       0.03       0.21 f
  U403/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_168_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U573/Z (BUF_X4)                          0.06       0.18 r
  U402/ZN (AOI22_X1)                       0.03       0.21 f
  U401/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_169_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U398/ZN (AOI22_X1)                       0.03       0.21 f
  U397/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_170_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U396/ZN (AOI22_X1)                       0.03       0.21 f
  U395/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_171_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U394/ZN (AOI22_X1)                       0.03       0.21 f
  U393/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_172_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U392/ZN (AOI22_X1)                       0.03       0.21 f
  U391/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_173_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U390/ZN (AOI22_X1)                       0.03       0.21 f
  U389/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_174_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U388/ZN (AOI22_X1)                       0.03       0.21 f
  U387/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_175_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U386/ZN (AOI22_X1)                       0.03       0.21 f
  U385/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_176_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U384/ZN (AOI22_X1)                       0.03       0.21 f
  U383/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_177_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U382/ZN (AOI22_X1)                       0.03       0.21 f
  U381/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_178_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_179_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U575/Z (BUF_X4)                          0.06       0.18 r
  U380/ZN (AOI22_X1)                       0.03       0.21 f
  U379/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_179_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_239_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U246/ZN (AOI22_X1)                       0.03       0.21 f
  U245/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_239_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_240_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U242/ZN (AOI22_X1)                       0.03       0.21 f
  U241/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_240_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U240/ZN (AOI22_X1)                       0.03       0.21 f
  U239/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_241_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U238/ZN (AOI22_X1)                       0.03       0.21 f
  U237/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_242_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_243_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U236/ZN (AOI22_X1)                       0.03       0.21 f
  U235/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_243_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_244_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U234/ZN (AOI22_X1)                       0.03       0.21 f
  U233/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_244_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_245_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U232/ZN (AOI22_X1)                       0.03       0.21 f
  U231/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_245_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_246_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U230/ZN (AOI22_X1)                       0.03       0.21 f
  U229/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_246_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_247_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U228/ZN (AOI22_X1)                       0.03       0.21 f
  U227/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_247_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_248_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U588/Z (BUF_X4)                          0.06       0.18 r
  U226/ZN (AOI22_X1)                       0.03       0.21 f
  U225/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_248_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_249_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U224/ZN (AOI22_X1)                       0.03       0.21 f
  U223/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_249_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_250_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U220/ZN (AOI22_X1)                       0.03       0.21 f
  U219/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_250_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U218/ZN (AOI22_X1)                       0.03       0.21 f
  U217/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_251_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U156/ZN (AOI22_X1)                       0.03       0.21 f
  U155/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_2_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U178/ZN (AOI22_X1)                       0.03       0.21 f
  U177/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_26_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U162/ZN (AOI22_X1)                       0.03       0.21 f
  U161/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_27_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U160/ZN (AOI22_X1)                       0.03       0.21 f
  U159/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_28_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U158/ZN (AOI22_X1)                       0.03       0.21 f
  U157/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_29_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U154/ZN (AOI22_X1)                       0.03       0.21 f
  U153/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_30_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U152/ZN (AOI22_X1)                       0.03       0.21 f
  U151/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_31_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U150/ZN (AOI22_X1)                       0.03       0.21 f
  U149/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_32_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U148/ZN (AOI22_X1)                       0.03       0.21 f
  U147/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_33_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U146/ZN (AOI22_X1)                       0.03       0.21 f
  U145/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_34_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U144/ZN (AOI22_X1)                       0.03       0.21 f
  U143/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_35_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U142/ZN (AOI22_X1)                       0.03       0.21 f
  U141/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_36_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U140/ZN (AOI22_X1)                       0.03       0.21 f
  U139/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_37_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U558/Z (BUF_X4)                          0.06       0.18 r
  U138/ZN (AOI22_X1)                       0.03       0.21 f
  U137/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_38_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_252_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U216/ZN (AOI22_X1)                       0.03       0.21 f
  U215/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_252_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_253_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U214/ZN (AOI22_X1)                       0.03       0.21 f
  U213/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_253_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_254_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U212/ZN (AOI22_X1)                       0.03       0.21 f
  U211/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_254_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_255_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U210/ZN (AOI22_X1)                       0.03       0.21 f
  U209/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_255_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_256_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U208/ZN (AOI22_X1)                       0.03       0.21 f
  U207/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_256_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U206/ZN (AOI22_X1)                       0.03       0.21 f
  U205/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_257_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_258_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U623/Z (BUF_X4)                          0.06       0.12 r
  U590/Z (BUF_X4)                          0.06       0.18 r
  U204/ZN (AOI22_X1)                       0.03       0.21 f
  U203/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_258_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_269_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U180/ZN (AOI22_X1)                       0.03       0.21 f
  U179/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_269_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U176/ZN (AOI22_X1)                       0.03       0.21 f
  U175/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_270_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_271_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U174/ZN (AOI22_X1)                       0.03       0.21 f
  U173/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_271_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_272_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U172/ZN (AOI22_X1)                       0.03       0.21 f
  U171/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_272_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_273_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U170/ZN (AOI22_X1)                       0.03       0.21 f
  U169/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_273_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_274_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U168/ZN (AOI22_X1)                       0.03       0.21 f
  U167/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_274_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_275_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U166/ZN (AOI22_X1)                       0.03       0.21 f
  U165/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_275_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U624/Z (BUF_X4)                          0.06       0.12 r
  U594/Z (BUF_X4)                          0.06       0.18 r
  U164/ZN (AOI22_X1)                       0.03       0.21 f
  U163/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_276_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U90/ZN (AOI22_X1)                        0.03       0.21 f
  U89/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_5_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U68/ZN (AOI22_X1)                        0.03       0.21 f
  U67/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_6_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U46/ZN (AOI22_X1)                        0.03       0.21 f
  U45/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_7_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U96/ZN (AOI22_X1)                        0.03       0.21 f
  U95/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_57_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U94/ZN (AOI22_X1)                        0.03       0.21 f
  U93/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_58_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U92/ZN (AOI22_X1)                        0.03       0.21 f
  U91/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_59_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U88/ZN (AOI22_X1)                        0.03       0.21 f
  U87/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_60_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U86/ZN (AOI22_X1)                        0.03       0.21 f
  U85/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_61_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U84/ZN (AOI22_X1)                        0.03       0.21 f
  U83/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_62_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U82/ZN (AOI22_X1)                        0.03       0.21 f
  U81/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_63_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U80/ZN (AOI22_X1)                        0.03       0.21 f
  U79/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_64_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U78/ZN (AOI22_X1)                        0.03       0.21 f
  U77/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_65_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U76/ZN (AOI22_X1)                        0.03       0.21 f
  U75/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_66_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U74/ZN (AOI22_X1)                        0.03       0.21 f
  U73/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_67_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U563/Z (BUF_X4)                          0.07       0.18 r
  U72/ZN (AOI22_X1)                        0.03       0.21 f
  U71/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_68_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U70/ZN (AOI22_X1)                        0.03       0.21 f
  U69/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_69_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U66/ZN (AOI22_X1)                        0.03       0.21 f
  U65/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_70_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U64/ZN (AOI22_X1)                        0.03       0.21 f
  U63/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_71_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U62/ZN (AOI22_X1)                        0.03       0.21 f
  U61/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_72_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U60/ZN (AOI22_X1)                        0.03       0.21 f
  U59/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_73_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U58/ZN (AOI22_X1)                        0.03       0.21 f
  U57/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_74_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U56/ZN (AOI22_X1)                        0.03       0.21 f
  U55/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_75_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U54/ZN (AOI22_X1)                        0.03       0.21 f
  U53/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_76_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U52/ZN (AOI22_X1)                        0.03       0.21 f
  U51/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_77_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U564/Z (BUF_X4)                          0.07       0.18 r
  U50/ZN (AOI22_X1)                        0.03       0.21 f
  U49/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_78_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U48/ZN (AOI22_X1)                        0.03       0.21 f
  U47/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_79_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U44/ZN (AOI22_X1)                        0.03       0.21 f
  U43/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_80_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U42/ZN (AOI22_X1)                        0.03       0.21 f
  U41/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_81_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U40/ZN (AOI22_X1)                        0.03       0.21 f
  U39/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_82_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U38/ZN (AOI22_X1)                        0.03       0.21 f
  U37/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_83_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U36/ZN (AOI22_X1)                        0.03       0.21 f
  U35/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_84_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U34/ZN (AOI22_X1)                        0.03       0.21 f
  U33/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_85_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U32/ZN (AOI22_X1)                        0.03       0.21 f
  U31/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_86_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U30/ZN (AOI22_X1)                        0.03       0.21 f
  U29/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_87_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U565/Z (BUF_X4)                          0.07       0.18 r
  U28/ZN (AOI22_X1)                        0.03       0.21 f
  U27/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_88_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U26/ZN (AOI22_X1)                        0.03       0.21 f
  U25/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_89_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U2/ZN (AOI22_X1)                         0.03       0.21 f
  U1/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_9_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U532/ZN (AOI22_X1)                       0.03       0.21 f
  U531/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_10_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U546/ZN (AOI22_X1)                       0.03       0.21 f
  U545/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_103_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U544/ZN (AOI22_X1)                       0.03       0.21 f
  U543/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_104_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U542/ZN (AOI22_X1)                       0.03       0.21 f
  U541/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_105_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U540/ZN (AOI22_X1)                       0.03       0.21 f
  U539/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_106_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U538/ZN (AOI22_X1)                       0.03       0.21 f
  U537/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_107_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U536/ZN (AOI22_X1)                       0.03       0.21 f
  U535/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_108_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U534/ZN (AOI22_X1)                       0.03       0.21 f
  U533/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_109_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U613/Z (BUF_X4)                          0.07       0.18 r
  U530/ZN (AOI22_X1)                       0.03       0.21 f
  U529/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_110_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U612/Z (BUF_X4)                          0.07       0.18 r
  U4/ZN (AOI22_X1)                         0.03       0.21 f
  U3/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_99_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U554/ZN (AOI22_X1)                       0.07       0.21 r
  U553/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_0_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U552/ZN (AOI22_X1)                       0.07       0.21 r
  U551/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_100_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U550/ZN (AOI22_X1)                       0.07       0.21 r
  U549/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_101_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U548/ZN (AOI22_X1)                       0.07       0.21 r
  U547/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_102_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U528/ZN (AOI22_X1)                       0.07       0.21 r
  U527/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_111_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U526/ZN (AOI22_X1)                       0.07       0.21 r
  U525/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_112_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U524/ZN (AOI22_X1)                       0.07       0.21 r
  U523/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_113_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U522/ZN (AOI22_X1)                       0.07       0.21 r
  U521/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_114_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U520/ZN (AOI22_X1)                       0.07       0.21 r
  U519/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_115_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U518/ZN (AOI22_X1)                       0.07       0.21 r
  U517/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_116_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U516/ZN (AOI22_X1)                       0.07       0.21 r
  U515/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_117_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U514/ZN (AOI22_X1)                       0.07       0.21 r
  U513/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_118_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U512/ZN (AOI22_X1)                       0.07       0.21 r
  U511/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_119_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U532/ZN (AOI22_X1)                       0.07       0.21 r
  U531/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_10_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U546/ZN (AOI22_X1)                       0.07       0.21 r
  U545/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_103_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U544/ZN (AOI22_X1)                       0.07       0.21 r
  U543/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_104_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U542/ZN (AOI22_X1)                       0.07       0.21 r
  U541/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_105_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U540/ZN (AOI22_X1)                       0.07       0.21 r
  U539/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_106_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U538/ZN (AOI22_X1)                       0.07       0.21 r
  U537/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_107_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U536/ZN (AOI22_X1)                       0.07       0.21 r
  U535/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_108_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U534/ZN (AOI22_X1)                       0.07       0.21 r
  U533/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_109_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U530/ZN (AOI22_X1)                       0.07       0.21 r
  U529/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_110_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U4/ZN (AOI22_X1)                         0.07       0.21 r
  U3/ZN (INV_X1)                           0.03       0.24 f
  ID_EX_REG_out_reg_99_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U2/ZN (AOI22_X1)                         0.07       0.21 r
  U1/ZN (INV_X1)                           0.03       0.24 f
  ID_EX_REG_out_reg_9_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U90/ZN (AOI22_X1)                        0.07       0.21 r
  U89/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_5_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U68/ZN (AOI22_X1)                        0.07       0.21 r
  U67/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_6_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U46/ZN (AOI22_X1)                        0.07       0.21 r
  U45/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_7_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U96/ZN (AOI22_X1)                        0.07       0.21 r
  U95/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_57_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U94/ZN (AOI22_X1)                        0.07       0.21 r
  U93/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_58_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U92/ZN (AOI22_X1)                        0.07       0.21 r
  U91/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_59_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U88/ZN (AOI22_X1)                        0.07       0.21 r
  U87/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_60_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U86/ZN (AOI22_X1)                        0.07       0.21 r
  U85/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_61_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U84/ZN (AOI22_X1)                        0.07       0.21 r
  U83/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_62_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U82/ZN (AOI22_X1)                        0.07       0.21 r
  U81/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_63_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U80/ZN (AOI22_X1)                        0.07       0.21 r
  U79/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_64_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U78/ZN (AOI22_X1)                        0.07       0.21 r
  U77/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_65_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U76/ZN (AOI22_X1)                        0.07       0.21 r
  U75/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_66_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U74/ZN (AOI22_X1)                        0.07       0.21 r
  U73/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_67_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U72/ZN (AOI22_X1)                        0.07       0.21 r
  U71/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_68_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U70/ZN (AOI22_X1)                        0.07       0.21 r
  U69/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_69_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U66/ZN (AOI22_X1)                        0.07       0.21 r
  U65/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_70_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U64/ZN (AOI22_X1)                        0.07       0.21 r
  U63/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_71_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U62/ZN (AOI22_X1)                        0.07       0.21 r
  U61/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_72_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U60/ZN (AOI22_X1)                        0.07       0.21 r
  U59/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_73_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U58/ZN (AOI22_X1)                        0.07       0.21 r
  U57/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_74_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U56/ZN (AOI22_X1)                        0.07       0.21 r
  U55/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_75_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U54/ZN (AOI22_X1)                        0.07       0.21 r
  U53/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_76_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U52/ZN (AOI22_X1)                        0.07       0.21 r
  U51/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_77_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U50/ZN (AOI22_X1)                        0.07       0.21 r
  U49/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_78_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U48/ZN (AOI22_X1)                        0.07       0.21 r
  U47/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_79_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U44/ZN (AOI22_X1)                        0.07       0.21 r
  U43/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_80_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U42/ZN (AOI22_X1)                        0.07       0.21 r
  U41/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_81_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U40/ZN (AOI22_X1)                        0.07       0.21 r
  U39/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_82_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U38/ZN (AOI22_X1)                        0.07       0.21 r
  U37/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_83_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U36/ZN (AOI22_X1)                        0.07       0.21 r
  U35/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_84_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U34/ZN (AOI22_X1)                        0.07       0.21 r
  U33/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_85_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U32/ZN (AOI22_X1)                        0.07       0.21 r
  U31/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_86_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U30/ZN (AOI22_X1)                        0.07       0.21 r
  U29/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_87_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U28/ZN (AOI22_X1)                        0.07       0.21 r
  U27/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_88_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U26/ZN (AOI22_X1)                        0.07       0.21 r
  U25/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_89_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U134/ZN (AOI22_X1)                       0.07       0.21 r
  U133/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_3_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U112/ZN (AOI22_X1)                       0.07       0.21 r
  U111/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_4_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U24/ZN (AOI22_X1)                        0.07       0.21 r
  U23/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_8_/D (DFFR_X1)         0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U200/ZN (AOI22_X1)                       0.07       0.21 r
  U199/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_25_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U136/ZN (AOI22_X1)                       0.07       0.21 r
  U135/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_39_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U132/ZN (AOI22_X1)                       0.07       0.21 r
  U131/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_40_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U130/ZN (AOI22_X1)                       0.07       0.21 r
  U129/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_41_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U128/ZN (AOI22_X1)                       0.07       0.21 r
  U127/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_42_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U126/ZN (AOI22_X1)                       0.07       0.21 r
  U125/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_43_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U124/ZN (AOI22_X1)                       0.07       0.21 r
  U123/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_44_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U122/ZN (AOI22_X1)                       0.07       0.21 r
  U121/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_45_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U120/ZN (AOI22_X1)                       0.07       0.21 r
  U119/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_46_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U118/ZN (AOI22_X1)                       0.07       0.21 r
  U117/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_47_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U116/ZN (AOI22_X1)                       0.07       0.21 r
  U115/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_48_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U114/ZN (AOI22_X1)                       0.07       0.21 r
  U113/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_49_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U110/ZN (AOI22_X1)                       0.07       0.21 r
  U109/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_50_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U108/ZN (AOI22_X1)                       0.07       0.21 r
  U107/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_51_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U106/ZN (AOI22_X1)                       0.07       0.21 r
  U105/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_52_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U104/ZN (AOI22_X1)                       0.07       0.21 r
  U103/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_53_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U102/ZN (AOI22_X1)                       0.07       0.21 r
  U101/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_54_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U100/ZN (AOI22_X1)                       0.07       0.21 r
  U99/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_55_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U98/ZN (AOI22_X1)                        0.07       0.21 r
  U97/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_56_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U22/ZN (AOI22_X1)                        0.07       0.21 r
  U21/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_90_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U20/ZN (AOI22_X1)                        0.07       0.21 r
  U19/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_91_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U18/ZN (AOI22_X1)                        0.07       0.21 r
  U17/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_92_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U16/ZN (AOI22_X1)                        0.07       0.21 r
  U15/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_93_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U14/ZN (AOI22_X1)                        0.07       0.21 r
  U13/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_94_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U12/ZN (AOI22_X1)                        0.07       0.21 r
  U11/ZN (INV_X1)                          0.03       0.24 f
  ID_EX_REG_out_reg_95_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U10/ZN (AOI22_X1)                        0.07       0.21 r
  U9/ZN (INV_X1)                           0.03       0.24 f
  ID_EX_REG_out_reg_96_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U8/ZN (AOI22_X1)                         0.07       0.21 r
  U7/ZN (INV_X1)                           0.03       0.24 f
  ID_EX_REG_out_reg_97_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U6/ZN (AOI22_X1)                         0.07       0.21 r
  U5/ZN (INV_X1)                           0.03       0.24 f
  ID_EX_REG_out_reg_98_/D (DFFR_X1)        0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_259_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U202/ZN (AOI22_X1)                       0.07       0.21 r
  U201/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_259_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_260_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U198/ZN (AOI22_X1)                       0.07       0.21 r
  U197/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_260_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U196/ZN (AOI22_X1)                       0.07       0.21 r
  U195/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_261_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_262_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U194/ZN (AOI22_X1)                       0.07       0.21 r
  U193/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_262_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U192/ZN (AOI22_X1)                       0.07       0.21 r
  U191/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_263_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U190/ZN (AOI22_X1)                       0.07       0.21 r
  U189/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_264_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_265_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U188/ZN (AOI22_X1)                       0.07       0.21 r
  U187/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_265_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U186/ZN (AOI22_X1)                       0.07       0.21 r
  U185/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_266_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_267_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U184/ZN (AOI22_X1)                       0.07       0.21 r
  U183/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_267_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_268_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U182/ZN (AOI22_X1)                       0.07       0.21 r
  U181/ZN (INV_X1)                         0.03       0.24 f
  ID_EX_REG_out_reg_268_/D (DFFR_X1)       0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U24/ZN (AOI22_X1)                        0.03       0.21 f
  U23/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_8_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U22/ZN (AOI22_X1)                        0.03       0.21 f
  U21/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_90_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U20/ZN (AOI22_X1)                        0.03       0.21 f
  U19/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_91_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U18/ZN (AOI22_X1)                        0.03       0.21 f
  U17/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_92_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U16/ZN (AOI22_X1)                        0.03       0.21 f
  U15/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_93_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U14/ZN (AOI22_X1)                        0.03       0.21 f
  U13/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_94_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U12/ZN (AOI22_X1)                        0.03       0.21 f
  U11/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_95_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U10/ZN (AOI22_X1)                        0.03       0.21 f
  U9/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_96_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U8/ZN (AOI22_X1)                         0.03       0.21 f
  U7/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_97_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U566/Z (BUF_X4)                          0.07       0.18 r
  U6/ZN (AOI22_X1)                         0.03       0.21 f
  U5/ZN (INV_X1)                           0.04       0.25 r
  ID_EX_REG_out_reg_98_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U134/ZN (AOI22_X1)                       0.03       0.21 f
  U133/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_3_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U112/ZN (AOI22_X1)                       0.03       0.21 f
  U111/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_4_/D (DFFR_X1)         0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U200/ZN (AOI22_X1)                       0.03       0.21 f
  U199/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_25_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U136/ZN (AOI22_X1)                       0.03       0.21 f
  U135/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_39_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U132/ZN (AOI22_X1)                       0.03       0.21 f
  U131/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_40_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U130/ZN (AOI22_X1)                       0.03       0.21 f
  U129/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_41_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U128/ZN (AOI22_X1)                       0.03       0.21 f
  U127/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_42_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U126/ZN (AOI22_X1)                       0.03       0.21 f
  U125/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_43_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U124/ZN (AOI22_X1)                       0.03       0.21 f
  U123/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_44_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U122/ZN (AOI22_X1)                       0.03       0.21 f
  U121/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_45_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U120/ZN (AOI22_X1)                       0.03       0.21 f
  U119/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_46_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U118/ZN (AOI22_X1)                       0.03       0.21 f
  U117/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_47_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U560/Z (BUF_X4)                          0.07       0.18 r
  U116/ZN (AOI22_X1)                       0.03       0.21 f
  U115/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_48_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U114/ZN (AOI22_X1)                       0.03       0.21 f
  U113/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_49_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U110/ZN (AOI22_X1)                       0.03       0.21 f
  U109/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_50_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U108/ZN (AOI22_X1)                       0.03       0.21 f
  U107/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_51_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U106/ZN (AOI22_X1)                       0.03       0.21 f
  U105/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_52_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U104/ZN (AOI22_X1)                       0.03       0.21 f
  U103/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_53_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U102/ZN (AOI22_X1)                       0.03       0.21 f
  U101/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_54_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U100/ZN (AOI22_X1)                       0.03       0.21 f
  U99/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_55_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U562/Z (BUF_X4)                          0.07       0.18 r
  U98/ZN (AOI22_X1)                        0.03       0.21 f
  U97/ZN (INV_X1)                          0.04       0.25 r
  ID_EX_REG_out_reg_56_/D (DFFR_X1)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_259_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U202/ZN (AOI22_X1)                       0.03       0.21 f
  U201/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_259_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_260_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U198/ZN (AOI22_X1)                       0.03       0.21 f
  U197/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_260_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U196/ZN (AOI22_X1)                       0.03       0.21 f
  U195/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_261_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_262_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U194/ZN (AOI22_X1)                       0.03       0.21 f
  U193/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_262_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U192/ZN (AOI22_X1)                       0.03       0.21 f
  U191/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_263_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U190/ZN (AOI22_X1)                       0.03       0.21 f
  U189/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_264_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_265_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U188/ZN (AOI22_X1)                       0.03       0.21 f
  U187/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_265_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U186/ZN (AOI22_X1)                       0.03       0.21 f
  U185/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_266_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_267_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U184/ZN (AOI22_X1)                       0.03       0.21 f
  U183/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_267_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_268_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U611/Z (BUF_X4)                          0.06       0.11 r
  U592/Z (BUF_X4)                          0.07       0.18 r
  U182/ZN (AOI22_X1)                       0.03       0.21 f
  U181/ZN (INV_X1)                         0.04       0.25 r
  ID_EX_REG_out_reg_268_/D (DFFR_X1)       0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U510/ZN (AOI22_X1)                       0.03       0.21 f
  U509/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_11_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U488/ZN (AOI22_X1)                       0.03       0.21 f
  U487/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_12_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U466/ZN (AOI22_X1)                       0.03       0.21 f
  U465/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_13_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U444/ZN (AOI22_X1)                       0.03       0.21 f
  U443/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_14_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U508/ZN (AOI22_X1)                       0.03       0.21 f
  U507/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_120_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U506/ZN (AOI22_X1)                       0.03       0.21 f
  U505/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_121_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U504/ZN (AOI22_X1)                       0.03       0.21 f
  U503/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_122_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U502/ZN (AOI22_X1)                       0.03       0.21 f
  U501/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_123_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U500/ZN (AOI22_X1)                       0.03       0.21 f
  U499/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_124_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U498/ZN (AOI22_X1)                       0.03       0.21 f
  U497/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_125_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U496/ZN (AOI22_X1)                       0.03       0.21 f
  U495/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_126_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U494/ZN (AOI22_X1)                       0.03       0.21 f
  U493/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_127_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U492/ZN (AOI22_X1)                       0.03       0.21 f
  U491/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_128_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U568/Z (BUF_X4)                          0.06       0.17 r
  U490/ZN (AOI22_X1)                       0.03       0.21 f
  U489/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_129_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U486/ZN (AOI22_X1)                       0.03       0.21 f
  U485/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_130_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U484/ZN (AOI22_X1)                       0.03       0.21 f
  U483/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_131_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U482/ZN (AOI22_X1)                       0.03       0.21 f
  U481/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_132_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U480/ZN (AOI22_X1)                       0.03       0.21 f
  U479/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_133_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U478/ZN (AOI22_X1)                       0.03       0.21 f
  U477/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_134_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U476/ZN (AOI22_X1)                       0.03       0.21 f
  U475/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_135_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U474/ZN (AOI22_X1)                       0.03       0.21 f
  U473/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_136_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U472/ZN (AOI22_X1)                       0.03       0.21 f
  U471/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_137_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U470/ZN (AOI22_X1)                       0.03       0.21 f
  U469/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_138_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U569/Z (BUF_X4)                          0.06       0.17 r
  U468/ZN (AOI22_X1)                       0.03       0.21 f
  U467/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_139_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U464/ZN (AOI22_X1)                       0.03       0.21 f
  U463/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_140_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U462/ZN (AOI22_X1)                       0.03       0.21 f
  U461/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_141_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U460/ZN (AOI22_X1)                       0.03       0.21 f
  U459/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_142_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U458/ZN (AOI22_X1)                       0.03       0.21 f
  U457/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_143_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U456/ZN (AOI22_X1)                       0.03       0.21 f
  U455/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_144_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U454/ZN (AOI22_X1)                       0.03       0.21 f
  U453/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_145_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U452/ZN (AOI22_X1)                       0.03       0.21 f
  U451/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_146_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U450/ZN (AOI22_X1)                       0.03       0.21 f
  U449/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_147_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U448/ZN (AOI22_X1)                       0.03       0.21 f
  U447/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_148_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U570/Z (BUF_X4)                          0.06       0.17 r
  U446/ZN (AOI22_X1)                       0.03       0.21 f
  U445/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_149_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U442/ZN (AOI22_X1)                       0.03       0.21 f
  U441/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_150_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U440/ZN (AOI22_X1)                       0.03       0.21 f
  U439/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_151_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U438/ZN (AOI22_X1)                       0.03       0.21 f
  U437/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_152_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U436/ZN (AOI22_X1)                       0.03       0.21 f
  U435/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_153_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U434/ZN (AOI22_X1)                       0.03       0.21 f
  U433/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_154_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U554/ZN (AOI22_X1)                       0.07       0.21 r
  U553/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_0_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U552/ZN (AOI22_X1)                       0.07       0.21 r
  U551/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_100_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U550/ZN (AOI22_X1)                       0.07       0.21 r
  U549/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_101_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U548/ZN (AOI22_X1)                       0.07       0.21 r
  U547/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_102_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U528/ZN (AOI22_X1)                       0.07       0.21 r
  U527/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_111_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U526/ZN (AOI22_X1)                       0.07       0.21 r
  U525/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_112_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U524/ZN (AOI22_X1)                       0.07       0.21 r
  U523/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_113_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U522/ZN (AOI22_X1)                       0.07       0.21 r
  U521/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_114_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U520/ZN (AOI22_X1)                       0.07       0.21 r
  U519/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_115_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U518/ZN (AOI22_X1)                       0.07       0.21 r
  U517/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_116_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U516/ZN (AOI22_X1)                       0.07       0.21 r
  U515/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_117_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U514/ZN (AOI22_X1)                       0.07       0.21 r
  U513/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_118_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U512/ZN (AOI22_X1)                       0.07       0.21 r
  U511/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_119_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U532/ZN (AOI22_X1)                       0.07       0.21 r
  U531/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_10_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U546/ZN (AOI22_X1)                       0.07       0.21 r
  U545/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_103_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U544/ZN (AOI22_X1)                       0.07       0.21 r
  U543/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_104_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U542/ZN (AOI22_X1)                       0.07       0.21 r
  U541/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_105_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U540/ZN (AOI22_X1)                       0.07       0.21 r
  U539/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_106_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U538/ZN (AOI22_X1)                       0.07       0.21 r
  U537/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_107_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U536/ZN (AOI22_X1)                       0.07       0.21 r
  U535/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_108_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U534/ZN (AOI22_X1)                       0.07       0.21 r
  U533/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_109_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U530/ZN (AOI22_X1)                       0.07       0.21 r
  U529/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_110_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U612/Z (BUF_X4)                          0.07       0.14 f
  U4/ZN (AOI22_X1)                         0.07       0.21 r
  U3/ZN (INV_X1)                           0.03       0.23 f
  ID_EX_REG_out_reg_99_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U613/Z (BUF_X4)                          0.07       0.14 f
  U2/ZN (AOI22_X1)                         0.07       0.21 r
  U1/ZN (INV_X1)                           0.03       0.23 f
  ID_EX_REG_out_reg_9_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U90/ZN (AOI22_X1)                        0.07       0.21 r
  U89/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_5_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U68/ZN (AOI22_X1)                        0.07       0.21 r
  U67/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_6_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U46/ZN (AOI22_X1)                        0.07       0.21 r
  U45/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_7_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U96/ZN (AOI22_X1)                        0.07       0.21 r
  U95/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_57_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U94/ZN (AOI22_X1)                        0.07       0.21 r
  U93/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_58_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U92/ZN (AOI22_X1)                        0.07       0.21 r
  U91/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_59_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U88/ZN (AOI22_X1)                        0.07       0.21 r
  U87/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_60_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U86/ZN (AOI22_X1)                        0.07       0.21 r
  U85/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_61_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U84/ZN (AOI22_X1)                        0.07       0.21 r
  U83/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_62_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U82/ZN (AOI22_X1)                        0.07       0.21 r
  U81/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_63_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U80/ZN (AOI22_X1)                        0.07       0.21 r
  U79/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_64_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U78/ZN (AOI22_X1)                        0.07       0.21 r
  U77/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_65_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U76/ZN (AOI22_X1)                        0.07       0.21 r
  U75/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_66_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U74/ZN (AOI22_X1)                        0.07       0.21 r
  U73/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_67_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U563/Z (BUF_X4)                          0.06       0.14 f
  U72/ZN (AOI22_X1)                        0.07       0.21 r
  U71/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_68_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U70/ZN (AOI22_X1)                        0.07       0.21 r
  U69/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_69_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U66/ZN (AOI22_X1)                        0.07       0.21 r
  U65/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_70_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U64/ZN (AOI22_X1)                        0.07       0.21 r
  U63/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_71_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U62/ZN (AOI22_X1)                        0.07       0.21 r
  U61/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_72_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U60/ZN (AOI22_X1)                        0.07       0.21 r
  U59/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_73_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U58/ZN (AOI22_X1)                        0.07       0.21 r
  U57/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_74_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U56/ZN (AOI22_X1)                        0.07       0.21 r
  U55/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_75_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U54/ZN (AOI22_X1)                        0.07       0.21 r
  U53/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_76_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U52/ZN (AOI22_X1)                        0.07       0.21 r
  U51/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_77_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U564/Z (BUF_X4)                          0.06       0.14 f
  U50/ZN (AOI22_X1)                        0.07       0.21 r
  U49/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_78_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U48/ZN (AOI22_X1)                        0.07       0.21 r
  U47/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_79_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U44/ZN (AOI22_X1)                        0.07       0.21 r
  U43/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_80_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U42/ZN (AOI22_X1)                        0.07       0.21 r
  U41/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_81_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U40/ZN (AOI22_X1)                        0.07       0.21 r
  U39/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_82_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U38/ZN (AOI22_X1)                        0.07       0.21 r
  U37/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_83_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U36/ZN (AOI22_X1)                        0.07       0.21 r
  U35/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_84_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U34/ZN (AOI22_X1)                        0.07       0.21 r
  U33/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_85_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U32/ZN (AOI22_X1)                        0.07       0.21 r
  U31/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_86_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U30/ZN (AOI22_X1)                        0.07       0.21 r
  U29/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_87_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U565/Z (BUF_X4)                          0.06       0.14 f
  U28/ZN (AOI22_X1)                        0.07       0.21 r
  U27/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_88_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U26/ZN (AOI22_X1)                        0.07       0.21 r
  U25/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_89_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U134/ZN (AOI22_X1)                       0.07       0.21 r
  U133/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_3_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U112/ZN (AOI22_X1)                       0.07       0.21 r
  U111/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_4_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U24/ZN (AOI22_X1)                        0.07       0.21 r
  U23/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_8_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U200/ZN (AOI22_X1)                       0.07       0.21 r
  U199/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_25_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U136/ZN (AOI22_X1)                       0.07       0.21 r
  U135/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_39_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U132/ZN (AOI22_X1)                       0.07       0.21 r
  U131/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_40_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U130/ZN (AOI22_X1)                       0.07       0.21 r
  U129/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_41_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U128/ZN (AOI22_X1)                       0.07       0.21 r
  U127/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_42_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U126/ZN (AOI22_X1)                       0.07       0.21 r
  U125/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_43_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U124/ZN (AOI22_X1)                       0.07       0.21 r
  U123/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_44_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U122/ZN (AOI22_X1)                       0.07       0.21 r
  U121/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_45_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U120/ZN (AOI22_X1)                       0.07       0.21 r
  U119/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_46_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U118/ZN (AOI22_X1)                       0.07       0.21 r
  U117/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_47_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U560/Z (BUF_X4)                          0.06       0.14 f
  U116/ZN (AOI22_X1)                       0.07       0.21 r
  U115/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_48_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U114/ZN (AOI22_X1)                       0.07       0.21 r
  U113/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_49_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U110/ZN (AOI22_X1)                       0.07       0.21 r
  U109/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_50_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U108/ZN (AOI22_X1)                       0.07       0.21 r
  U107/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_51_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U106/ZN (AOI22_X1)                       0.07       0.21 r
  U105/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_52_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U104/ZN (AOI22_X1)                       0.07       0.21 r
  U103/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_53_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U102/ZN (AOI22_X1)                       0.07       0.21 r
  U101/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_54_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U100/ZN (AOI22_X1)                       0.07       0.21 r
  U99/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_55_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U562/Z (BUF_X4)                          0.06       0.14 f
  U98/ZN (AOI22_X1)                        0.07       0.21 r
  U97/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_56_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U22/ZN (AOI22_X1)                        0.07       0.21 r
  U21/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_90_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U20/ZN (AOI22_X1)                        0.07       0.21 r
  U19/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_91_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U18/ZN (AOI22_X1)                        0.07       0.21 r
  U17/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_92_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U16/ZN (AOI22_X1)                        0.07       0.21 r
  U15/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_93_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U14/ZN (AOI22_X1)                        0.07       0.21 r
  U13/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_94_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U12/ZN (AOI22_X1)                        0.07       0.21 r
  U11/ZN (INV_X1)                          0.03       0.23 f
  ID_EX_REG_out_reg_95_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U10/ZN (AOI22_X1)                        0.07       0.21 r
  U9/ZN (INV_X1)                           0.03       0.23 f
  ID_EX_REG_out_reg_96_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U8/ZN (AOI22_X1)                         0.07       0.21 r
  U7/ZN (INV_X1)                           0.03       0.23 f
  ID_EX_REG_out_reg_97_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U566/Z (BUF_X4)                          0.06       0.14 f
  U6/ZN (AOI22_X1)                         0.07       0.21 r
  U5/ZN (INV_X1)                           0.03       0.23 f
  ID_EX_REG_out_reg_98_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_259_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U202/ZN (AOI22_X1)                       0.07       0.21 r
  U201/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_259_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_260_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U198/ZN (AOI22_X1)                       0.07       0.21 r
  U197/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_260_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U196/ZN (AOI22_X1)                       0.07       0.21 r
  U195/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_261_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_262_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U194/ZN (AOI22_X1)                       0.07       0.21 r
  U193/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_262_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U192/ZN (AOI22_X1)                       0.07       0.21 r
  U191/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_263_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U190/ZN (AOI22_X1)                       0.07       0.21 r
  U189/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_264_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_265_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U188/ZN (AOI22_X1)                       0.07       0.21 r
  U187/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_265_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U186/ZN (AOI22_X1)                       0.07       0.21 r
  U185/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_266_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_267_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U184/ZN (AOI22_X1)                       0.07       0.21 r
  U183/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_267_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_268_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U611/Z (BUF_X4)                          0.06       0.08 f
  U592/Z (BUF_X4)                          0.06       0.14 f
  U182/ZN (AOI22_X1)                       0.07       0.21 r
  U181/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_268_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U510/ZN (AOI22_X1)                       0.07       0.21 r
  U509/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_11_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U488/ZN (AOI22_X1)                       0.07       0.21 r
  U487/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_12_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U466/ZN (AOI22_X1)                       0.07       0.21 r
  U465/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_13_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U444/ZN (AOI22_X1)                       0.07       0.21 r
  U443/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_14_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U508/ZN (AOI22_X1)                       0.07       0.21 r
  U507/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_120_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U506/ZN (AOI22_X1)                       0.07       0.21 r
  U505/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_121_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U504/ZN (AOI22_X1)                       0.07       0.21 r
  U503/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_122_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U502/ZN (AOI22_X1)                       0.07       0.21 r
  U501/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_123_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U500/ZN (AOI22_X1)                       0.07       0.21 r
  U499/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_124_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U498/ZN (AOI22_X1)                       0.07       0.21 r
  U497/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_125_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U496/ZN (AOI22_X1)                       0.07       0.21 r
  U495/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_126_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U494/ZN (AOI22_X1)                       0.07       0.21 r
  U493/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_127_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U492/ZN (AOI22_X1)                       0.07       0.21 r
  U491/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_128_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U490/ZN (AOI22_X1)                       0.07       0.21 r
  U489/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_129_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U486/ZN (AOI22_X1)                       0.07       0.21 r
  U485/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_130_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U484/ZN (AOI22_X1)                       0.07       0.21 r
  U483/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_131_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U482/ZN (AOI22_X1)                       0.07       0.21 r
  U481/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_132_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U480/ZN (AOI22_X1)                       0.07       0.21 r
  U479/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_133_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U478/ZN (AOI22_X1)                       0.07       0.21 r
  U477/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_134_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U476/ZN (AOI22_X1)                       0.07       0.21 r
  U475/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_135_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U474/ZN (AOI22_X1)                       0.07       0.21 r
  U473/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_136_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U472/ZN (AOI22_X1)                       0.07       0.21 r
  U471/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_137_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U470/ZN (AOI22_X1)                       0.07       0.21 r
  U469/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_138_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U468/ZN (AOI22_X1)                       0.07       0.21 r
  U467/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_139_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U464/ZN (AOI22_X1)                       0.07       0.21 r
  U463/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_140_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U462/ZN (AOI22_X1)                       0.07       0.21 r
  U461/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_141_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U460/ZN (AOI22_X1)                       0.07       0.21 r
  U459/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_142_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U458/ZN (AOI22_X1)                       0.07       0.21 r
  U457/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_143_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U456/ZN (AOI22_X1)                       0.07       0.21 r
  U455/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_144_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U454/ZN (AOI22_X1)                       0.07       0.21 r
  U453/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_145_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U452/ZN (AOI22_X1)                       0.07       0.21 r
  U451/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_146_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U450/ZN (AOI22_X1)                       0.07       0.21 r
  U449/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_147_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U448/ZN (AOI22_X1)                       0.07       0.21 r
  U447/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_148_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U446/ZN (AOI22_X1)                       0.07       0.21 r
  U445/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_149_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U442/ZN (AOI22_X1)                       0.07       0.21 r
  U441/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_150_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U440/ZN (AOI22_X1)                       0.07       0.21 r
  U439/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_151_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U438/ZN (AOI22_X1)                       0.07       0.21 r
  U437/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_152_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U436/ZN (AOI22_X1)                       0.07       0.21 r
  U435/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_153_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U434/ZN (AOI22_X1)                       0.07       0.21 r
  U433/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_154_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U422/ZN (AOI22_X1)                       0.07       0.21 r
  U421/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_15_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U400/ZN (AOI22_X1)                       0.07       0.21 r
  U399/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_16_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U244/ZN (AOI22_X1)                       0.07       0.21 r
  U243/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_23_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U222/ZN (AOI22_X1)                       0.07       0.21 r
  U221/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_24_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U432/ZN (AOI22_X1)                       0.07       0.21 r
  U431/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_155_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U430/ZN (AOI22_X1)                       0.07       0.21 r
  U429/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_156_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U428/ZN (AOI22_X1)                       0.07       0.21 r
  U427/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_157_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U426/ZN (AOI22_X1)                       0.07       0.21 r
  U425/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_158_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U424/ZN (AOI22_X1)                       0.07       0.21 r
  U423/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_159_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U420/ZN (AOI22_X1)                       0.07       0.21 r
  U419/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_160_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U418/ZN (AOI22_X1)                       0.07       0.21 r
  U417/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_161_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U416/ZN (AOI22_X1)                       0.07       0.21 r
  U415/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_162_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U414/ZN (AOI22_X1)                       0.07       0.21 r
  U413/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_163_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U412/ZN (AOI22_X1)                       0.07       0.21 r
  U411/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_164_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U410/ZN (AOI22_X1)                       0.07       0.21 r
  U409/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_165_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U408/ZN (AOI22_X1)                       0.07       0.21 r
  U407/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_166_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U406/ZN (AOI22_X1)                       0.07       0.21 r
  U405/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_167_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U404/ZN (AOI22_X1)                       0.07       0.21 r
  U403/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_168_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U402/ZN (AOI22_X1)                       0.07       0.21 r
  U401/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_169_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U398/ZN (AOI22_X1)                       0.07       0.21 r
  U397/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_170_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U396/ZN (AOI22_X1)                       0.07       0.21 r
  U395/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_171_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U394/ZN (AOI22_X1)                       0.07       0.21 r
  U393/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_172_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U392/ZN (AOI22_X1)                       0.07       0.21 r
  U391/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_173_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U390/ZN (AOI22_X1)                       0.07       0.21 r
  U389/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_174_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U388/ZN (AOI22_X1)                       0.07       0.21 r
  U387/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_175_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U386/ZN (AOI22_X1)                       0.07       0.21 r
  U385/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_176_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U384/ZN (AOI22_X1)                       0.07       0.21 r
  U383/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_177_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U382/ZN (AOI22_X1)                       0.07       0.21 r
  U381/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_178_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_179_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U380/ZN (AOI22_X1)                       0.07       0.21 r
  U379/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_179_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_239_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U246/ZN (AOI22_X1)                       0.07       0.21 r
  U245/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_239_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_240_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U242/ZN (AOI22_X1)                       0.07       0.21 r
  U241/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_240_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U240/ZN (AOI22_X1)                       0.07       0.21 r
  U239/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_241_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U238/ZN (AOI22_X1)                       0.07       0.21 r
  U237/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_242_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_243_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U236/ZN (AOI22_X1)                       0.07       0.21 r
  U235/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_243_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_244_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U234/ZN (AOI22_X1)                       0.07       0.21 r
  U233/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_244_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_245_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U232/ZN (AOI22_X1)                       0.07       0.21 r
  U231/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_245_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_246_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U230/ZN (AOI22_X1)                       0.07       0.21 r
  U229/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_246_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_247_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U228/ZN (AOI22_X1)                       0.07       0.21 r
  U227/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_247_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_248_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U226/ZN (AOI22_X1)                       0.07       0.21 r
  U225/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_248_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_249_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U224/ZN (AOI22_X1)                       0.07       0.21 r
  U223/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_249_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_250_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U220/ZN (AOI22_X1)                       0.07       0.21 r
  U219/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_250_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U218/ZN (AOI22_X1)                       0.07       0.21 r
  U217/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_251_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U156/ZN (AOI22_X1)                       0.07       0.21 r
  U155/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_2_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U178/ZN (AOI22_X1)                       0.07       0.21 r
  U177/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_26_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U162/ZN (AOI22_X1)                       0.07       0.21 r
  U161/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_27_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U160/ZN (AOI22_X1)                       0.07       0.21 r
  U159/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_28_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U158/ZN (AOI22_X1)                       0.07       0.21 r
  U157/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_29_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U154/ZN (AOI22_X1)                       0.07       0.21 r
  U153/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_30_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U152/ZN (AOI22_X1)                       0.07       0.21 r
  U151/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_31_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U150/ZN (AOI22_X1)                       0.07       0.21 r
  U149/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_32_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U148/ZN (AOI22_X1)                       0.07       0.21 r
  U147/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_33_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U146/ZN (AOI22_X1)                       0.07       0.21 r
  U145/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_34_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U144/ZN (AOI22_X1)                       0.07       0.21 r
  U143/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_35_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U142/ZN (AOI22_X1)                       0.07       0.21 r
  U141/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_36_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U140/ZN (AOI22_X1)                       0.07       0.21 r
  U139/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_37_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U138/ZN (AOI22_X1)                       0.07       0.21 r
  U137/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_38_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_252_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U216/ZN (AOI22_X1)                       0.07       0.21 r
  U215/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_252_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_253_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U214/ZN (AOI22_X1)                       0.07       0.21 r
  U213/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_253_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_254_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U212/ZN (AOI22_X1)                       0.07       0.21 r
  U211/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_254_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_255_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U210/ZN (AOI22_X1)                       0.07       0.21 r
  U209/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_255_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_256_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U208/ZN (AOI22_X1)                       0.07       0.21 r
  U207/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_256_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U206/ZN (AOI22_X1)                       0.07       0.21 r
  U205/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_257_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_258_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U204/ZN (AOI22_X1)                       0.07       0.21 r
  U203/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_258_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_269_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U180/ZN (AOI22_X1)                       0.07       0.21 r
  U179/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_269_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U176/ZN (AOI22_X1)                       0.07       0.21 r
  U175/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_270_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_271_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U174/ZN (AOI22_X1)                       0.07       0.21 r
  U173/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_271_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_272_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U172/ZN (AOI22_X1)                       0.07       0.21 r
  U171/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_272_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_273_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U170/ZN (AOI22_X1)                       0.07       0.21 r
  U169/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_273_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_274_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U168/ZN (AOI22_X1)                       0.07       0.21 r
  U167/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_274_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_275_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U166/ZN (AOI22_X1)                       0.07       0.21 r
  U165/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_275_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U164/ZN (AOI22_X1)                       0.07       0.21 r
  U163/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_276_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U422/ZN (AOI22_X1)                       0.03       0.21 f
  U421/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_15_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U400/ZN (AOI22_X1)                       0.03       0.21 f
  U399/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_16_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U244/ZN (AOI22_X1)                       0.03       0.21 f
  U243/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_23_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U222/ZN (AOI22_X1)                       0.03       0.21 f
  U221/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_24_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U432/ZN (AOI22_X1)                       0.03       0.21 f
  U431/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_155_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U430/ZN (AOI22_X1)                       0.03       0.21 f
  U429/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_156_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U428/ZN (AOI22_X1)                       0.03       0.21 f
  U427/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_157_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U426/ZN (AOI22_X1)                       0.03       0.21 f
  U425/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_158_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U571/Z (BUF_X4)                          0.06       0.17 r
  U424/ZN (AOI22_X1)                       0.03       0.21 f
  U423/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_159_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U420/ZN (AOI22_X1)                       0.03       0.21 f
  U419/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_160_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U418/ZN (AOI22_X1)                       0.03       0.21 f
  U417/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_161_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U416/ZN (AOI22_X1)                       0.03       0.21 f
  U415/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_162_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U414/ZN (AOI22_X1)                       0.03       0.21 f
  U413/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_163_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U412/ZN (AOI22_X1)                       0.03       0.21 f
  U411/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_164_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U410/ZN (AOI22_X1)                       0.03       0.21 f
  U409/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_165_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U408/ZN (AOI22_X1)                       0.03       0.21 f
  U407/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_166_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U406/ZN (AOI22_X1)                       0.03       0.21 f
  U405/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_167_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U404/ZN (AOI22_X1)                       0.03       0.21 f
  U403/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_168_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U573/Z (BUF_X4)                          0.06       0.17 r
  U402/ZN (AOI22_X1)                       0.03       0.21 f
  U401/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_169_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U398/ZN (AOI22_X1)                       0.03       0.21 f
  U397/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_170_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U396/ZN (AOI22_X1)                       0.03       0.21 f
  U395/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_171_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U394/ZN (AOI22_X1)                       0.03       0.21 f
  U393/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_172_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U392/ZN (AOI22_X1)                       0.03       0.21 f
  U391/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_173_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U390/ZN (AOI22_X1)                       0.03       0.21 f
  U389/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_174_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U388/ZN (AOI22_X1)                       0.03       0.21 f
  U387/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_175_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U386/ZN (AOI22_X1)                       0.03       0.21 f
  U385/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_176_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U384/ZN (AOI22_X1)                       0.03       0.21 f
  U383/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_177_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U382/ZN (AOI22_X1)                       0.03       0.21 f
  U381/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_178_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_179_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U575/Z (BUF_X4)                          0.06       0.17 r
  U380/ZN (AOI22_X1)                       0.03       0.21 f
  U379/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_179_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_239_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U246/ZN (AOI22_X1)                       0.03       0.21 f
  U245/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_239_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_240_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U242/ZN (AOI22_X1)                       0.03       0.21 f
  U241/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_240_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U240/ZN (AOI22_X1)                       0.03       0.21 f
  U239/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_241_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U238/ZN (AOI22_X1)                       0.03       0.21 f
  U237/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_242_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_243_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U236/ZN (AOI22_X1)                       0.03       0.21 f
  U235/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_243_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_244_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U234/ZN (AOI22_X1)                       0.03       0.21 f
  U233/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_244_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_245_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U232/ZN (AOI22_X1)                       0.03       0.21 f
  U231/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_245_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_246_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U230/ZN (AOI22_X1)                       0.03       0.21 f
  U229/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_246_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_247_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U228/ZN (AOI22_X1)                       0.03       0.21 f
  U227/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_247_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_248_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U588/Z (BUF_X4)                          0.06       0.17 r
  U226/ZN (AOI22_X1)                       0.03       0.21 f
  U225/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_248_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_249_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U224/ZN (AOI22_X1)                       0.03       0.21 f
  U223/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_249_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_250_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U220/ZN (AOI22_X1)                       0.03       0.21 f
  U219/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_250_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U218/ZN (AOI22_X1)                       0.03       0.21 f
  U217/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_251_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U156/ZN (AOI22_X1)                       0.03       0.21 f
  U155/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_2_/D (DFFR_X1)         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U178/ZN (AOI22_X1)                       0.03       0.21 f
  U177/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_26_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U162/ZN (AOI22_X1)                       0.03       0.21 f
  U161/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_27_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U160/ZN (AOI22_X1)                       0.03       0.21 f
  U159/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_28_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U158/ZN (AOI22_X1)                       0.03       0.21 f
  U157/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_29_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U154/ZN (AOI22_X1)                       0.03       0.21 f
  U153/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_30_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U152/ZN (AOI22_X1)                       0.03       0.21 f
  U151/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_31_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U150/ZN (AOI22_X1)                       0.03       0.21 f
  U149/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_32_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U148/ZN (AOI22_X1)                       0.03       0.21 f
  U147/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_33_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U146/ZN (AOI22_X1)                       0.03       0.21 f
  U145/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_34_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U144/ZN (AOI22_X1)                       0.03       0.21 f
  U143/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_35_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U142/ZN (AOI22_X1)                       0.03       0.21 f
  U141/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_36_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U140/ZN (AOI22_X1)                       0.03       0.21 f
  U139/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_37_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U558/Z (BUF_X4)                          0.06       0.17 r
  U138/ZN (AOI22_X1)                       0.03       0.21 f
  U137/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_38_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_252_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U216/ZN (AOI22_X1)                       0.03       0.21 f
  U215/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_252_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_253_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U214/ZN (AOI22_X1)                       0.03       0.21 f
  U213/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_253_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_254_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U212/ZN (AOI22_X1)                       0.03       0.21 f
  U211/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_254_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_255_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U210/ZN (AOI22_X1)                       0.03       0.21 f
  U209/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_255_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_256_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U208/ZN (AOI22_X1)                       0.03       0.21 f
  U207/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_256_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U206/ZN (AOI22_X1)                       0.03       0.21 f
  U205/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_257_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_258_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U623/Z (BUF_X4)                          0.06       0.11 r
  U590/Z (BUF_X4)                          0.06       0.17 r
  U204/ZN (AOI22_X1)                       0.03       0.21 f
  U203/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_258_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_269_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U180/ZN (AOI22_X1)                       0.03       0.21 f
  U179/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_269_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U176/ZN (AOI22_X1)                       0.03       0.21 f
  U175/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_270_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_271_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U174/ZN (AOI22_X1)                       0.03       0.21 f
  U173/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_271_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_272_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U172/ZN (AOI22_X1)                       0.03       0.21 f
  U171/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_272_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_273_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U170/ZN (AOI22_X1)                       0.03       0.21 f
  U169/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_273_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_274_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U168/ZN (AOI22_X1)                       0.03       0.21 f
  U167/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_274_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_275_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U166/ZN (AOI22_X1)                       0.03       0.21 f
  U165/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_275_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  we (in)                                  0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.05       0.05 r
  U624/Z (BUF_X4)                          0.06       0.11 r
  U594/Z (BUF_X4)                          0.06       0.17 r
  U164/ZN (AOI22_X1)                       0.03       0.21 f
  U163/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_276_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.95


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U510/ZN (AOI22_X1)                       0.07       0.21 r
  U509/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_11_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U488/ZN (AOI22_X1)                       0.07       0.21 r
  U487/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_12_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U466/ZN (AOI22_X1)                       0.07       0.21 r
  U465/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_13_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U444/ZN (AOI22_X1)                       0.07       0.21 r
  U443/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_14_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U508/ZN (AOI22_X1)                       0.07       0.21 r
  U507/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_120_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U506/ZN (AOI22_X1)                       0.07       0.21 r
  U505/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_121_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U504/ZN (AOI22_X1)                       0.07       0.21 r
  U503/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_122_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U502/ZN (AOI22_X1)                       0.07       0.21 r
  U501/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_123_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U500/ZN (AOI22_X1)                       0.07       0.21 r
  U499/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_124_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U498/ZN (AOI22_X1)                       0.07       0.21 r
  U497/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_125_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U496/ZN (AOI22_X1)                       0.07       0.21 r
  U495/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_126_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U494/ZN (AOI22_X1)                       0.07       0.21 r
  U493/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_127_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U492/ZN (AOI22_X1)                       0.07       0.21 r
  U491/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_128_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U568/Z (BUF_X4)                          0.06       0.14 f
  U490/ZN (AOI22_X1)                       0.07       0.21 r
  U489/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_129_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U486/ZN (AOI22_X1)                       0.07       0.21 r
  U485/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_130_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U484/ZN (AOI22_X1)                       0.07       0.21 r
  U483/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_131_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U482/ZN (AOI22_X1)                       0.07       0.21 r
  U481/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_132_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U480/ZN (AOI22_X1)                       0.07       0.21 r
  U479/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_133_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U478/ZN (AOI22_X1)                       0.07       0.21 r
  U477/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_134_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U476/ZN (AOI22_X1)                       0.07       0.21 r
  U475/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_135_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U474/ZN (AOI22_X1)                       0.07       0.21 r
  U473/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_136_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U472/ZN (AOI22_X1)                       0.07       0.21 r
  U471/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_137_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U470/ZN (AOI22_X1)                       0.07       0.21 r
  U469/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_138_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U569/Z (BUF_X4)                          0.06       0.14 f
  U468/ZN (AOI22_X1)                       0.07       0.21 r
  U467/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_139_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U464/ZN (AOI22_X1)                       0.07       0.21 r
  U463/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_140_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U462/ZN (AOI22_X1)                       0.07       0.21 r
  U461/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_141_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U460/ZN (AOI22_X1)                       0.07       0.21 r
  U459/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_142_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U458/ZN (AOI22_X1)                       0.07       0.21 r
  U457/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_143_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U456/ZN (AOI22_X1)                       0.07       0.21 r
  U455/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_144_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U454/ZN (AOI22_X1)                       0.07       0.21 r
  U453/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_145_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U452/ZN (AOI22_X1)                       0.07       0.21 r
  U451/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_146_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U450/ZN (AOI22_X1)                       0.07       0.21 r
  U449/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_147_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U448/ZN (AOI22_X1)                       0.07       0.21 r
  U447/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_148_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U570/Z (BUF_X4)                          0.06       0.14 f
  U446/ZN (AOI22_X1)                       0.07       0.21 r
  U445/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_149_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U442/ZN (AOI22_X1)                       0.07       0.21 r
  U441/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_150_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U440/ZN (AOI22_X1)                       0.07       0.21 r
  U439/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_151_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U438/ZN (AOI22_X1)                       0.07       0.21 r
  U437/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_152_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U436/ZN (AOI22_X1)                       0.07       0.21 r
  U435/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_153_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U434/ZN (AOI22_X1)                       0.07       0.21 r
  U433/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_154_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U422/ZN (AOI22_X1)                       0.07       0.21 r
  U421/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_15_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U400/ZN (AOI22_X1)                       0.07       0.21 r
  U399/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_16_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U244/ZN (AOI22_X1)                       0.07       0.21 r
  U243/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_23_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U222/ZN (AOI22_X1)                       0.07       0.21 r
  U221/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_24_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U432/ZN (AOI22_X1)                       0.07       0.21 r
  U431/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_155_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U430/ZN (AOI22_X1)                       0.07       0.21 r
  U429/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_156_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U428/ZN (AOI22_X1)                       0.07       0.21 r
  U427/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_157_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U426/ZN (AOI22_X1)                       0.07       0.21 r
  U425/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_158_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U571/Z (BUF_X4)                          0.06       0.14 f
  U424/ZN (AOI22_X1)                       0.07       0.21 r
  U423/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_159_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U420/ZN (AOI22_X1)                       0.07       0.21 r
  U419/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_160_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U418/ZN (AOI22_X1)                       0.07       0.21 r
  U417/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_161_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U416/ZN (AOI22_X1)                       0.07       0.21 r
  U415/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_162_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U414/ZN (AOI22_X1)                       0.07       0.21 r
  U413/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_163_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U412/ZN (AOI22_X1)                       0.07       0.21 r
  U411/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_164_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U410/ZN (AOI22_X1)                       0.07       0.21 r
  U409/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_165_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U408/ZN (AOI22_X1)                       0.07       0.21 r
  U407/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_166_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U406/ZN (AOI22_X1)                       0.07       0.21 r
  U405/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_167_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U404/ZN (AOI22_X1)                       0.07       0.21 r
  U403/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_168_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U573/Z (BUF_X4)                          0.06       0.14 f
  U402/ZN (AOI22_X1)                       0.07       0.21 r
  U401/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_169_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U398/ZN (AOI22_X1)                       0.07       0.21 r
  U397/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_170_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U396/ZN (AOI22_X1)                       0.07       0.21 r
  U395/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_171_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U394/ZN (AOI22_X1)                       0.07       0.21 r
  U393/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_172_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U392/ZN (AOI22_X1)                       0.07       0.21 r
  U391/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_173_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U390/ZN (AOI22_X1)                       0.07       0.21 r
  U389/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_174_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U388/ZN (AOI22_X1)                       0.07       0.21 r
  U387/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_175_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U386/ZN (AOI22_X1)                       0.07       0.21 r
  U385/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_176_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U384/ZN (AOI22_X1)                       0.07       0.21 r
  U383/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_177_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U382/ZN (AOI22_X1)                       0.07       0.21 r
  U381/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_178_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_179_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U575/Z (BUF_X4)                          0.06       0.14 f
  U380/ZN (AOI22_X1)                       0.07       0.21 r
  U379/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_179_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_239_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U246/ZN (AOI22_X1)                       0.07       0.21 r
  U245/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_239_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_240_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U242/ZN (AOI22_X1)                       0.07       0.21 r
  U241/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_240_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U240/ZN (AOI22_X1)                       0.07       0.21 r
  U239/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_241_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U238/ZN (AOI22_X1)                       0.07       0.21 r
  U237/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_242_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_243_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U236/ZN (AOI22_X1)                       0.07       0.21 r
  U235/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_243_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_244_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U234/ZN (AOI22_X1)                       0.07       0.21 r
  U233/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_244_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_245_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U232/ZN (AOI22_X1)                       0.07       0.21 r
  U231/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_245_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_246_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U230/ZN (AOI22_X1)                       0.07       0.21 r
  U229/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_246_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_247_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U228/ZN (AOI22_X1)                       0.07       0.21 r
  U227/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_247_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_248_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U588/Z (BUF_X4)                          0.06       0.14 f
  U226/ZN (AOI22_X1)                       0.07       0.21 r
  U225/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_248_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_249_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U224/ZN (AOI22_X1)                       0.07       0.21 r
  U223/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_249_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_250_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U220/ZN (AOI22_X1)                       0.07       0.21 r
  U219/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_250_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U218/ZN (AOI22_X1)                       0.07       0.21 r
  U217/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_251_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U156/ZN (AOI22_X1)                       0.07       0.21 r
  U155/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_2_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U178/ZN (AOI22_X1)                       0.07       0.21 r
  U177/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_26_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U162/ZN (AOI22_X1)                       0.07       0.21 r
  U161/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_27_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U160/ZN (AOI22_X1)                       0.07       0.21 r
  U159/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_28_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U158/ZN (AOI22_X1)                       0.07       0.21 r
  U157/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_29_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U154/ZN (AOI22_X1)                       0.07       0.21 r
  U153/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_30_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U152/ZN (AOI22_X1)                       0.07       0.21 r
  U151/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_31_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U150/ZN (AOI22_X1)                       0.07       0.21 r
  U149/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_32_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U148/ZN (AOI22_X1)                       0.07       0.21 r
  U147/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_33_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U146/ZN (AOI22_X1)                       0.07       0.21 r
  U145/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_34_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U144/ZN (AOI22_X1)                       0.07       0.21 r
  U143/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_35_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U142/ZN (AOI22_X1)                       0.07       0.21 r
  U141/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_36_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U140/ZN (AOI22_X1)                       0.07       0.21 r
  U139/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_37_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U558/Z (BUF_X4)                          0.06       0.14 f
  U138/ZN (AOI22_X1)                       0.07       0.21 r
  U137/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_38_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_252_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U216/ZN (AOI22_X1)                       0.07       0.21 r
  U215/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_252_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_253_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U214/ZN (AOI22_X1)                       0.07       0.21 r
  U213/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_253_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_254_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U212/ZN (AOI22_X1)                       0.07       0.21 r
  U211/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_254_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_255_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U210/ZN (AOI22_X1)                       0.07       0.21 r
  U209/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_255_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_256_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U208/ZN (AOI22_X1)                       0.07       0.21 r
  U207/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_256_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U206/ZN (AOI22_X1)                       0.07       0.21 r
  U205/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_257_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_258_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U623/Z (BUF_X4)                          0.06       0.08 f
  U590/Z (BUF_X4)                          0.06       0.14 f
  U204/ZN (AOI22_X1)                       0.07       0.21 r
  U203/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_258_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_269_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U180/ZN (AOI22_X1)                       0.07       0.21 r
  U179/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_269_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U176/ZN (AOI22_X1)                       0.07       0.21 r
  U175/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_270_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_271_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U174/ZN (AOI22_X1)                       0.07       0.21 r
  U173/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_271_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_272_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U172/ZN (AOI22_X1)                       0.07       0.21 r
  U171/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_272_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_273_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U170/ZN (AOI22_X1)                       0.07       0.21 r
  U169/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_273_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_274_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U168/ZN (AOI22_X1)                       0.07       0.21 r
  U167/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_274_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_275_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U166/ZN (AOI22_X1)                       0.07       0.21 r
  U165/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_275_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U624/Z (BUF_X4)                          0.06       0.08 f
  U594/Z (BUF_X4)                          0.06       0.14 f
  U164/ZN (AOI22_X1)                       0.07       0.21 r
  U163/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_276_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U332/ZN (AOI22_X1)                       0.03       0.20 f
  U331/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_1_/D (DFFR_X1)         0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U378/ZN (AOI22_X1)                       0.03       0.20 f
  U377/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_17_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U356/ZN (AOI22_X1)                       0.03       0.20 f
  U355/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_18_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U334/ZN (AOI22_X1)                       0.03       0.20 f
  U333/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_19_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U310/ZN (AOI22_X1)                       0.03       0.20 f
  U309/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_20_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U288/ZN (AOI22_X1)                       0.03       0.20 f
  U287/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_21_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U266/ZN (AOI22_X1)                       0.03       0.20 f
  U265/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_22_/D (DFFR_X1)        0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U376/ZN (AOI22_X1)                       0.03       0.20 f
  U375/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_180_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_181_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U374/ZN (AOI22_X1)                       0.03       0.20 f
  U373/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_181_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_182_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U372/ZN (AOI22_X1)                       0.03       0.20 f
  U371/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_182_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_183_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U370/ZN (AOI22_X1)                       0.03       0.20 f
  U369/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_183_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_184_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U368/ZN (AOI22_X1)                       0.03       0.20 f
  U367/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_184_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_185_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U366/ZN (AOI22_X1)                       0.03       0.20 f
  U365/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_185_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_186_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U364/ZN (AOI22_X1)                       0.03       0.20 f
  U363/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_186_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U362/ZN (AOI22_X1)                       0.03       0.20 f
  U361/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_187_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_188_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U360/ZN (AOI22_X1)                       0.03       0.20 f
  U359/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_188_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U577/Z (BUF_X4)                          0.06       0.17 r
  U358/ZN (AOI22_X1)                       0.03       0.20 f
  U357/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_189_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_190_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U354/ZN (AOI22_X1)                       0.03       0.20 f
  U353/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_190_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_191_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U352/ZN (AOI22_X1)                       0.03       0.20 f
  U351/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_191_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_192_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U350/ZN (AOI22_X1)                       0.03       0.20 f
  U349/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_192_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_193_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U348/ZN (AOI22_X1)                       0.03       0.20 f
  U347/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_193_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_194_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U346/ZN (AOI22_X1)                       0.03       0.20 f
  U345/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_194_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_195_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U344/ZN (AOI22_X1)                       0.03       0.20 f
  U343/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_195_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_196_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U342/ZN (AOI22_X1)                       0.03       0.20 f
  U341/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_196_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_197_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U340/ZN (AOI22_X1)                       0.03       0.20 f
  U339/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_197_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_198_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U338/ZN (AOI22_X1)                       0.03       0.20 f
  U337/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_198_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_199_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U579/Z (BUF_X4)                          0.06       0.17 r
  U336/ZN (AOI22_X1)                       0.03       0.20 f
  U335/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_199_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_200_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U330/ZN (AOI22_X1)                       0.03       0.20 f
  U329/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_200_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_201_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U328/ZN (AOI22_X1)                       0.03       0.20 f
  U327/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_201_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_202_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U326/ZN (AOI22_X1)                       0.03       0.20 f
  U325/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_202_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_203_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U324/ZN (AOI22_X1)                       0.03       0.20 f
  U323/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_203_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_204_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U322/ZN (AOI22_X1)                       0.03       0.20 f
  U321/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_204_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_205_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U320/ZN (AOI22_X1)                       0.03       0.20 f
  U319/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_205_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_206_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U318/ZN (AOI22_X1)                       0.03       0.20 f
  U317/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_206_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_207_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U316/ZN (AOI22_X1)                       0.03       0.20 f
  U315/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_207_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_208_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U556/Z (BUF_X4)                          0.05       0.11 r
  U580/Z (BUF_X4)                          0.06       0.17 r
  U314/ZN (AOI22_X1)                       0.03       0.20 f
  U313/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_208_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_209_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U312/ZN (AOI22_X1)                       0.03       0.20 f
  U311/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_209_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_210_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U308/ZN (AOI22_X1)                       0.03       0.20 f
  U307/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_210_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_211_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U306/ZN (AOI22_X1)                       0.03       0.20 f
  U305/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_211_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_212_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U304/ZN (AOI22_X1)                       0.03       0.20 f
  U303/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_212_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_213_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U302/ZN (AOI22_X1)                       0.03       0.20 f
  U301/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_213_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_214_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U300/ZN (AOI22_X1)                       0.03       0.20 f
  U299/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_214_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_215_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U298/ZN (AOI22_X1)                       0.03       0.20 f
  U297/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_215_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_216_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U296/ZN (AOI22_X1)                       0.03       0.20 f
  U295/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_216_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_217_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U294/ZN (AOI22_X1)                       0.03       0.20 f
  U293/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_217_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_218_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U582/Z (BUF_X4)                          0.06       0.17 r
  U292/ZN (AOI22_X1)                       0.03       0.20 f
  U291/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_218_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_219_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U290/ZN (AOI22_X1)                       0.03       0.20 f
  U289/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_219_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_220_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U286/ZN (AOI22_X1)                       0.03       0.20 f
  U285/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_220_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_221_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U284/ZN (AOI22_X1)                       0.03       0.20 f
  U283/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_221_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_222_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U282/ZN (AOI22_X1)                       0.03       0.20 f
  U281/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_222_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_223_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U280/ZN (AOI22_X1)                       0.03       0.20 f
  U279/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_223_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_224_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U278/ZN (AOI22_X1)                       0.03       0.20 f
  U277/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_224_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_225_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U276/ZN (AOI22_X1)                       0.03       0.20 f
  U275/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_225_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_226_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U274/ZN (AOI22_X1)                       0.03       0.20 f
  U273/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_226_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_227_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U272/ZN (AOI22_X1)                       0.03       0.20 f
  U271/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_227_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_228_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U584/Z (BUF_X4)                          0.06       0.17 r
  U270/ZN (AOI22_X1)                       0.03       0.20 f
  U269/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_228_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_229_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U268/ZN (AOI22_X1)                       0.03       0.20 f
  U267/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_229_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_230_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U264/ZN (AOI22_X1)                       0.03       0.20 f
  U263/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_230_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_231_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U262/ZN (AOI22_X1)                       0.03       0.20 f
  U261/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_231_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_232_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U260/ZN (AOI22_X1)                       0.03       0.20 f
  U259/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_232_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_233_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U258/ZN (AOI22_X1)                       0.03       0.20 f
  U257/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_233_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_234_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U256/ZN (AOI22_X1)                       0.03       0.20 f
  U255/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_234_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_235_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U254/ZN (AOI22_X1)                       0.03       0.20 f
  U253/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_235_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_236_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U252/ZN (AOI22_X1)                       0.03       0.20 f
  U251/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_236_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_237_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U250/ZN (AOI22_X1)                       0.03       0.20 f
  U249/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_237_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_238_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  flush (in)                               0.00       0.00 f
  U622/ZN (NOR2_X2)                        0.06       0.06 r
  U557/Z (BUF_X4)                          0.05       0.11 r
  U586/Z (BUF_X4)                          0.06       0.17 r
  U248/ZN (AOI22_X1)                       0.03       0.20 f
  U247/ZN (INV_X1)                         0.04       0.24 r
  ID_EX_REG_out_reg_238_/D (DFFR_X1)       0.00       0.24 r
  data arrival time                                   0.24

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U332/ZN (AOI22_X1)                       0.07       0.20 r
  U331/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_1_/D (DFFR_X1)         0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U378/ZN (AOI22_X1)                       0.07       0.20 r
  U377/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_17_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U356/ZN (AOI22_X1)                       0.07       0.20 r
  U355/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_18_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U334/ZN (AOI22_X1)                       0.07       0.20 r
  U333/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_19_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U310/ZN (AOI22_X1)                       0.07       0.20 r
  U309/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_20_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U288/ZN (AOI22_X1)                       0.07       0.20 r
  U287/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_21_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U266/ZN (AOI22_X1)                       0.07       0.20 r
  U265/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_22_/D (DFFR_X1)        0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U376/ZN (AOI22_X1)                       0.07       0.20 r
  U375/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_180_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_181_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U374/ZN (AOI22_X1)                       0.07       0.20 r
  U373/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_181_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_182_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U372/ZN (AOI22_X1)                       0.07       0.20 r
  U371/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_182_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_183_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U370/ZN (AOI22_X1)                       0.07       0.20 r
  U369/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_183_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_184_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U368/ZN (AOI22_X1)                       0.07       0.20 r
  U367/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_184_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_185_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U366/ZN (AOI22_X1)                       0.07       0.20 r
  U365/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_185_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_186_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U364/ZN (AOI22_X1)                       0.07       0.20 r
  U363/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_186_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U362/ZN (AOI22_X1)                       0.07       0.20 r
  U361/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_187_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_188_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U360/ZN (AOI22_X1)                       0.07       0.20 r
  U359/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_188_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U358/ZN (AOI22_X1)                       0.07       0.20 r
  U357/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_189_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_190_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U354/ZN (AOI22_X1)                       0.07       0.20 r
  U353/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_190_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_191_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U352/ZN (AOI22_X1)                       0.07       0.20 r
  U351/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_191_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_192_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U350/ZN (AOI22_X1)                       0.07       0.20 r
  U349/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_192_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_193_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U348/ZN (AOI22_X1)                       0.07       0.20 r
  U347/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_193_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_194_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U346/ZN (AOI22_X1)                       0.07       0.20 r
  U345/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_194_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_195_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U344/ZN (AOI22_X1)                       0.07       0.20 r
  U343/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_195_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_196_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U342/ZN (AOI22_X1)                       0.07       0.20 r
  U341/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_196_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_197_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U340/ZN (AOI22_X1)                       0.07       0.20 r
  U339/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_197_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_198_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U338/ZN (AOI22_X1)                       0.07       0.20 r
  U337/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_198_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_199_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U336/ZN (AOI22_X1)                       0.07       0.20 r
  U335/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_199_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_200_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U330/ZN (AOI22_X1)                       0.07       0.20 r
  U329/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_200_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_201_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U328/ZN (AOI22_X1)                       0.07       0.20 r
  U327/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_201_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_202_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U326/ZN (AOI22_X1)                       0.07       0.20 r
  U325/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_202_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_203_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U324/ZN (AOI22_X1)                       0.07       0.20 r
  U323/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_203_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_204_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U322/ZN (AOI22_X1)                       0.07       0.20 r
  U321/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_204_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_205_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U320/ZN (AOI22_X1)                       0.07       0.20 r
  U319/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_205_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_206_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U318/ZN (AOI22_X1)                       0.07       0.20 r
  U317/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_206_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_207_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U316/ZN (AOI22_X1)                       0.07       0.20 r
  U315/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_207_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_208_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U314/ZN (AOI22_X1)                       0.07       0.20 r
  U313/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_208_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_209_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U312/ZN (AOI22_X1)                       0.07       0.20 r
  U311/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_209_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_210_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U308/ZN (AOI22_X1)                       0.07       0.20 r
  U307/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_210_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_211_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U306/ZN (AOI22_X1)                       0.07       0.20 r
  U305/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_211_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_212_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U304/ZN (AOI22_X1)                       0.07       0.20 r
  U303/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_212_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_213_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U302/ZN (AOI22_X1)                       0.07       0.20 r
  U301/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_213_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_214_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U300/ZN (AOI22_X1)                       0.07       0.20 r
  U299/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_214_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_215_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U298/ZN (AOI22_X1)                       0.07       0.20 r
  U297/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_215_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_216_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U296/ZN (AOI22_X1)                       0.07       0.20 r
  U295/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_216_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_217_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U294/ZN (AOI22_X1)                       0.07       0.20 r
  U293/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_217_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_218_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U292/ZN (AOI22_X1)                       0.07       0.20 r
  U291/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_218_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_219_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U290/ZN (AOI22_X1)                       0.07       0.20 r
  U289/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_219_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_220_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U286/ZN (AOI22_X1)                       0.07       0.20 r
  U285/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_220_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_221_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U284/ZN (AOI22_X1)                       0.07       0.20 r
  U283/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_221_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_222_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U282/ZN (AOI22_X1)                       0.07       0.20 r
  U281/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_222_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_223_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U280/ZN (AOI22_X1)                       0.07       0.20 r
  U279/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_223_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_224_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U278/ZN (AOI22_X1)                       0.07       0.20 r
  U277/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_224_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_225_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U276/ZN (AOI22_X1)                       0.07       0.20 r
  U275/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_225_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_226_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U274/ZN (AOI22_X1)                       0.07       0.20 r
  U273/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_226_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_227_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U272/ZN (AOI22_X1)                       0.07       0.20 r
  U271/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_227_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_228_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U270/ZN (AOI22_X1)                       0.07       0.20 r
  U269/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_228_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_229_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U268/ZN (AOI22_X1)                       0.07       0.20 r
  U267/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_229_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_230_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U264/ZN (AOI22_X1)                       0.07       0.20 r
  U263/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_230_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_231_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U262/ZN (AOI22_X1)                       0.07       0.20 r
  U261/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_231_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_232_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U260/ZN (AOI22_X1)                       0.07       0.20 r
  U259/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_232_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_233_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U258/ZN (AOI22_X1)                       0.07       0.20 r
  U257/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_233_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_234_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U256/ZN (AOI22_X1)                       0.07       0.20 r
  U255/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_234_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_235_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U254/ZN (AOI22_X1)                       0.07       0.20 r
  U253/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_235_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_236_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U252/ZN (AOI22_X1)                       0.07       0.20 r
  U251/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_236_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_237_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U250/ZN (AOI22_X1)                       0.07       0.20 r
  U249/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_237_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: flush (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_238_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  flush (in)                               0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U248/ZN (AOI22_X1)                       0.07       0.20 r
  U247/ZN (INV_X1)                         0.03       0.23 f
  ID_EX_REG_out_reg_238_/D (DFFR_X1)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U332/ZN (AOI22_X1)                       0.07       0.20 r
  U331/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_1_/D (DFFR_X1)         0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U378/ZN (AOI22_X1)                       0.07       0.20 r
  U377/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_17_/D (DFFR_X1)        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U356/ZN (AOI22_X1)                       0.07       0.20 r
  U355/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_18_/D (DFFR_X1)        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U580/Z (BUF_X4)                          0.06       0.13 f
  U334/ZN (AOI22_X1)                       0.07       0.20 r
  U333/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_19_/D (DFFR_X1)        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U582/Z (BUF_X4)                          0.06       0.13 f
  U310/ZN (AOI22_X1)                       0.07       0.20 r
  U309/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_20_/D (DFFR_X1)        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U584/Z (BUF_X4)                          0.06       0.13 f
  U288/ZN (AOI22_X1)                       0.07       0.20 r
  U287/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_21_/D (DFFR_X1)        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U557/Z (BUF_X4)                          0.05       0.07 f
  U586/Z (BUF_X4)                          0.06       0.13 f
  U266/ZN (AOI22_X1)                       0.07       0.20 r
  U265/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_22_/D (DFFR_X1)        0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U376/ZN (AOI22_X1)                       0.07       0.20 r
  U375/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_180_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_181_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U374/ZN (AOI22_X1)                       0.07       0.20 r
  U373/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_181_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_182_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U372/ZN (AOI22_X1)                       0.07       0.20 r
  U371/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_182_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_183_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U370/ZN (AOI22_X1)                       0.07       0.20 r
  U369/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_183_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_184_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U368/ZN (AOI22_X1)                       0.07       0.20 r
  U367/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_184_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_185_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U366/ZN (AOI22_X1)                       0.07       0.20 r
  U365/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_185_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_186_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U364/ZN (AOI22_X1)                       0.07       0.20 r
  U363/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_186_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U362/ZN (AOI22_X1)                       0.07       0.20 r
  U361/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_187_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_188_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U360/ZN (AOI22_X1)                       0.07       0.20 r
  U359/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_188_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U577/Z (BUF_X4)                          0.06       0.13 f
  U358/ZN (AOI22_X1)                       0.07       0.20 r
  U357/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_189_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_190_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U354/ZN (AOI22_X1)                       0.07       0.20 r
  U353/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_190_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_191_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U352/ZN (AOI22_X1)                       0.07       0.20 r
  U351/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_191_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_192_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U350/ZN (AOI22_X1)                       0.07       0.20 r
  U349/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_192_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_193_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U348/ZN (AOI22_X1)                       0.07       0.20 r
  U347/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_193_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_194_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U346/ZN (AOI22_X1)                       0.07       0.20 r
  U345/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_194_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_195_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U344/ZN (AOI22_X1)                       0.07       0.20 r
  U343/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_195_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: we (input port clocked by clk)
  Endpoint: ID_EX_REG_out_reg_196_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  we (in)                                  0.00       0.00 r
  U622/ZN (NOR2_X2)                        0.02       0.02 f
  U556/Z (BUF_X4)                          0.05       0.07 f
  U579/Z (BUF_X4)                          0.06       0.13 f
  U342/ZN (AOI22_X1)                       0.07       0.20 r
  U341/ZN (INV_X1)                         0.03       0.22 f
  ID_EX_REG_out_reg_196_/D (DFFR_X1)       0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: ID_EX_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_0_/Q (DFFR_X1)         0.18       0.18 f
  out[0] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_1_/Q (DFFR_X1)         0.18       0.18 f
  out[1] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_2_/Q (DFFR_X1)         0.18       0.18 f
  out[2] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_3_/Q (DFFR_X1)         0.18       0.18 f
  out[3] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_4_/Q (DFFR_X1)         0.18       0.18 f
  out[4] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_5_/Q (DFFR_X1)         0.18       0.18 f
  out[5] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_6_/Q (DFFR_X1)         0.18       0.18 f
  out[6] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_7_/Q (DFFR_X1)         0.18       0.18 f
  out[7] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_8_/Q (DFFR_X1)         0.18       0.18 f
  out[8] (out)                             0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_10_/Q (DFFR_X1)        0.18       0.18 f
  out[10] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_11_/Q (DFFR_X1)        0.18       0.18 f
  out[11] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_12_/Q (DFFR_X1)        0.18       0.18 f
  out[12] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_13_/Q (DFFR_X1)        0.18       0.18 f
  out[13] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_14_/Q (DFFR_X1)        0.18       0.18 f
  out[14] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_15_/Q (DFFR_X1)        0.18       0.18 f
  out[15] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_16_/Q (DFFR_X1)        0.18       0.18 f
  out[16] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_17_/Q (DFFR_X1)        0.18       0.18 f
  out[17] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_18_/Q (DFFR_X1)        0.18       0.18 f
  out[18] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_19_/Q (DFFR_X1)        0.18       0.18 f
  out[19] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_20_/Q (DFFR_X1)        0.18       0.18 f
  out[20] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_21_/Q (DFFR_X1)        0.18       0.18 f
  out[21] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_22_/Q (DFFR_X1)        0.18       0.18 f
  out[22] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_23_/Q (DFFR_X1)        0.18       0.18 f
  out[23] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_24_/Q (DFFR_X1)        0.18       0.18 f
  out[24] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_25_/Q (DFFR_X1)        0.18       0.18 f
  out[25] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_26_/Q (DFFR_X1)        0.18       0.18 f
  out[26] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_27_/Q (DFFR_X1)        0.18       0.18 f
  out[27] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_28_/Q (DFFR_X1)        0.18       0.18 f
  out[28] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_29_/Q (DFFR_X1)        0.18       0.18 f
  out[29] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_30_/Q (DFFR_X1)        0.18       0.18 f
  out[30] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_31_/Q (DFFR_X1)        0.18       0.18 f
  out[31] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[32] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_32_/Q (DFFR_X1)        0.18       0.18 f
  out[32] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[33] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_33_/Q (DFFR_X1)        0.18       0.18 f
  out[33] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[34] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_34_/Q (DFFR_X1)        0.18       0.18 f
  out[34] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[35] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_35_/Q (DFFR_X1)        0.18       0.18 f
  out[35] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[36] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_36_/Q (DFFR_X1)        0.18       0.18 f
  out[36] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[37] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_37_/Q (DFFR_X1)        0.18       0.18 f
  out[37] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[38] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_38_/Q (DFFR_X1)        0.18       0.18 f
  out[38] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[39] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_39_/Q (DFFR_X1)        0.18       0.18 f
  out[39] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[40] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_40_/Q (DFFR_X1)        0.18       0.18 f
  out[40] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[41] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_41_/Q (DFFR_X1)        0.18       0.18 f
  out[41] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[42] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_42_/Q (DFFR_X1)        0.18       0.18 f
  out[42] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[43] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_43_/Q (DFFR_X1)        0.18       0.18 f
  out[43] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[44] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_44_/Q (DFFR_X1)        0.18       0.18 f
  out[44] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[45] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_45_/Q (DFFR_X1)        0.18       0.18 f
  out[45] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[46] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_46_/Q (DFFR_X1)        0.18       0.18 f
  out[46] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[47] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_47_/Q (DFFR_X1)        0.18       0.18 f
  out[47] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[48] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_48_/Q (DFFR_X1)        0.18       0.18 f
  out[48] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[49] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_49_/Q (DFFR_X1)        0.18       0.18 f
  out[49] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[50] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_50_/Q (DFFR_X1)        0.18       0.18 f
  out[50] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[51] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_51_/Q (DFFR_X1)        0.18       0.18 f
  out[51] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[52] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_52_/Q (DFFR_X1)        0.18       0.18 f
  out[52] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[53] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_53_/Q (DFFR_X1)        0.18       0.18 f
  out[53] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[54] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_54_/Q (DFFR_X1)        0.18       0.18 f
  out[54] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[55] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_55_/Q (DFFR_X1)        0.18       0.18 f
  out[55] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[56] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_56_/Q (DFFR_X1)        0.18       0.18 f
  out[56] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[57] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_57_/Q (DFFR_X1)        0.18       0.18 f
  out[57] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[58] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_58_/Q (DFFR_X1)        0.18       0.18 f
  out[58] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[59] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_59_/Q (DFFR_X1)        0.18       0.18 f
  out[59] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[60] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_60_/Q (DFFR_X1)        0.18       0.18 f
  out[60] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[61] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_61_/Q (DFFR_X1)        0.18       0.18 f
  out[61] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[62] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_62_/Q (DFFR_X1)        0.18       0.18 f
  out[62] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[63] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_63_/Q (DFFR_X1)        0.18       0.18 f
  out[63] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[64] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_64_/Q (DFFR_X1)        0.18       0.18 f
  out[64] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[65] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_65_/Q (DFFR_X1)        0.18       0.18 f
  out[65] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[66] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_66_/Q (DFFR_X1)        0.18       0.18 f
  out[66] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[67] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_67_/Q (DFFR_X1)        0.18       0.18 f
  out[67] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[68] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_68_/Q (DFFR_X1)        0.18       0.18 f
  out[68] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[69] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_69_/Q (DFFR_X1)        0.18       0.18 f
  out[69] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[70] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_70_/Q (DFFR_X1)        0.18       0.18 f
  out[70] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[71] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_71_/Q (DFFR_X1)        0.18       0.18 f
  out[71] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[72] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_72_/Q (DFFR_X1)        0.18       0.18 f
  out[72] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[73] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_73_/Q (DFFR_X1)        0.18       0.18 f
  out[73] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[74] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_74_/Q (DFFR_X1)        0.18       0.18 f
  out[74] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[75] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_75_/Q (DFFR_X1)        0.18       0.18 f
  out[75] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[76] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_76_/Q (DFFR_X1)        0.18       0.18 f
  out[76] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[77] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_77_/Q (DFFR_X1)        0.18       0.18 f
  out[77] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[78] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_78_/Q (DFFR_X1)        0.18       0.18 f
  out[78] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[79] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_79_/Q (DFFR_X1)        0.18       0.18 f
  out[79] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[80] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_80_/Q (DFFR_X1)        0.18       0.18 f
  out[80] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[81] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_81_/Q (DFFR_X1)        0.18       0.18 f
  out[81] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[82] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_82_/Q (DFFR_X1)        0.18       0.18 f
  out[82] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[83] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_83_/Q (DFFR_X1)        0.18       0.18 f
  out[83] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[84] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_84_/Q (DFFR_X1)        0.18       0.18 f
  out[84] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[85] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_85_/Q (DFFR_X1)        0.18       0.18 f
  out[85] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[86] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_86_/Q (DFFR_X1)        0.18       0.18 f
  out[86] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[87] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_87_/Q (DFFR_X1)        0.18       0.18 f
  out[87] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[88] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_88_/Q (DFFR_X1)        0.18       0.18 f
  out[88] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[89] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_89_/Q (DFFR_X1)        0.18       0.18 f
  out[89] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[90] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_90_/Q (DFFR_X1)        0.18       0.18 f
  out[90] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[91] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_91_/Q (DFFR_X1)        0.18       0.18 f
  out[91] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[92] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_92_/Q (DFFR_X1)        0.18       0.18 f
  out[92] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[93] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_93_/Q (DFFR_X1)        0.18       0.18 f
  out[93] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[94] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_94_/Q (DFFR_X1)        0.18       0.18 f
  out[94] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[95] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_95_/Q (DFFR_X1)        0.18       0.18 f
  out[95] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[96] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_96_/Q (DFFR_X1)        0.18       0.18 f
  out[96] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[97] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_97_/Q (DFFR_X1)        0.18       0.18 f
  out[97] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[98] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_98_/Q (DFFR_X1)        0.18       0.18 f
  out[98] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[99] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_99_/Q (DFFR_X1)        0.18       0.18 f
  out[99] (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[100] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_100_/Q (DFFR_X1)       0.18       0.18 f
  out[100] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[101] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_101_/Q (DFFR_X1)       0.18       0.18 f
  out[101] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[102] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_102_/Q (DFFR_X1)       0.18       0.18 f
  out[102] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[103] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_103_/Q (DFFR_X1)       0.18       0.18 f
  out[103] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[104] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_104_/Q (DFFR_X1)       0.18       0.18 f
  out[104] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[105] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_105_/Q (DFFR_X1)       0.18       0.18 f
  out[105] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[106] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_106_/Q (DFFR_X1)       0.18       0.18 f
  out[106] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[107] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_107_/Q (DFFR_X1)       0.18       0.18 f
  out[107] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[108] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_108_/Q (DFFR_X1)       0.18       0.18 f
  out[108] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[109] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_109_/Q (DFFR_X1)       0.18       0.18 f
  out[109] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[110] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_110_/Q (DFFR_X1)       0.18       0.18 f
  out[110] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[111] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_111_/Q (DFFR_X1)       0.18       0.18 f
  out[111] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[112] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_112_/Q (DFFR_X1)       0.18       0.18 f
  out[112] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[113] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_113_/Q (DFFR_X1)       0.18       0.18 f
  out[113] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[114] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_114_/Q (DFFR_X1)       0.18       0.18 f
  out[114] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[115] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_115_/Q (DFFR_X1)       0.18       0.18 f
  out[115] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[116] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_116_/Q (DFFR_X1)       0.18       0.18 f
  out[116] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[117] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_117_/Q (DFFR_X1)       0.18       0.18 f
  out[117] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[118] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_118_/Q (DFFR_X1)       0.18       0.18 f
  out[118] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[119] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_119_/Q (DFFR_X1)       0.18       0.18 f
  out[119] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[120] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_120_/Q (DFFR_X1)       0.18       0.18 f
  out[120] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[121] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_121_/Q (DFFR_X1)       0.18       0.18 f
  out[121] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[122] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_122_/Q (DFFR_X1)       0.18       0.18 f
  out[122] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[123] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_123_/Q (DFFR_X1)       0.18       0.18 f
  out[123] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[124] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_124_/Q (DFFR_X1)       0.18       0.18 f
  out[124] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[125] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_125_/Q (DFFR_X1)       0.18       0.18 f
  out[125] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[126] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_126_/Q (DFFR_X1)       0.18       0.18 f
  out[126] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[127] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_127_/Q (DFFR_X1)       0.18       0.18 f
  out[127] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[128] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_128_/Q (DFFR_X1)       0.18       0.18 f
  out[128] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[129] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_129_/Q (DFFR_X1)       0.18       0.18 f
  out[129] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[130] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_130_/Q (DFFR_X1)       0.18       0.18 f
  out[130] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[131] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_131_/Q (DFFR_X1)       0.18       0.18 f
  out[131] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[132] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_132_/Q (DFFR_X1)       0.18       0.18 f
  out[132] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[133] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_133_/Q (DFFR_X1)       0.18       0.18 f
  out[133] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[134] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_134_/Q (DFFR_X1)       0.18       0.18 f
  out[134] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[135] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_135_/Q (DFFR_X1)       0.18       0.18 f
  out[135] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[136] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_136_/Q (DFFR_X1)       0.18       0.18 f
  out[136] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[137] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_137_/Q (DFFR_X1)       0.18       0.18 f
  out[137] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[138] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_138_/Q (DFFR_X1)       0.18       0.18 f
  out[138] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[139] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_139_/Q (DFFR_X1)       0.18       0.18 f
  out[139] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[140] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_140_/Q (DFFR_X1)       0.18       0.18 f
  out[140] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[141] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_141_/Q (DFFR_X1)       0.18       0.18 f
  out[141] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[142] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_142_/Q (DFFR_X1)       0.18       0.18 f
  out[142] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[143] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_143_/Q (DFFR_X1)       0.18       0.18 f
  out[143] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[144] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_144_/Q (DFFR_X1)       0.18       0.18 f
  out[144] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[145] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_145_/Q (DFFR_X1)       0.18       0.18 f
  out[145] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[146] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_146_/Q (DFFR_X1)       0.18       0.18 f
  out[146] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[147] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_147_/Q (DFFR_X1)       0.18       0.18 f
  out[147] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[148] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_148_/Q (DFFR_X1)       0.18       0.18 f
  out[148] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[149] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_149_/Q (DFFR_X1)       0.18       0.18 f
  out[149] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[150] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_150_/Q (DFFR_X1)       0.18       0.18 f
  out[150] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[151] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_151_/Q (DFFR_X1)       0.18       0.18 f
  out[151] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[152] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_152_/Q (DFFR_X1)       0.18       0.18 f
  out[152] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[153] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_153_/Q (DFFR_X1)       0.18       0.18 f
  out[153] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[154] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_154_/Q (DFFR_X1)       0.18       0.18 f
  out[154] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[155] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_155_/Q (DFFR_X1)       0.18       0.18 f
  out[155] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[156] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_156_/Q (DFFR_X1)       0.18       0.18 f
  out[156] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[157] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_157_/Q (DFFR_X1)       0.18       0.18 f
  out[157] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[158] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_158_/Q (DFFR_X1)       0.18       0.18 f
  out[158] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[159] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_159_/Q (DFFR_X1)       0.18       0.18 f
  out[159] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[160] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_160_/Q (DFFR_X1)       0.18       0.18 f
  out[160] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[161] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_161_/Q (DFFR_X1)       0.18       0.18 f
  out[161] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[162] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_162_/Q (DFFR_X1)       0.18       0.18 f
  out[162] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[163] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_163_/Q (DFFR_X1)       0.18       0.18 f
  out[163] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[164] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_164_/Q (DFFR_X1)       0.18       0.18 f
  out[164] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[165] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_165_/Q (DFFR_X1)       0.18       0.18 f
  out[165] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[166] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_166_/Q (DFFR_X1)       0.18       0.18 f
  out[166] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[167] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_167_/Q (DFFR_X1)       0.18       0.18 f
  out[167] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[168] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_168_/Q (DFFR_X1)       0.18       0.18 f
  out[168] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[169] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_169_/Q (DFFR_X1)       0.18       0.18 f
  out[169] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[170] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_170_/Q (DFFR_X1)       0.18       0.18 f
  out[170] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[171] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_171_/Q (DFFR_X1)       0.18       0.18 f
  out[171] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[172] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_172_/Q (DFFR_X1)       0.18       0.18 f
  out[172] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[173] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_173_/Q (DFFR_X1)       0.18       0.18 f
  out[173] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[174] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_174_/Q (DFFR_X1)       0.18       0.18 f
  out[174] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[175] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_175_/Q (DFFR_X1)       0.18       0.18 f
  out[175] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[176] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_176_/Q (DFFR_X1)       0.18       0.18 f
  out[176] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[177] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_177_/Q (DFFR_X1)       0.18       0.18 f
  out[177] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[178] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_178_/Q (DFFR_X1)       0.18       0.18 f
  out[178] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_179_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[179] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_179_/Q (DFFR_X1)       0.18       0.18 f
  out[179] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_180_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[180] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_180_/Q (DFFR_X1)       0.18       0.18 f
  out[180] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_181_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[181] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_181_/Q (DFFR_X1)       0.18       0.18 f
  out[181] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_182_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[182] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_182_/Q (DFFR_X1)       0.18       0.18 f
  out[182] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_183_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[183] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_183_/Q (DFFR_X1)       0.18       0.18 f
  out[183] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_184_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[184] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_184_/Q (DFFR_X1)       0.18       0.18 f
  out[184] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_185_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[185] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_185_/Q (DFFR_X1)       0.18       0.18 f
  out[185] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_186_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[186] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_186_/Q (DFFR_X1)       0.18       0.18 f
  out[186] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_187_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[187] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_187_/Q (DFFR_X1)       0.18       0.18 f
  out[187] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_188_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[188] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_188_/Q (DFFR_X1)       0.18       0.18 f
  out[188] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_189_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[189] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_189_/Q (DFFR_X1)       0.18       0.18 f
  out[189] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_190_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[190] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_190_/Q (DFFR_X1)       0.18       0.18 f
  out[190] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_191_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[191] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_191_/Q (DFFR_X1)       0.18       0.18 f
  out[191] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_192_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[192] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_192_/Q (DFFR_X1)       0.18       0.18 f
  out[192] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_193_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[193] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_193_/Q (DFFR_X1)       0.18       0.18 f
  out[193] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_194_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[194] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_194_/Q (DFFR_X1)       0.18       0.18 f
  out[194] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_195_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[195] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_195_/Q (DFFR_X1)       0.18       0.18 f
  out[195] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_196_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[196] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_196_/Q (DFFR_X1)       0.18       0.18 f
  out[196] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_197_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[197] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_197_/Q (DFFR_X1)       0.18       0.18 f
  out[197] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_198_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[198] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_198_/Q (DFFR_X1)       0.18       0.18 f
  out[198] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_199_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[199] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_199_/Q (DFFR_X1)       0.18       0.18 f
  out[199] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_200_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[200] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_200_/Q (DFFR_X1)       0.18       0.18 f
  out[200] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_201_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[201] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_201_/Q (DFFR_X1)       0.18       0.18 f
  out[201] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_202_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[202] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_202_/Q (DFFR_X1)       0.18       0.18 f
  out[202] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_203_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[203] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_203_/Q (DFFR_X1)       0.18       0.18 f
  out[203] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_204_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[204] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_204_/Q (DFFR_X1)       0.18       0.18 f
  out[204] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_205_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[205] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_205_/Q (DFFR_X1)       0.18       0.18 f
  out[205] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_206_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[206] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_206_/Q (DFFR_X1)       0.18       0.18 f
  out[206] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_207_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[207] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_207_/Q (DFFR_X1)       0.18       0.18 f
  out[207] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_208_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[208] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_208_/Q (DFFR_X1)       0.18       0.18 f
  out[208] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_209_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[209] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_209_/Q (DFFR_X1)       0.18       0.18 f
  out[209] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_210_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[210] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_210_/Q (DFFR_X1)       0.18       0.18 f
  out[210] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_211_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[211] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_211_/Q (DFFR_X1)       0.18       0.18 f
  out[211] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_212_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[212] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_212_/Q (DFFR_X1)       0.18       0.18 f
  out[212] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_213_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[213] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_213_/Q (DFFR_X1)       0.18       0.18 f
  out[213] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_214_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[214] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_214_/Q (DFFR_X1)       0.18       0.18 f
  out[214] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_215_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[215] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_215_/Q (DFFR_X1)       0.18       0.18 f
  out[215] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_216_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[216] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_216_/Q (DFFR_X1)       0.18       0.18 f
  out[216] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_217_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[217] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_217_/Q (DFFR_X1)       0.18       0.18 f
  out[217] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_218_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[218] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_218_/Q (DFFR_X1)       0.18       0.18 f
  out[218] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_219_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[219] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_219_/Q (DFFR_X1)       0.18       0.18 f
  out[219] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_220_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[220] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_220_/Q (DFFR_X1)       0.18       0.18 f
  out[220] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_221_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[221] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_221_/Q (DFFR_X1)       0.18       0.18 f
  out[221] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_222_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[222] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_222_/Q (DFFR_X1)       0.18       0.18 f
  out[222] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_223_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[223] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_223_/Q (DFFR_X1)       0.18       0.18 f
  out[223] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_224_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[224] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_224_/Q (DFFR_X1)       0.18       0.18 f
  out[224] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_225_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[225] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_225_/Q (DFFR_X1)       0.18       0.18 f
  out[225] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_226_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[226] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_226_/Q (DFFR_X1)       0.18       0.18 f
  out[226] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_227_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[227] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_227_/Q (DFFR_X1)       0.18       0.18 f
  out[227] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_228_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[228] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_228_/Q (DFFR_X1)       0.18       0.18 f
  out[228] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_229_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[229] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_229_/Q (DFFR_X1)       0.18       0.18 f
  out[229] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_230_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[230] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_230_/Q (DFFR_X1)       0.18       0.18 f
  out[230] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_231_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[231] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_231_/Q (DFFR_X1)       0.18       0.18 f
  out[231] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_232_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[232] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_232_/Q (DFFR_X1)       0.18       0.18 f
  out[232] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_233_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[233] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_233_/Q (DFFR_X1)       0.18       0.18 f
  out[233] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_234_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[234] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_234_/Q (DFFR_X1)       0.18       0.18 f
  out[234] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_235_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[235] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_235_/Q (DFFR_X1)       0.18       0.18 f
  out[235] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_236_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[236] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_236_/Q (DFFR_X1)       0.18       0.18 f
  out[236] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_237_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[237] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_237_/Q (DFFR_X1)       0.18       0.18 f
  out[237] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_238_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[238] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_238_/Q (DFFR_X1)       0.18       0.18 f
  out[238] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_239_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[239] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_239_/Q (DFFR_X1)       0.18       0.18 f
  out[239] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_240_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[240] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_240_/Q (DFFR_X1)       0.18       0.18 f
  out[240] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_241_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[241] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_241_/Q (DFFR_X1)       0.18       0.18 f
  out[241] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_242_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[242] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_242_/Q (DFFR_X1)       0.18       0.18 f
  out[242] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_243_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[243] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_243_/Q (DFFR_X1)       0.18       0.18 f
  out[243] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_244_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[244] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_244_/Q (DFFR_X1)       0.18       0.18 f
  out[244] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_245_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[245] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_245_/Q (DFFR_X1)       0.18       0.18 f
  out[245] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_246_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[246] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_246_/Q (DFFR_X1)       0.18       0.18 f
  out[246] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_247_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[247] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_247_/Q (DFFR_X1)       0.18       0.18 f
  out[247] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_248_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[248] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_248_/Q (DFFR_X1)       0.18       0.18 f
  out[248] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_249_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[249] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_249_/Q (DFFR_X1)       0.18       0.18 f
  out[249] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_250_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[250] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_250_/Q (DFFR_X1)       0.18       0.18 f
  out[250] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_251_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[251] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_251_/Q (DFFR_X1)       0.18       0.18 f
  out[251] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_252_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[252] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_252_/Q (DFFR_X1)       0.18       0.18 f
  out[252] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_253_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[253] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_253_/Q (DFFR_X1)       0.18       0.18 f
  out[253] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_254_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[254] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_254_/Q (DFFR_X1)       0.18       0.18 f
  out[254] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_255_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[255] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_255_/Q (DFFR_X1)       0.18       0.18 f
  out[255] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_256_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[256] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_256_/Q (DFFR_X1)       0.18       0.18 f
  out[256] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_257_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[257] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_257_/Q (DFFR_X1)       0.18       0.18 f
  out[257] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_258_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[258] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_258_/Q (DFFR_X1)       0.18       0.18 f
  out[258] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_259_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[259] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_259_/Q (DFFR_X1)       0.18       0.18 f
  out[259] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_260_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[260] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_260_/Q (DFFR_X1)       0.18       0.18 f
  out[260] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_261_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[261] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_261_/Q (DFFR_X1)       0.18       0.18 f
  out[261] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_262_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[262] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_262_/Q (DFFR_X1)       0.18       0.18 f
  out[262] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_263_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[263] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_263_/Q (DFFR_X1)       0.18       0.18 f
  out[263] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_264_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[264] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_264_/Q (DFFR_X1)       0.18       0.18 f
  out[264] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_265_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[265] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_265_/Q (DFFR_X1)       0.18       0.18 f
  out[265] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_266_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[266] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_266_/Q (DFFR_X1)       0.18       0.18 f
  out[266] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_267_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[267] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_267_/Q (DFFR_X1)       0.18       0.18 f
  out[267] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_268_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[268] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_268_/Q (DFFR_X1)       0.18       0.18 f
  out[268] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_269_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[269] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_269_/Q (DFFR_X1)       0.18       0.18 f
  out[269] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_270_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[270] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_270_/Q (DFFR_X1)       0.18       0.18 f
  out[270] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_271_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[271] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_271_/Q (DFFR_X1)       0.18       0.18 f
  out[271] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_272_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[272] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_272_/Q (DFFR_X1)       0.18       0.18 f
  out[272] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_273_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[273] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_273_/Q (DFFR_X1)       0.18       0.18 f
  out[273] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_274_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[274] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_274_/Q (DFFR_X1)       0.18       0.18 f
  out[274] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_275_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[275] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_275_/Q (DFFR_X1)       0.18       0.18 f
  out[275] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_276_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[276] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_276_/Q (DFFR_X1)       0.18       0.18 f
  out[276] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_9_/Q (DFFR_X1)         0.17       0.17 f
  out[9] (out)                             0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: ID_EX_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_0_/Q (DFFR_X1)         0.10       0.10 r
  out[0] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_1_/Q (DFFR_X1)         0.10       0.10 r
  out[1] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_2_/Q (DFFR_X1)         0.10       0.10 r
  out[2] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_3_/Q (DFFR_X1)         0.10       0.10 r
  out[3] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_4_/Q (DFFR_X1)         0.10       0.10 r
  out[4] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_5_/Q (DFFR_X1)         0.10       0.10 r
  out[5] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_6_/Q (DFFR_X1)         0.10       0.10 r
  out[6] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_7_/Q (DFFR_X1)         0.10       0.10 r
  out[7] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_8_/Q (DFFR_X1)         0.10       0.10 r
  out[8] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_10_/Q (DFFR_X1)        0.10       0.10 r
  out[10] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_11_/Q (DFFR_X1)        0.10       0.10 r
  out[11] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_12_/Q (DFFR_X1)        0.10       0.10 r
  out[12] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_13_/Q (DFFR_X1)        0.10       0.10 r
  out[13] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_14_/Q (DFFR_X1)        0.10       0.10 r
  out[14] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_15_/Q (DFFR_X1)        0.10       0.10 r
  out[15] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_16_/Q (DFFR_X1)        0.10       0.10 r
  out[16] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_17_/Q (DFFR_X1)        0.10       0.10 r
  out[17] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_18_/Q (DFFR_X1)        0.10       0.10 r
  out[18] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_19_/Q (DFFR_X1)        0.10       0.10 r
  out[19] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_20_/Q (DFFR_X1)        0.10       0.10 r
  out[20] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_21_/Q (DFFR_X1)        0.10       0.10 r
  out[21] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_22_/Q (DFFR_X1)        0.10       0.10 r
  out[22] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_23_/Q (DFFR_X1)        0.10       0.10 r
  out[23] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_24_/Q (DFFR_X1)        0.10       0.10 r
  out[24] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_25_/Q (DFFR_X1)        0.10       0.10 r
  out[25] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_26_/Q (DFFR_X1)        0.10       0.10 r
  out[26] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_27_/Q (DFFR_X1)        0.10       0.10 r
  out[27] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_28_/Q (DFFR_X1)        0.10       0.10 r
  out[28] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_29_/Q (DFFR_X1)        0.10       0.10 r
  out[29] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_30_/Q (DFFR_X1)        0.10       0.10 r
  out[30] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_31_/Q (DFFR_X1)        0.10       0.10 r
  out[31] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[32] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_32_/Q (DFFR_X1)        0.10       0.10 r
  out[32] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[33] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_33_/Q (DFFR_X1)        0.10       0.10 r
  out[33] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[34] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_34_/Q (DFFR_X1)        0.10       0.10 r
  out[34] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[35] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_35_/Q (DFFR_X1)        0.10       0.10 r
  out[35] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[36] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_36_/Q (DFFR_X1)        0.10       0.10 r
  out[36] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[37] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_37_/Q (DFFR_X1)        0.10       0.10 r
  out[37] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[38] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_38_/Q (DFFR_X1)        0.10       0.10 r
  out[38] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[39] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_39_/Q (DFFR_X1)        0.10       0.10 r
  out[39] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[40] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_40_/Q (DFFR_X1)        0.10       0.10 r
  out[40] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[41] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_41_/Q (DFFR_X1)        0.10       0.10 r
  out[41] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[42] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_42_/Q (DFFR_X1)        0.10       0.10 r
  out[42] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[43] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_43_/Q (DFFR_X1)        0.10       0.10 r
  out[43] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[44] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_44_/Q (DFFR_X1)        0.10       0.10 r
  out[44] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[45] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_45_/Q (DFFR_X1)        0.10       0.10 r
  out[45] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[46] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_46_/Q (DFFR_X1)        0.10       0.10 r
  out[46] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[47] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_47_/Q (DFFR_X1)        0.10       0.10 r
  out[47] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[48] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_48_/Q (DFFR_X1)        0.10       0.10 r
  out[48] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[49] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_49_/Q (DFFR_X1)        0.10       0.10 r
  out[49] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[50] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_50_/Q (DFFR_X1)        0.10       0.10 r
  out[50] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[51] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_51_/Q (DFFR_X1)        0.10       0.10 r
  out[51] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[52] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_52_/Q (DFFR_X1)        0.10       0.10 r
  out[52] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[53] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_53_/Q (DFFR_X1)        0.10       0.10 r
  out[53] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[54] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_54_/Q (DFFR_X1)        0.10       0.10 r
  out[54] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[55] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_55_/Q (DFFR_X1)        0.10       0.10 r
  out[55] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[56] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_56_/Q (DFFR_X1)        0.10       0.10 r
  out[56] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[57] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_57_/Q (DFFR_X1)        0.10       0.10 r
  out[57] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[58] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_58_/Q (DFFR_X1)        0.10       0.10 r
  out[58] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[59] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_59_/Q (DFFR_X1)        0.10       0.10 r
  out[59] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[60] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_60_/Q (DFFR_X1)        0.10       0.10 r
  out[60] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[61] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_61_/Q (DFFR_X1)        0.10       0.10 r
  out[61] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[62] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_62_/Q (DFFR_X1)        0.10       0.10 r
  out[62] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[63] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_63_/Q (DFFR_X1)        0.10       0.10 r
  out[63] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[64] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_64_/Q (DFFR_X1)        0.10       0.10 r
  out[64] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[65] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_65_/Q (DFFR_X1)        0.10       0.10 r
  out[65] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[66] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_66_/Q (DFFR_X1)        0.10       0.10 r
  out[66] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[67] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_67_/Q (DFFR_X1)        0.10       0.10 r
  out[67] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[68] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_68_/Q (DFFR_X1)        0.10       0.10 r
  out[68] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[69] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_69_/Q (DFFR_X1)        0.10       0.10 r
  out[69] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[70] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_70_/Q (DFFR_X1)        0.10       0.10 r
  out[70] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[71] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_71_/Q (DFFR_X1)        0.10       0.10 r
  out[71] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[72] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_72_/Q (DFFR_X1)        0.10       0.10 r
  out[72] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[73] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_73_/Q (DFFR_X1)        0.10       0.10 r
  out[73] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[74] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_74_/Q (DFFR_X1)        0.10       0.10 r
  out[74] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[75] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_75_/Q (DFFR_X1)        0.10       0.10 r
  out[75] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[76] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_76_/Q (DFFR_X1)        0.10       0.10 r
  out[76] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[77] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_77_/Q (DFFR_X1)        0.10       0.10 r
  out[77] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[78] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_78_/Q (DFFR_X1)        0.10       0.10 r
  out[78] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[79] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_79_/Q (DFFR_X1)        0.10       0.10 r
  out[79] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[80] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_80_/Q (DFFR_X1)        0.10       0.10 r
  out[80] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[81] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_81_/Q (DFFR_X1)        0.10       0.10 r
  out[81] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[82] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_82_/Q (DFFR_X1)        0.10       0.10 r
  out[82] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[83] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_83_/Q (DFFR_X1)        0.10       0.10 r
  out[83] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[84] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_84_/Q (DFFR_X1)        0.10       0.10 r
  out[84] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[85] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_85_/Q (DFFR_X1)        0.10       0.10 r
  out[85] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[86] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_86_/Q (DFFR_X1)        0.10       0.10 r
  out[86] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[87] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_87_/Q (DFFR_X1)        0.10       0.10 r
  out[87] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[88] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_88_/Q (DFFR_X1)        0.10       0.10 r
  out[88] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[89] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_89_/Q (DFFR_X1)        0.10       0.10 r
  out[89] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[90] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_90_/Q (DFFR_X1)        0.10       0.10 r
  out[90] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[91] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_91_/Q (DFFR_X1)        0.10       0.10 r
  out[91] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[92] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_92_/Q (DFFR_X1)        0.10       0.10 r
  out[92] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[93] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_93_/Q (DFFR_X1)        0.10       0.10 r
  out[93] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[94] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_94_/Q (DFFR_X1)        0.10       0.10 r
  out[94] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[95] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_95_/Q (DFFR_X1)        0.10       0.10 r
  out[95] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[96] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_96_/Q (DFFR_X1)        0.10       0.10 r
  out[96] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[97] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_97_/Q (DFFR_X1)        0.10       0.10 r
  out[97] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[98] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_98_/Q (DFFR_X1)        0.10       0.10 r
  out[98] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[99] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_99_/Q (DFFR_X1)        0.10       0.10 r
  out[99] (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[100] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_100_/Q (DFFR_X1)       0.10       0.10 r
  out[100] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[101] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_101_/Q (DFFR_X1)       0.10       0.10 r
  out[101] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[102] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_102_/Q (DFFR_X1)       0.10       0.10 r
  out[102] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[103] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_103_/Q (DFFR_X1)       0.10       0.10 r
  out[103] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[104] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_104_/Q (DFFR_X1)       0.10       0.10 r
  out[104] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[105] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_105_/Q (DFFR_X1)       0.10       0.10 r
  out[105] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[106] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_106_/Q (DFFR_X1)       0.10       0.10 r
  out[106] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[107] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_107_/Q (DFFR_X1)       0.10       0.10 r
  out[107] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[108] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_108_/Q (DFFR_X1)       0.10       0.10 r
  out[108] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[109] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_109_/Q (DFFR_X1)       0.10       0.10 r
  out[109] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[110] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_110_/Q (DFFR_X1)       0.10       0.10 r
  out[110] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[111] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_111_/Q (DFFR_X1)       0.10       0.10 r
  out[111] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[112] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_112_/Q (DFFR_X1)       0.10       0.10 r
  out[112] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[113] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_113_/Q (DFFR_X1)       0.10       0.10 r
  out[113] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[114] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_114_/Q (DFFR_X1)       0.10       0.10 r
  out[114] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[115] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_115_/Q (DFFR_X1)       0.10       0.10 r
  out[115] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[116] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_116_/Q (DFFR_X1)       0.10       0.10 r
  out[116] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[117] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_117_/Q (DFFR_X1)       0.10       0.10 r
  out[117] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[118] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_118_/Q (DFFR_X1)       0.10       0.10 r
  out[118] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[119] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_119_/Q (DFFR_X1)       0.10       0.10 r
  out[119] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[120] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_120_/Q (DFFR_X1)       0.10       0.10 r
  out[120] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[121] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_121_/Q (DFFR_X1)       0.10       0.10 r
  out[121] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[122] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_122_/Q (DFFR_X1)       0.10       0.10 r
  out[122] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[123] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_123_/Q (DFFR_X1)       0.10       0.10 r
  out[123] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[124] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_124_/Q (DFFR_X1)       0.10       0.10 r
  out[124] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[125] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_125_/Q (DFFR_X1)       0.10       0.10 r
  out[125] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[126] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_126_/Q (DFFR_X1)       0.10       0.10 r
  out[126] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[127] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_127_/Q (DFFR_X1)       0.10       0.10 r
  out[127] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[128] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_128_/Q (DFFR_X1)       0.10       0.10 r
  out[128] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[129] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_129_/Q (DFFR_X1)       0.10       0.10 r
  out[129] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[130] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_130_/Q (DFFR_X1)       0.10       0.10 r
  out[130] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[131] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_131_/Q (DFFR_X1)       0.10       0.10 r
  out[131] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[132] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_132_/Q (DFFR_X1)       0.10       0.10 r
  out[132] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[133] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_133_/Q (DFFR_X1)       0.10       0.10 r
  out[133] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[134] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_134_/Q (DFFR_X1)       0.10       0.10 r
  out[134] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[135] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_135_/Q (DFFR_X1)       0.10       0.10 r
  out[135] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[136] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_136_/Q (DFFR_X1)       0.10       0.10 r
  out[136] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[137] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_137_/Q (DFFR_X1)       0.10       0.10 r
  out[137] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[138] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_138_/Q (DFFR_X1)       0.10       0.10 r
  out[138] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[139] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_139_/Q (DFFR_X1)       0.10       0.10 r
  out[139] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[140] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_140_/Q (DFFR_X1)       0.10       0.10 r
  out[140] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[141] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_141_/Q (DFFR_X1)       0.10       0.10 r
  out[141] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[142] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_142_/Q (DFFR_X1)       0.10       0.10 r
  out[142] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[143] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_143_/Q (DFFR_X1)       0.10       0.10 r
  out[143] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[144] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_144_/Q (DFFR_X1)       0.10       0.10 r
  out[144] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[145] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_145_/Q (DFFR_X1)       0.10       0.10 r
  out[145] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[146] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_146_/Q (DFFR_X1)       0.10       0.10 r
  out[146] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[147] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_147_/Q (DFFR_X1)       0.10       0.10 r
  out[147] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[148] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_148_/Q (DFFR_X1)       0.10       0.10 r
  out[148] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[149] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_149_/Q (DFFR_X1)       0.10       0.10 r
  out[149] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[150] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_150_/Q (DFFR_X1)       0.10       0.10 r
  out[150] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[151] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_151_/Q (DFFR_X1)       0.10       0.10 r
  out[151] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[152] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_152_/Q (DFFR_X1)       0.10       0.10 r
  out[152] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[153] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_153_/Q (DFFR_X1)       0.10       0.10 r
  out[153] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[154] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_154_/Q (DFFR_X1)       0.10       0.10 r
  out[154] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[155] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_155_/Q (DFFR_X1)       0.10       0.10 r
  out[155] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[156] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_156_/Q (DFFR_X1)       0.10       0.10 r
  out[156] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[157] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_157_/Q (DFFR_X1)       0.10       0.10 r
  out[157] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[158] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_158_/Q (DFFR_X1)       0.10       0.10 r
  out[158] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[159] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_159_/Q (DFFR_X1)       0.10       0.10 r
  out[159] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[160] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_160_/Q (DFFR_X1)       0.10       0.10 r
  out[160] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[161] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_161_/Q (DFFR_X1)       0.10       0.10 r
  out[161] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[162] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_162_/Q (DFFR_X1)       0.10       0.10 r
  out[162] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[163] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_163_/Q (DFFR_X1)       0.10       0.10 r
  out[163] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[164] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_164_/Q (DFFR_X1)       0.10       0.10 r
  out[164] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[165] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_165_/Q (DFFR_X1)       0.10       0.10 r
  out[165] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[166] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_166_/Q (DFFR_X1)       0.10       0.10 r
  out[166] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[167] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_167_/Q (DFFR_X1)       0.10       0.10 r
  out[167] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[168] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_168_/Q (DFFR_X1)       0.10       0.10 r
  out[168] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[169] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_169_/Q (DFFR_X1)       0.10       0.10 r
  out[169] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[170] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_170_/Q (DFFR_X1)       0.10       0.10 r
  out[170] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[171] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_171_/Q (DFFR_X1)       0.10       0.10 r
  out[171] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[172] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_172_/Q (DFFR_X1)       0.10       0.10 r
  out[172] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[173] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_173_/Q (DFFR_X1)       0.10       0.10 r
  out[173] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[174] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_174_/Q (DFFR_X1)       0.10       0.10 r
  out[174] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[175] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_175_/Q (DFFR_X1)       0.10       0.10 r
  out[175] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[176] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_176_/Q (DFFR_X1)       0.10       0.10 r
  out[176] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[177] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_177_/Q (DFFR_X1)       0.10       0.10 r
  out[177] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[178] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_178_/Q (DFFR_X1)       0.10       0.10 r
  out[178] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_179_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[179] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_179_/Q (DFFR_X1)       0.10       0.10 r
  out[179] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_180_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[180] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_180_/Q (DFFR_X1)       0.10       0.10 r
  out[180] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_181_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[181] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_181_/Q (DFFR_X1)       0.10       0.10 r
  out[181] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_182_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[182] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_182_/Q (DFFR_X1)       0.10       0.10 r
  out[182] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_183_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[183] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_183_/Q (DFFR_X1)       0.10       0.10 r
  out[183] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_184_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[184] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_184_/Q (DFFR_X1)       0.10       0.10 r
  out[184] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_185_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[185] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_185_/Q (DFFR_X1)       0.10       0.10 r
  out[185] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_186_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[186] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_186_/Q (DFFR_X1)       0.10       0.10 r
  out[186] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_187_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[187] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_187_/Q (DFFR_X1)       0.10       0.10 r
  out[187] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_188_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[188] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_188_/Q (DFFR_X1)       0.10       0.10 r
  out[188] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_189_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[189] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_189_/Q (DFFR_X1)       0.10       0.10 r
  out[189] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_190_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[190] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_190_/Q (DFFR_X1)       0.10       0.10 r
  out[190] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_191_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[191] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_191_/Q (DFFR_X1)       0.10       0.10 r
  out[191] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_192_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[192] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_192_/Q (DFFR_X1)       0.10       0.10 r
  out[192] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_193_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[193] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_193_/Q (DFFR_X1)       0.10       0.10 r
  out[193] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_194_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[194] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_194_/Q (DFFR_X1)       0.10       0.10 r
  out[194] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_195_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[195] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_195_/Q (DFFR_X1)       0.10       0.10 r
  out[195] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_196_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[196] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_196_/Q (DFFR_X1)       0.10       0.10 r
  out[196] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_197_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[197] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_197_/Q (DFFR_X1)       0.10       0.10 r
  out[197] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_198_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[198] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_198_/Q (DFFR_X1)       0.10       0.10 r
  out[198] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_199_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[199] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_199_/Q (DFFR_X1)       0.10       0.10 r
  out[199] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_200_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[200] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_200_/Q (DFFR_X1)       0.10       0.10 r
  out[200] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_201_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[201] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_201_/Q (DFFR_X1)       0.10       0.10 r
  out[201] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_202_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[202] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_202_/Q (DFFR_X1)       0.10       0.10 r
  out[202] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_203_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[203] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_203_/Q (DFFR_X1)       0.10       0.10 r
  out[203] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_204_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[204] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_204_/Q (DFFR_X1)       0.10       0.10 r
  out[204] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_205_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[205] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_205_/Q (DFFR_X1)       0.10       0.10 r
  out[205] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_206_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[206] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_206_/Q (DFFR_X1)       0.10       0.10 r
  out[206] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_207_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[207] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_207_/Q (DFFR_X1)       0.10       0.10 r
  out[207] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_208_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[208] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_208_/Q (DFFR_X1)       0.10       0.10 r
  out[208] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_209_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[209] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_209_/Q (DFFR_X1)       0.10       0.10 r
  out[209] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_210_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[210] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_210_/Q (DFFR_X1)       0.10       0.10 r
  out[210] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_211_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[211] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_211_/Q (DFFR_X1)       0.10       0.10 r
  out[211] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_212_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[212] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_212_/Q (DFFR_X1)       0.10       0.10 r
  out[212] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_213_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[213] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_213_/Q (DFFR_X1)       0.10       0.10 r
  out[213] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_214_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[214] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_214_/Q (DFFR_X1)       0.10       0.10 r
  out[214] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_215_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[215] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_215_/Q (DFFR_X1)       0.10       0.10 r
  out[215] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_216_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[216] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_216_/Q (DFFR_X1)       0.10       0.10 r
  out[216] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_217_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[217] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_217_/Q (DFFR_X1)       0.10       0.10 r
  out[217] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_218_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[218] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_218_/Q (DFFR_X1)       0.10       0.10 r
  out[218] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_219_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[219] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_219_/Q (DFFR_X1)       0.10       0.10 r
  out[219] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_220_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[220] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_220_/Q (DFFR_X1)       0.10       0.10 r
  out[220] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_221_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[221] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_221_/Q (DFFR_X1)       0.10       0.10 r
  out[221] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_222_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[222] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_222_/Q (DFFR_X1)       0.10       0.10 r
  out[222] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_223_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[223] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_223_/Q (DFFR_X1)       0.10       0.10 r
  out[223] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_224_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[224] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_224_/Q (DFFR_X1)       0.10       0.10 r
  out[224] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_225_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[225] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_225_/Q (DFFR_X1)       0.10       0.10 r
  out[225] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_226_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[226] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_226_/Q (DFFR_X1)       0.10       0.10 r
  out[226] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_227_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[227] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_227_/Q (DFFR_X1)       0.10       0.10 r
  out[227] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_228_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[228] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_228_/Q (DFFR_X1)       0.10       0.10 r
  out[228] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_229_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[229] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_229_/Q (DFFR_X1)       0.10       0.10 r
  out[229] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_230_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[230] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_230_/Q (DFFR_X1)       0.10       0.10 r
  out[230] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_231_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[231] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_231_/Q (DFFR_X1)       0.10       0.10 r
  out[231] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_232_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[232] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_232_/Q (DFFR_X1)       0.10       0.10 r
  out[232] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_233_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[233] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_233_/Q (DFFR_X1)       0.10       0.10 r
  out[233] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_234_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[234] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_234_/Q (DFFR_X1)       0.10       0.10 r
  out[234] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_235_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[235] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_235_/Q (DFFR_X1)       0.10       0.10 r
  out[235] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_236_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[236] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_236_/Q (DFFR_X1)       0.10       0.10 r
  out[236] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_237_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[237] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_237_/Q (DFFR_X1)       0.10       0.10 r
  out[237] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_238_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[238] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_238_/Q (DFFR_X1)       0.10       0.10 r
  out[238] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_239_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[239] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_239_/Q (DFFR_X1)       0.10       0.10 r
  out[239] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_240_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[240] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_240_/Q (DFFR_X1)       0.10       0.10 r
  out[240] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_241_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[241] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_241_/Q (DFFR_X1)       0.10       0.10 r
  out[241] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_242_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[242] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_242_/Q (DFFR_X1)       0.10       0.10 r
  out[242] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_243_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[243] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_243_/Q (DFFR_X1)       0.10       0.10 r
  out[243] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_244_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[244] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_244_/Q (DFFR_X1)       0.10       0.10 r
  out[244] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_245_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[245] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_245_/Q (DFFR_X1)       0.10       0.10 r
  out[245] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_246_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[246] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_246_/Q (DFFR_X1)       0.10       0.10 r
  out[246] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_247_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[247] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_247_/Q (DFFR_X1)       0.10       0.10 r
  out[247] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_248_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[248] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_248_/Q (DFFR_X1)       0.10       0.10 r
  out[248] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_249_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[249] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_249_/Q (DFFR_X1)       0.10       0.10 r
  out[249] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_250_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[250] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_250_/Q (DFFR_X1)       0.10       0.10 r
  out[250] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_251_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[251] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_251_/Q (DFFR_X1)       0.10       0.10 r
  out[251] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_252_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[252] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_252_/Q (DFFR_X1)       0.10       0.10 r
  out[252] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_253_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[253] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_253_/Q (DFFR_X1)       0.10       0.10 r
  out[253] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_254_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[254] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_254_/Q (DFFR_X1)       0.10       0.10 r
  out[254] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_255_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[255] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_255_/Q (DFFR_X1)       0.10       0.10 r
  out[255] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_256_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[256] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_256_/Q (DFFR_X1)       0.10       0.10 r
  out[256] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_257_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[257] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_257_/Q (DFFR_X1)       0.10       0.10 r
  out[257] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_258_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[258] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_258_/Q (DFFR_X1)       0.10       0.10 r
  out[258] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_259_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[259] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_259_/Q (DFFR_X1)       0.10       0.10 r
  out[259] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_260_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[260] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_260_/Q (DFFR_X1)       0.10       0.10 r
  out[260] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_261_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[261] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_261_/Q (DFFR_X1)       0.10       0.10 r
  out[261] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_262_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[262] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_262_/Q (DFFR_X1)       0.10       0.10 r
  out[262] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_263_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[263] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_263_/Q (DFFR_X1)       0.10       0.10 r
  out[263] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_264_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[264] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_264_/Q (DFFR_X1)       0.10       0.10 r
  out[264] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_265_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[265] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_265_/Q (DFFR_X1)       0.10       0.10 r
  out[265] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_266_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[266] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_266_/Q (DFFR_X1)       0.10       0.10 r
  out[266] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_267_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[267] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_267_/Q (DFFR_X1)       0.10       0.10 r
  out[267] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_268_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[268] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_268_/Q (DFFR_X1)       0.10       0.10 r
  out[268] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_269_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[269] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_269_/Q (DFFR_X1)       0.10       0.10 r
  out[269] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_270_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[270] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_270_/Q (DFFR_X1)       0.10       0.10 r
  out[270] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_271_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[271] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_271_/Q (DFFR_X1)       0.10       0.10 r
  out[271] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_272_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[272] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_272_/Q (DFFR_X1)       0.10       0.10 r
  out[272] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_273_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[273] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_273_/Q (DFFR_X1)       0.10       0.10 r
  out[273] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_274_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[274] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_274_/Q (DFFR_X1)       0.10       0.10 r
  out[274] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_275_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[275] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_275_/Q (DFFR_X1)       0.10       0.10 r
  out[275] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_276_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[276] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_276_/Q (DFFR_X1)       0.10       0.10 r
  out[276] (out)                           0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: ID_EX_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_9_/Q (DFFR_X1)         0.10       0.10 r
  out[9] (out)                             0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  output external delay                    0.00       1.25
  data required time                                  1.25
  -----------------------------------------------------------
  data required time                                  1.25
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: ID_EX_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_9_/Q (DFFR_X1)         0.17       0.17 f
  U2/ZN (AOI22_X1)                         0.09       0.26 r
  U1/ZN (INV_X1)                           0.03       0.29 f
  ID_EX_REG_out_reg_9_/D (DFFR_X1)         0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ID_EX_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_0_/Q (DFFR_X1)         0.18       0.18 f
  U554/ZN (AOI22_X1)                       0.08       0.25 r
  U553/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_0_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_5_/Q (DFFR_X1)         0.18       0.18 f
  U90/ZN (AOI22_X1)                        0.08       0.25 r
  U89/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_5_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_6_/Q (DFFR_X1)         0.18       0.18 f
  U68/ZN (AOI22_X1)                        0.08       0.25 r
  U67/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_6_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_7_/Q (DFFR_X1)         0.18       0.18 f
  U46/ZN (AOI22_X1)                        0.08       0.25 r
  U45/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_7_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_11_/Q (DFFR_X1)        0.18       0.18 f
  U510/ZN (AOI22_X1)                       0.08       0.25 r
  U509/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_11_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_12_/Q (DFFR_X1)        0.18       0.18 f
  U488/ZN (AOI22_X1)                       0.08       0.25 r
  U487/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_12_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_13_/Q (DFFR_X1)        0.18       0.18 f
  U466/ZN (AOI22_X1)                       0.08       0.25 r
  U465/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_13_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_14_/Q (DFFR_X1)        0.18       0.18 f
  U444/ZN (AOI22_X1)                       0.08       0.25 r
  U443/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_14_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_57_/Q (DFFR_X1)        0.18       0.18 f
  U96/ZN (AOI22_X1)                        0.08       0.25 r
  U95/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_57_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_58_/Q (DFFR_X1)        0.18       0.18 f
  U94/ZN (AOI22_X1)                        0.08       0.25 r
  U93/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_58_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_59_/Q (DFFR_X1)        0.18       0.18 f
  U92/ZN (AOI22_X1)                        0.08       0.25 r
  U91/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_59_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_60_/Q (DFFR_X1)        0.18       0.18 f
  U88/ZN (AOI22_X1)                        0.08       0.25 r
  U87/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_60_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_61_/Q (DFFR_X1)        0.18       0.18 f
  U86/ZN (AOI22_X1)                        0.08       0.25 r
  U85/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_61_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_62_/Q (DFFR_X1)        0.18       0.18 f
  U84/ZN (AOI22_X1)                        0.08       0.25 r
  U83/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_62_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_63_/Q (DFFR_X1)        0.18       0.18 f
  U82/ZN (AOI22_X1)                        0.08       0.25 r
  U81/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_63_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_64_/Q (DFFR_X1)        0.18       0.18 f
  U80/ZN (AOI22_X1)                        0.08       0.25 r
  U79/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_64_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_65_/Q (DFFR_X1)        0.18       0.18 f
  U78/ZN (AOI22_X1)                        0.08       0.25 r
  U77/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_65_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_66_/Q (DFFR_X1)        0.18       0.18 f
  U76/ZN (AOI22_X1)                        0.08       0.25 r
  U75/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_66_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_67_/Q (DFFR_X1)        0.18       0.18 f
  U74/ZN (AOI22_X1)                        0.08       0.25 r
  U73/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_67_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_68_/Q (DFFR_X1)        0.18       0.18 f
  U72/ZN (AOI22_X1)                        0.08       0.25 r
  U71/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_68_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_69_/Q (DFFR_X1)        0.18       0.18 f
  U70/ZN (AOI22_X1)                        0.08       0.25 r
  U69/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_69_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_70_/Q (DFFR_X1)        0.18       0.18 f
  U66/ZN (AOI22_X1)                        0.08       0.25 r
  U65/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_70_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_71_/Q (DFFR_X1)        0.18       0.18 f
  U64/ZN (AOI22_X1)                        0.08       0.25 r
  U63/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_71_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_72_/Q (DFFR_X1)        0.18       0.18 f
  U62/ZN (AOI22_X1)                        0.08       0.25 r
  U61/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_72_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_73_/Q (DFFR_X1)        0.18       0.18 f
  U60/ZN (AOI22_X1)                        0.08       0.25 r
  U59/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_73_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_74_/Q (DFFR_X1)        0.18       0.18 f
  U58/ZN (AOI22_X1)                        0.08       0.25 r
  U57/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_74_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_75_/Q (DFFR_X1)        0.18       0.18 f
  U56/ZN (AOI22_X1)                        0.08       0.25 r
  U55/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_75_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_76_/Q (DFFR_X1)        0.18       0.18 f
  U54/ZN (AOI22_X1)                        0.08       0.25 r
  U53/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_76_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_77_/Q (DFFR_X1)        0.18       0.18 f
  U52/ZN (AOI22_X1)                        0.08       0.25 r
  U51/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_77_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_78_/Q (DFFR_X1)        0.18       0.18 f
  U50/ZN (AOI22_X1)                        0.08       0.25 r
  U49/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_78_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_79_/Q (DFFR_X1)        0.18       0.18 f
  U48/ZN (AOI22_X1)                        0.08       0.25 r
  U47/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_79_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_80_/Q (DFFR_X1)        0.18       0.18 f
  U44/ZN (AOI22_X1)                        0.08       0.25 r
  U43/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_80_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_81_/Q (DFFR_X1)        0.18       0.18 f
  U42/ZN (AOI22_X1)                        0.08       0.25 r
  U41/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_81_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_82_/Q (DFFR_X1)        0.18       0.18 f
  U40/ZN (AOI22_X1)                        0.08       0.25 r
  U39/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_82_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_83_/Q (DFFR_X1)        0.18       0.18 f
  U38/ZN (AOI22_X1)                        0.08       0.25 r
  U37/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_83_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_84_/Q (DFFR_X1)        0.18       0.18 f
  U36/ZN (AOI22_X1)                        0.08       0.25 r
  U35/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_84_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_85_/Q (DFFR_X1)        0.18       0.18 f
  U34/ZN (AOI22_X1)                        0.08       0.25 r
  U33/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_85_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_86_/Q (DFFR_X1)        0.18       0.18 f
  U32/ZN (AOI22_X1)                        0.08       0.25 r
  U31/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_86_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_87_/Q (DFFR_X1)        0.18       0.18 f
  U30/ZN (AOI22_X1)                        0.08       0.25 r
  U29/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_87_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_88_/Q (DFFR_X1)        0.18       0.18 f
  U28/ZN (AOI22_X1)                        0.08       0.25 r
  U27/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_88_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_89_/Q (DFFR_X1)        0.18       0.18 f
  U26/ZN (AOI22_X1)                        0.08       0.25 r
  U25/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_89_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_100_/Q (DFFR_X1)       0.18       0.18 f
  U552/ZN (AOI22_X1)                       0.08       0.25 r
  U551/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_100_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_101_/Q (DFFR_X1)       0.18       0.18 f
  U550/ZN (AOI22_X1)                       0.08       0.25 r
  U549/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_101_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_102_/Q (DFFR_X1)       0.18       0.18 f
  U548/ZN (AOI22_X1)                       0.08       0.25 r
  U547/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_102_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_111_/Q (DFFR_X1)       0.18       0.18 f
  U528/ZN (AOI22_X1)                       0.08       0.25 r
  U527/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_111_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_112_/Q (DFFR_X1)       0.18       0.18 f
  U526/ZN (AOI22_X1)                       0.08       0.25 r
  U525/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_112_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_113_/Q (DFFR_X1)       0.18       0.18 f
  U524/ZN (AOI22_X1)                       0.08       0.25 r
  U523/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_113_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_114_/Q (DFFR_X1)       0.18       0.18 f
  U522/ZN (AOI22_X1)                       0.08       0.25 r
  U521/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_114_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_115_/Q (DFFR_X1)       0.18       0.18 f
  U520/ZN (AOI22_X1)                       0.08       0.25 r
  U519/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_115_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_116_/Q (DFFR_X1)       0.18       0.18 f
  U518/ZN (AOI22_X1)                       0.08       0.25 r
  U517/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_116_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_117_/Q (DFFR_X1)       0.18       0.18 f
  U516/ZN (AOI22_X1)                       0.08       0.25 r
  U515/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_117_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_118_/Q (DFFR_X1)       0.18       0.18 f
  U514/ZN (AOI22_X1)                       0.08       0.25 r
  U513/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_118_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_119_/Q (DFFR_X1)       0.18       0.18 f
  U512/ZN (AOI22_X1)                       0.08       0.25 r
  U511/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_119_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_120_/Q (DFFR_X1)       0.18       0.18 f
  U508/ZN (AOI22_X1)                       0.08       0.25 r
  U507/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_120_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_121_/Q (DFFR_X1)       0.18       0.18 f
  U506/ZN (AOI22_X1)                       0.08       0.25 r
  U505/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_121_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_122_/Q (DFFR_X1)       0.18       0.18 f
  U504/ZN (AOI22_X1)                       0.08       0.25 r
  U503/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_122_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_123_/Q (DFFR_X1)       0.18       0.18 f
  U502/ZN (AOI22_X1)                       0.08       0.25 r
  U501/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_123_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_124_/Q (DFFR_X1)       0.18       0.18 f
  U500/ZN (AOI22_X1)                       0.08       0.25 r
  U499/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_124_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_125_/Q (DFFR_X1)       0.18       0.18 f
  U498/ZN (AOI22_X1)                       0.08       0.25 r
  U497/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_125_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_126_/Q (DFFR_X1)       0.18       0.18 f
  U496/ZN (AOI22_X1)                       0.08       0.25 r
  U495/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_126_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_127_/Q (DFFR_X1)       0.18       0.18 f
  U494/ZN (AOI22_X1)                       0.08       0.25 r
  U493/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_127_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_128_/Q (DFFR_X1)       0.18       0.18 f
  U492/ZN (AOI22_X1)                       0.08       0.25 r
  U491/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_128_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_129_/Q (DFFR_X1)       0.18       0.18 f
  U490/ZN (AOI22_X1)                       0.08       0.25 r
  U489/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_129_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_130_/Q (DFFR_X1)       0.18       0.18 f
  U486/ZN (AOI22_X1)                       0.08       0.25 r
  U485/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_130_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_131_/Q (DFFR_X1)       0.18       0.18 f
  U484/ZN (AOI22_X1)                       0.08       0.25 r
  U483/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_131_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_132_/Q (DFFR_X1)       0.18       0.18 f
  U482/ZN (AOI22_X1)                       0.08       0.25 r
  U481/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_132_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_133_/Q (DFFR_X1)       0.18       0.18 f
  U480/ZN (AOI22_X1)                       0.08       0.25 r
  U479/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_133_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_134_/Q (DFFR_X1)       0.18       0.18 f
  U478/ZN (AOI22_X1)                       0.08       0.25 r
  U477/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_134_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_135_/Q (DFFR_X1)       0.18       0.18 f
  U476/ZN (AOI22_X1)                       0.08       0.25 r
  U475/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_135_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_136_/Q (DFFR_X1)       0.18       0.18 f
  U474/ZN (AOI22_X1)                       0.08       0.25 r
  U473/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_136_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_137_/Q (DFFR_X1)       0.18       0.18 f
  U472/ZN (AOI22_X1)                       0.08       0.25 r
  U471/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_137_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_138_/Q (DFFR_X1)       0.18       0.18 f
  U470/ZN (AOI22_X1)                       0.08       0.25 r
  U469/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_138_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_139_/Q (DFFR_X1)       0.18       0.18 f
  U468/ZN (AOI22_X1)                       0.08       0.25 r
  U467/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_139_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_140_/Q (DFFR_X1)       0.18       0.18 f
  U464/ZN (AOI22_X1)                       0.08       0.25 r
  U463/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_140_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_141_/Q (DFFR_X1)       0.18       0.18 f
  U462/ZN (AOI22_X1)                       0.08       0.25 r
  U461/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_141_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_142_/Q (DFFR_X1)       0.18       0.18 f
  U460/ZN (AOI22_X1)                       0.08       0.25 r
  U459/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_142_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_143_/Q (DFFR_X1)       0.18       0.18 f
  U458/ZN (AOI22_X1)                       0.08       0.25 r
  U457/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_143_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_144_/Q (DFFR_X1)       0.18       0.18 f
  U456/ZN (AOI22_X1)                       0.08       0.25 r
  U455/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_144_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_145_/Q (DFFR_X1)       0.18       0.18 f
  U454/ZN (AOI22_X1)                       0.08       0.25 r
  U453/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_145_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_146_/Q (DFFR_X1)       0.18       0.18 f
  U452/ZN (AOI22_X1)                       0.08       0.25 r
  U451/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_146_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_147_/Q (DFFR_X1)       0.18       0.18 f
  U450/ZN (AOI22_X1)                       0.08       0.25 r
  U449/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_147_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_148_/Q (DFFR_X1)       0.18       0.18 f
  U448/ZN (AOI22_X1)                       0.08       0.25 r
  U447/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_148_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_149_/Q (DFFR_X1)       0.18       0.18 f
  U446/ZN (AOI22_X1)                       0.08       0.25 r
  U445/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_149_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_150_/Q (DFFR_X1)       0.18       0.18 f
  U442/ZN (AOI22_X1)                       0.08       0.25 r
  U441/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_150_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_151_/Q (DFFR_X1)       0.18       0.18 f
  U440/ZN (AOI22_X1)                       0.08       0.25 r
  U439/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_151_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_152_/Q (DFFR_X1)       0.18       0.18 f
  U438/ZN (AOI22_X1)                       0.08       0.25 r
  U437/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_152_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_153_/Q (DFFR_X1)       0.18       0.18 f
  U436/ZN (AOI22_X1)                       0.08       0.25 r
  U435/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_153_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_154_/Q (DFFR_X1)       0.18       0.18 f
  U434/ZN (AOI22_X1)                       0.08       0.25 r
  U433/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_154_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_1_/Q (DFFR_X1)         0.18       0.18 f
  U332/ZN (AOI22_X1)                       0.08       0.25 r
  U331/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_1_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_10_/Q (DFFR_X1)        0.18       0.18 f
  U532/ZN (AOI22_X1)                       0.08       0.25 r
  U531/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_10_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_15_/Q (DFFR_X1)        0.18       0.18 f
  U422/ZN (AOI22_X1)                       0.08       0.25 r
  U421/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_15_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_16_/Q (DFFR_X1)        0.18       0.18 f
  U400/ZN (AOI22_X1)                       0.08       0.25 r
  U399/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_16_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_17_/Q (DFFR_X1)        0.18       0.18 f
  U378/ZN (AOI22_X1)                       0.08       0.25 r
  U377/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_17_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_18_/Q (DFFR_X1)        0.18       0.18 f
  U356/ZN (AOI22_X1)                       0.08       0.25 r
  U355/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_18_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_19_/Q (DFFR_X1)        0.18       0.18 f
  U334/ZN (AOI22_X1)                       0.08       0.25 r
  U333/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_19_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_20_/Q (DFFR_X1)        0.18       0.18 f
  U310/ZN (AOI22_X1)                       0.08       0.25 r
  U309/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_20_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_21_/Q (DFFR_X1)        0.18       0.18 f
  U288/ZN (AOI22_X1)                       0.08       0.25 r
  U287/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_21_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_22_/Q (DFFR_X1)        0.18       0.18 f
  U266/ZN (AOI22_X1)                       0.08       0.25 r
  U265/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_22_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_23_/Q (DFFR_X1)        0.18       0.18 f
  U244/ZN (AOI22_X1)                       0.08       0.25 r
  U243/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_23_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_24_/Q (DFFR_X1)        0.18       0.18 f
  U222/ZN (AOI22_X1)                       0.08       0.25 r
  U221/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_24_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_103_/Q (DFFR_X1)       0.18       0.18 f
  U546/ZN (AOI22_X1)                       0.08       0.25 r
  U545/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_103_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_104_/Q (DFFR_X1)       0.18       0.18 f
  U544/ZN (AOI22_X1)                       0.08       0.25 r
  U543/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_104_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_105_/Q (DFFR_X1)       0.18       0.18 f
  U542/ZN (AOI22_X1)                       0.08       0.25 r
  U541/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_105_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_106_/Q (DFFR_X1)       0.18       0.18 f
  U540/ZN (AOI22_X1)                       0.08       0.25 r
  U539/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_106_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_107_/Q (DFFR_X1)       0.18       0.18 f
  U538/ZN (AOI22_X1)                       0.08       0.25 r
  U537/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_107_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_108_/Q (DFFR_X1)       0.18       0.18 f
  U536/ZN (AOI22_X1)                       0.08       0.25 r
  U535/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_108_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_109_/Q (DFFR_X1)       0.18       0.18 f
  U534/ZN (AOI22_X1)                       0.08       0.25 r
  U533/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_109_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_110_/Q (DFFR_X1)       0.18       0.18 f
  U530/ZN (AOI22_X1)                       0.08       0.25 r
  U529/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_110_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_155_/Q (DFFR_X1)       0.18       0.18 f
  U432/ZN (AOI22_X1)                       0.08       0.25 r
  U431/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_155_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_156_/Q (DFFR_X1)       0.18       0.18 f
  U430/ZN (AOI22_X1)                       0.08       0.25 r
  U429/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_156_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_157_/Q (DFFR_X1)       0.18       0.18 f
  U428/ZN (AOI22_X1)                       0.08       0.25 r
  U427/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_157_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_158_/Q (DFFR_X1)       0.18       0.18 f
  U426/ZN (AOI22_X1)                       0.08       0.25 r
  U425/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_158_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_159_/Q (DFFR_X1)       0.18       0.18 f
  U424/ZN (AOI22_X1)                       0.08       0.25 r
  U423/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_159_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_160_/Q (DFFR_X1)       0.18       0.18 f
  U420/ZN (AOI22_X1)                       0.08       0.25 r
  U419/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_160_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_161_/Q (DFFR_X1)       0.18       0.18 f
  U418/ZN (AOI22_X1)                       0.08       0.25 r
  U417/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_161_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_162_/Q (DFFR_X1)       0.18       0.18 f
  U416/ZN (AOI22_X1)                       0.08       0.25 r
  U415/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_162_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_163_/Q (DFFR_X1)       0.18       0.18 f
  U414/ZN (AOI22_X1)                       0.08       0.25 r
  U413/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_163_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_164_/Q (DFFR_X1)       0.18       0.18 f
  U412/ZN (AOI22_X1)                       0.08       0.25 r
  U411/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_164_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_165_/Q (DFFR_X1)       0.18       0.18 f
  U410/ZN (AOI22_X1)                       0.08       0.25 r
  U409/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_165_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_166_/Q (DFFR_X1)       0.18       0.18 f
  U408/ZN (AOI22_X1)                       0.08       0.25 r
  U407/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_166_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_167_/Q (DFFR_X1)       0.18       0.18 f
  U406/ZN (AOI22_X1)                       0.08       0.25 r
  U405/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_167_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_168_/Q (DFFR_X1)       0.18       0.18 f
  U404/ZN (AOI22_X1)                       0.08       0.25 r
  U403/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_168_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_169_/Q (DFFR_X1)       0.18       0.18 f
  U402/ZN (AOI22_X1)                       0.08       0.25 r
  U401/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_169_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_170_/Q (DFFR_X1)       0.18       0.18 f
  U398/ZN (AOI22_X1)                       0.08       0.25 r
  U397/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_170_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_171_/Q (DFFR_X1)       0.18       0.18 f
  U396/ZN (AOI22_X1)                       0.08       0.25 r
  U395/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_171_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_172_/Q (DFFR_X1)       0.18       0.18 f
  U394/ZN (AOI22_X1)                       0.08       0.25 r
  U393/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_172_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_173_/Q (DFFR_X1)       0.18       0.18 f
  U392/ZN (AOI22_X1)                       0.08       0.25 r
  U391/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_173_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_174_/Q (DFFR_X1)       0.18       0.18 f
  U390/ZN (AOI22_X1)                       0.08       0.25 r
  U389/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_174_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_175_/Q (DFFR_X1)       0.18       0.18 f
  U388/ZN (AOI22_X1)                       0.08       0.25 r
  U387/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_175_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_176_/Q (DFFR_X1)       0.18       0.18 f
  U386/ZN (AOI22_X1)                       0.08       0.25 r
  U385/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_176_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_177_/Q (DFFR_X1)       0.18       0.18 f
  U384/ZN (AOI22_X1)                       0.08       0.25 r
  U383/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_177_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_178_/Q (DFFR_X1)       0.18       0.18 f
  U382/ZN (AOI22_X1)                       0.08       0.25 r
  U381/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_178_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_179_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_179_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_179_/Q (DFFR_X1)       0.18       0.18 f
  U380/ZN (AOI22_X1)                       0.08       0.25 r
  U379/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_179_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_180_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_180_/Q (DFFR_X1)       0.18       0.18 f
  U376/ZN (AOI22_X1)                       0.08       0.25 r
  U375/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_180_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_181_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_181_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_181_/Q (DFFR_X1)       0.18       0.18 f
  U374/ZN (AOI22_X1)                       0.08       0.25 r
  U373/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_181_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_182_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_182_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_182_/Q (DFFR_X1)       0.18       0.18 f
  U372/ZN (AOI22_X1)                       0.08       0.25 r
  U371/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_182_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_183_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_183_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_183_/Q (DFFR_X1)       0.18       0.18 f
  U370/ZN (AOI22_X1)                       0.08       0.25 r
  U369/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_183_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_184_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_184_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_184_/Q (DFFR_X1)       0.18       0.18 f
  U368/ZN (AOI22_X1)                       0.08       0.25 r
  U367/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_184_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_185_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_185_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_185_/Q (DFFR_X1)       0.18       0.18 f
  U366/ZN (AOI22_X1)                       0.08       0.25 r
  U365/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_185_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_186_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_186_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_186_/Q (DFFR_X1)       0.18       0.18 f
  U364/ZN (AOI22_X1)                       0.08       0.25 r
  U363/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_186_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_187_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_187_/Q (DFFR_X1)       0.18       0.18 f
  U362/ZN (AOI22_X1)                       0.08       0.25 r
  U361/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_187_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_188_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_188_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_188_/Q (DFFR_X1)       0.18       0.18 f
  U360/ZN (AOI22_X1)                       0.08       0.25 r
  U359/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_188_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_189_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_189_/Q (DFFR_X1)       0.18       0.18 f
  U358/ZN (AOI22_X1)                       0.08       0.25 r
  U357/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_189_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_190_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_190_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_190_/Q (DFFR_X1)       0.18       0.18 f
  U354/ZN (AOI22_X1)                       0.08       0.25 r
  U353/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_190_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_191_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_191_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_191_/Q (DFFR_X1)       0.18       0.18 f
  U352/ZN (AOI22_X1)                       0.08       0.25 r
  U351/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_191_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_192_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_192_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_192_/Q (DFFR_X1)       0.18       0.18 f
  U350/ZN (AOI22_X1)                       0.08       0.25 r
  U349/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_192_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_193_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_193_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_193_/Q (DFFR_X1)       0.18       0.18 f
  U348/ZN (AOI22_X1)                       0.08       0.25 r
  U347/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_193_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_194_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_194_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_194_/Q (DFFR_X1)       0.18       0.18 f
  U346/ZN (AOI22_X1)                       0.08       0.25 r
  U345/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_194_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_195_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_195_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_195_/Q (DFFR_X1)       0.18       0.18 f
  U344/ZN (AOI22_X1)                       0.08       0.25 r
  U343/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_195_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_196_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_196_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_196_/Q (DFFR_X1)       0.18       0.18 f
  U342/ZN (AOI22_X1)                       0.08       0.25 r
  U341/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_196_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_197_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_197_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_197_/Q (DFFR_X1)       0.18       0.18 f
  U340/ZN (AOI22_X1)                       0.08       0.25 r
  U339/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_197_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_198_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_198_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_198_/Q (DFFR_X1)       0.18       0.18 f
  U338/ZN (AOI22_X1)                       0.08       0.25 r
  U337/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_198_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_199_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_199_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_199_/Q (DFFR_X1)       0.18       0.18 f
  U336/ZN (AOI22_X1)                       0.08       0.25 r
  U335/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_199_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_200_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_200_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_200_/Q (DFFR_X1)       0.18       0.18 f
  U330/ZN (AOI22_X1)                       0.08       0.25 r
  U329/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_200_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_201_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_201_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_201_/Q (DFFR_X1)       0.18       0.18 f
  U328/ZN (AOI22_X1)                       0.08       0.25 r
  U327/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_201_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_202_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_202_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_202_/Q (DFFR_X1)       0.18       0.18 f
  U326/ZN (AOI22_X1)                       0.08       0.25 r
  U325/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_202_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_203_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_203_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_203_/Q (DFFR_X1)       0.18       0.18 f
  U324/ZN (AOI22_X1)                       0.08       0.25 r
  U323/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_203_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_204_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_204_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_204_/Q (DFFR_X1)       0.18       0.18 f
  U322/ZN (AOI22_X1)                       0.08       0.25 r
  U321/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_204_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_205_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_205_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_205_/Q (DFFR_X1)       0.18       0.18 f
  U320/ZN (AOI22_X1)                       0.08       0.25 r
  U319/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_205_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_206_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_206_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_206_/Q (DFFR_X1)       0.18       0.18 f
  U318/ZN (AOI22_X1)                       0.08       0.25 r
  U317/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_206_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_207_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_207_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_207_/Q (DFFR_X1)       0.18       0.18 f
  U316/ZN (AOI22_X1)                       0.08       0.25 r
  U315/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_207_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_208_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_208_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_208_/Q (DFFR_X1)       0.18       0.18 f
  U314/ZN (AOI22_X1)                       0.08       0.25 r
  U313/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_208_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_209_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_209_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_209_/Q (DFFR_X1)       0.18       0.18 f
  U312/ZN (AOI22_X1)                       0.08       0.25 r
  U311/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_209_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_210_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_210_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_210_/Q (DFFR_X1)       0.18       0.18 f
  U308/ZN (AOI22_X1)                       0.08       0.25 r
  U307/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_210_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_211_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_211_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_211_/Q (DFFR_X1)       0.18       0.18 f
  U306/ZN (AOI22_X1)                       0.08       0.25 r
  U305/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_211_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_212_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_212_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_212_/Q (DFFR_X1)       0.18       0.18 f
  U304/ZN (AOI22_X1)                       0.08       0.25 r
  U303/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_212_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_213_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_213_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_213_/Q (DFFR_X1)       0.18       0.18 f
  U302/ZN (AOI22_X1)                       0.08       0.25 r
  U301/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_213_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_214_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_214_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_214_/Q (DFFR_X1)       0.18       0.18 f
  U300/ZN (AOI22_X1)                       0.08       0.25 r
  U299/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_214_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_215_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_215_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_215_/Q (DFFR_X1)       0.18       0.18 f
  U298/ZN (AOI22_X1)                       0.08       0.25 r
  U297/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_215_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_216_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_216_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_216_/Q (DFFR_X1)       0.18       0.18 f
  U296/ZN (AOI22_X1)                       0.08       0.25 r
  U295/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_216_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_217_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_217_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_217_/Q (DFFR_X1)       0.18       0.18 f
  U294/ZN (AOI22_X1)                       0.08       0.25 r
  U293/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_217_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_218_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_218_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_218_/Q (DFFR_X1)       0.18       0.18 f
  U292/ZN (AOI22_X1)                       0.08       0.25 r
  U291/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_218_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_219_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_219_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_219_/Q (DFFR_X1)       0.18       0.18 f
  U290/ZN (AOI22_X1)                       0.08       0.25 r
  U289/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_219_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_220_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_220_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_220_/Q (DFFR_X1)       0.18       0.18 f
  U286/ZN (AOI22_X1)                       0.08       0.25 r
  U285/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_220_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_221_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_221_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_221_/Q (DFFR_X1)       0.18       0.18 f
  U284/ZN (AOI22_X1)                       0.08       0.25 r
  U283/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_221_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_222_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_222_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_222_/Q (DFFR_X1)       0.18       0.18 f
  U282/ZN (AOI22_X1)                       0.08       0.25 r
  U281/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_222_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_223_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_223_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_223_/Q (DFFR_X1)       0.18       0.18 f
  U280/ZN (AOI22_X1)                       0.08       0.25 r
  U279/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_223_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_224_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_224_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_224_/Q (DFFR_X1)       0.18       0.18 f
  U278/ZN (AOI22_X1)                       0.08       0.25 r
  U277/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_224_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_225_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_225_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_225_/Q (DFFR_X1)       0.18       0.18 f
  U276/ZN (AOI22_X1)                       0.08       0.25 r
  U275/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_225_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_226_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_226_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_226_/Q (DFFR_X1)       0.18       0.18 f
  U274/ZN (AOI22_X1)                       0.08       0.25 r
  U273/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_226_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_227_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_227_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_227_/Q (DFFR_X1)       0.18       0.18 f
  U272/ZN (AOI22_X1)                       0.08       0.25 r
  U271/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_227_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_228_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_228_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_228_/Q (DFFR_X1)       0.18       0.18 f
  U270/ZN (AOI22_X1)                       0.08       0.25 r
  U269/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_228_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_229_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_229_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_229_/Q (DFFR_X1)       0.18       0.18 f
  U268/ZN (AOI22_X1)                       0.08       0.25 r
  U267/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_229_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_230_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_230_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_230_/Q (DFFR_X1)       0.18       0.18 f
  U264/ZN (AOI22_X1)                       0.08       0.25 r
  U263/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_230_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_231_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_231_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_231_/Q (DFFR_X1)       0.18       0.18 f
  U262/ZN (AOI22_X1)                       0.08       0.25 r
  U261/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_231_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_232_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_232_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_232_/Q (DFFR_X1)       0.18       0.18 f
  U260/ZN (AOI22_X1)                       0.08       0.25 r
  U259/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_232_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_233_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_233_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_233_/Q (DFFR_X1)       0.18       0.18 f
  U258/ZN (AOI22_X1)                       0.08       0.25 r
  U257/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_233_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_234_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_234_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_234_/Q (DFFR_X1)       0.18       0.18 f
  U256/ZN (AOI22_X1)                       0.08       0.25 r
  U255/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_234_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_235_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_235_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_235_/Q (DFFR_X1)       0.18       0.18 f
  U254/ZN (AOI22_X1)                       0.08       0.25 r
  U253/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_235_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_236_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_236_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_236_/Q (DFFR_X1)       0.18       0.18 f
  U252/ZN (AOI22_X1)                       0.08       0.25 r
  U251/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_236_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_237_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_237_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_237_/Q (DFFR_X1)       0.18       0.18 f
  U250/ZN (AOI22_X1)                       0.08       0.25 r
  U249/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_237_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_238_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_238_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_238_/Q (DFFR_X1)       0.18       0.18 f
  U248/ZN (AOI22_X1)                       0.08       0.25 r
  U247/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_238_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_239_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_239_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_239_/Q (DFFR_X1)       0.18       0.18 f
  U246/ZN (AOI22_X1)                       0.08       0.25 r
  U245/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_239_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_240_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_240_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_240_/Q (DFFR_X1)       0.18       0.18 f
  U242/ZN (AOI22_X1)                       0.08       0.25 r
  U241/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_240_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_241_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_241_/Q (DFFR_X1)       0.18       0.18 f
  U240/ZN (AOI22_X1)                       0.08       0.25 r
  U239/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_241_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_242_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_242_/Q (DFFR_X1)       0.18       0.18 f
  U238/ZN (AOI22_X1)                       0.08       0.25 r
  U237/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_242_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_243_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_243_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_243_/Q (DFFR_X1)       0.18       0.18 f
  U236/ZN (AOI22_X1)                       0.08       0.25 r
  U235/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_243_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_244_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_244_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_244_/Q (DFFR_X1)       0.18       0.18 f
  U234/ZN (AOI22_X1)                       0.08       0.25 r
  U233/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_244_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_245_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_245_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_245_/Q (DFFR_X1)       0.18       0.18 f
  U232/ZN (AOI22_X1)                       0.08       0.25 r
  U231/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_245_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_246_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_246_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_246_/Q (DFFR_X1)       0.18       0.18 f
  U230/ZN (AOI22_X1)                       0.08       0.25 r
  U229/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_246_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_247_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_247_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_247_/Q (DFFR_X1)       0.18       0.18 f
  U228/ZN (AOI22_X1)                       0.08       0.25 r
  U227/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_247_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_248_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_248_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_248_/Q (DFFR_X1)       0.18       0.18 f
  U226/ZN (AOI22_X1)                       0.08       0.25 r
  U225/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_248_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_249_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_249_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_249_/Q (DFFR_X1)       0.18       0.18 f
  U224/ZN (AOI22_X1)                       0.08       0.25 r
  U223/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_249_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_250_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_250_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_250_/Q (DFFR_X1)       0.18       0.18 f
  U220/ZN (AOI22_X1)                       0.08       0.25 r
  U219/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_250_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_251_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_251_/Q (DFFR_X1)       0.18       0.18 f
  U218/ZN (AOI22_X1)                       0.08       0.25 r
  U217/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_251_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_2_/Q (DFFR_X1)         0.18       0.18 f
  U156/ZN (AOI22_X1)                       0.08       0.25 r
  U155/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_2_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_3_/Q (DFFR_X1)         0.18       0.18 f
  U134/ZN (AOI22_X1)                       0.08       0.25 r
  U133/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_3_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_4_/Q (DFFR_X1)         0.18       0.18 f
  U112/ZN (AOI22_X1)                       0.08       0.25 r
  U111/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_4_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_8_/Q (DFFR_X1)         0.18       0.18 f
  U24/ZN (AOI22_X1)                        0.08       0.25 r
  U23/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_8_/D (DFFR_X1)         0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_25_/Q (DFFR_X1)        0.18       0.18 f
  U200/ZN (AOI22_X1)                       0.08       0.25 r
  U199/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_25_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_26_/Q (DFFR_X1)        0.18       0.18 f
  U178/ZN (AOI22_X1)                       0.08       0.25 r
  U177/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_26_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_27_/Q (DFFR_X1)        0.18       0.18 f
  U162/ZN (AOI22_X1)                       0.08       0.25 r
  U161/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_27_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_28_/Q (DFFR_X1)        0.18       0.18 f
  U160/ZN (AOI22_X1)                       0.08       0.25 r
  U159/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_28_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_29_/Q (DFFR_X1)        0.18       0.18 f
  U158/ZN (AOI22_X1)                       0.08       0.25 r
  U157/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_29_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_30_/Q (DFFR_X1)        0.18       0.18 f
  U154/ZN (AOI22_X1)                       0.08       0.25 r
  U153/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_30_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_31_/Q (DFFR_X1)        0.18       0.18 f
  U152/ZN (AOI22_X1)                       0.08       0.25 r
  U151/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_31_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_32_/Q (DFFR_X1)        0.18       0.18 f
  U150/ZN (AOI22_X1)                       0.08       0.25 r
  U149/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_32_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_33_/Q (DFFR_X1)        0.18       0.18 f
  U148/ZN (AOI22_X1)                       0.08       0.25 r
  U147/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_33_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_34_/Q (DFFR_X1)        0.18       0.18 f
  U146/ZN (AOI22_X1)                       0.08       0.25 r
  U145/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_34_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_35_/Q (DFFR_X1)        0.18       0.18 f
  U144/ZN (AOI22_X1)                       0.08       0.25 r
  U143/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_35_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_36_/Q (DFFR_X1)        0.18       0.18 f
  U142/ZN (AOI22_X1)                       0.08       0.25 r
  U141/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_36_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_37_/Q (DFFR_X1)        0.18       0.18 f
  U140/ZN (AOI22_X1)                       0.08       0.25 r
  U139/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_37_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_38_/Q (DFFR_X1)        0.18       0.18 f
  U138/ZN (AOI22_X1)                       0.08       0.25 r
  U137/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_38_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_39_/Q (DFFR_X1)        0.18       0.18 f
  U136/ZN (AOI22_X1)                       0.08       0.25 r
  U135/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_39_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_40_/Q (DFFR_X1)        0.18       0.18 f
  U132/ZN (AOI22_X1)                       0.08       0.25 r
  U131/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_40_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_41_/Q (DFFR_X1)        0.18       0.18 f
  U130/ZN (AOI22_X1)                       0.08       0.25 r
  U129/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_41_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_42_/Q (DFFR_X1)        0.18       0.18 f
  U128/ZN (AOI22_X1)                       0.08       0.25 r
  U127/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_42_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_43_/Q (DFFR_X1)        0.18       0.18 f
  U126/ZN (AOI22_X1)                       0.08       0.25 r
  U125/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_43_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_44_/Q (DFFR_X1)        0.18       0.18 f
  U124/ZN (AOI22_X1)                       0.08       0.25 r
  U123/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_44_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_45_/Q (DFFR_X1)        0.18       0.18 f
  U122/ZN (AOI22_X1)                       0.08       0.25 r
  U121/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_45_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_46_/Q (DFFR_X1)        0.18       0.18 f
  U120/ZN (AOI22_X1)                       0.08       0.25 r
  U119/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_46_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_47_/Q (DFFR_X1)        0.18       0.18 f
  U118/ZN (AOI22_X1)                       0.08       0.25 r
  U117/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_47_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_48_/Q (DFFR_X1)        0.18       0.18 f
  U116/ZN (AOI22_X1)                       0.08       0.25 r
  U115/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_48_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_49_/Q (DFFR_X1)        0.18       0.18 f
  U114/ZN (AOI22_X1)                       0.08       0.25 r
  U113/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_49_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_50_/Q (DFFR_X1)        0.18       0.18 f
  U110/ZN (AOI22_X1)                       0.08       0.25 r
  U109/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_50_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_51_/Q (DFFR_X1)        0.18       0.18 f
  U108/ZN (AOI22_X1)                       0.08       0.25 r
  U107/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_51_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_52_/Q (DFFR_X1)        0.18       0.18 f
  U106/ZN (AOI22_X1)                       0.08       0.25 r
  U105/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_52_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_53_/Q (DFFR_X1)        0.18       0.18 f
  U104/ZN (AOI22_X1)                       0.08       0.25 r
  U103/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_53_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_54_/Q (DFFR_X1)        0.18       0.18 f
  U102/ZN (AOI22_X1)                       0.08       0.25 r
  U101/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_54_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_55_/Q (DFFR_X1)        0.18       0.18 f
  U100/ZN (AOI22_X1)                       0.08       0.25 r
  U99/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_55_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_56_/Q (DFFR_X1)        0.18       0.18 f
  U98/ZN (AOI22_X1)                        0.08       0.25 r
  U97/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_56_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_90_/Q (DFFR_X1)        0.18       0.18 f
  U22/ZN (AOI22_X1)                        0.08       0.25 r
  U21/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_90_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_91_/Q (DFFR_X1)        0.18       0.18 f
  U20/ZN (AOI22_X1)                        0.08       0.25 r
  U19/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_91_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_92_/Q (DFFR_X1)        0.18       0.18 f
  U18/ZN (AOI22_X1)                        0.08       0.25 r
  U17/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_92_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_93_/Q (DFFR_X1)        0.18       0.18 f
  U16/ZN (AOI22_X1)                        0.08       0.25 r
  U15/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_93_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_94_/Q (DFFR_X1)        0.18       0.18 f
  U14/ZN (AOI22_X1)                        0.08       0.25 r
  U13/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_94_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_95_/Q (DFFR_X1)        0.18       0.18 f
  U12/ZN (AOI22_X1)                        0.08       0.25 r
  U11/ZN (INV_X1)                          0.03       0.28 f
  ID_EX_REG_out_reg_95_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_96_/Q (DFFR_X1)        0.18       0.18 f
  U10/ZN (AOI22_X1)                        0.08       0.25 r
  U9/ZN (INV_X1)                           0.03       0.28 f
  ID_EX_REG_out_reg_96_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_97_/Q (DFFR_X1)        0.18       0.18 f
  U8/ZN (AOI22_X1)                         0.08       0.25 r
  U7/ZN (INV_X1)                           0.03       0.28 f
  ID_EX_REG_out_reg_97_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_98_/Q (DFFR_X1)        0.18       0.18 f
  U6/ZN (AOI22_X1)                         0.08       0.25 r
  U5/ZN (INV_X1)                           0.03       0.28 f
  ID_EX_REG_out_reg_98_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_99_/Q (DFFR_X1)        0.18       0.18 f
  U4/ZN (AOI22_X1)                         0.08       0.25 r
  U3/ZN (INV_X1)                           0.03       0.28 f
  ID_EX_REG_out_reg_99_/D (DFFR_X1)        0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_252_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_252_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_252_/Q (DFFR_X1)       0.18       0.18 f
  U216/ZN (AOI22_X1)                       0.08       0.25 r
  U215/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_252_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_253_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_253_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_253_/Q (DFFR_X1)       0.18       0.18 f
  U214/ZN (AOI22_X1)                       0.08       0.25 r
  U213/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_253_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_254_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_254_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_254_/Q (DFFR_X1)       0.18       0.18 f
  U212/ZN (AOI22_X1)                       0.08       0.25 r
  U211/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_254_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_255_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_255_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_255_/Q (DFFR_X1)       0.18       0.18 f
  U210/ZN (AOI22_X1)                       0.08       0.25 r
  U209/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_255_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_256_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_256_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_256_/Q (DFFR_X1)       0.18       0.18 f
  U208/ZN (AOI22_X1)                       0.08       0.25 r
  U207/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_256_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_257_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_257_/Q (DFFR_X1)       0.18       0.18 f
  U206/ZN (AOI22_X1)                       0.08       0.25 r
  U205/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_257_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_258_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_258_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_258_/Q (DFFR_X1)       0.18       0.18 f
  U204/ZN (AOI22_X1)                       0.08       0.25 r
  U203/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_258_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_259_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_259_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_259_/Q (DFFR_X1)       0.18       0.18 f
  U202/ZN (AOI22_X1)                       0.08       0.25 r
  U201/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_259_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_260_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_260_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_260_/Q (DFFR_X1)       0.18       0.18 f
  U198/ZN (AOI22_X1)                       0.08       0.25 r
  U197/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_260_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_261_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_261_/Q (DFFR_X1)       0.18       0.18 f
  U196/ZN (AOI22_X1)                       0.08       0.25 r
  U195/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_261_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_262_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_262_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_262_/Q (DFFR_X1)       0.18       0.18 f
  U194/ZN (AOI22_X1)                       0.08       0.25 r
  U193/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_262_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_263_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_263_/Q (DFFR_X1)       0.18       0.18 f
  U192/ZN (AOI22_X1)                       0.08       0.25 r
  U191/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_263_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_264_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_264_/Q (DFFR_X1)       0.18       0.18 f
  U190/ZN (AOI22_X1)                       0.08       0.25 r
  U189/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_264_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_265_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_265_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_265_/Q (DFFR_X1)       0.18       0.18 f
  U188/ZN (AOI22_X1)                       0.08       0.25 r
  U187/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_265_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_266_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_266_/Q (DFFR_X1)       0.18       0.18 f
  U186/ZN (AOI22_X1)                       0.08       0.25 r
  U185/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_266_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_267_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_267_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_267_/Q (DFFR_X1)       0.18       0.18 f
  U184/ZN (AOI22_X1)                       0.08       0.25 r
  U183/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_267_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_268_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_268_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_268_/Q (DFFR_X1)       0.18       0.18 f
  U182/ZN (AOI22_X1)                       0.08       0.25 r
  U181/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_268_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_269_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_269_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_269_/Q (DFFR_X1)       0.18       0.18 f
  U180/ZN (AOI22_X1)                       0.08       0.25 r
  U179/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_269_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_270_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_270_/Q (DFFR_X1)       0.18       0.18 f
  U176/ZN (AOI22_X1)                       0.08       0.25 r
  U175/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_270_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_271_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_271_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_271_/Q (DFFR_X1)       0.18       0.18 f
  U174/ZN (AOI22_X1)                       0.08       0.25 r
  U173/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_271_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_272_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_272_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_272_/Q (DFFR_X1)       0.18       0.18 f
  U172/ZN (AOI22_X1)                       0.08       0.25 r
  U171/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_272_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_273_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_273_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_273_/Q (DFFR_X1)       0.18       0.18 f
  U170/ZN (AOI22_X1)                       0.08       0.25 r
  U169/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_273_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_274_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_274_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_274_/Q (DFFR_X1)       0.18       0.18 f
  U168/ZN (AOI22_X1)                       0.08       0.25 r
  U167/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_274_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_275_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_275_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_275_/Q (DFFR_X1)       0.18       0.18 f
  U166/ZN (AOI22_X1)                       0.08       0.25 r
  U165/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_275_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_276_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_276_/Q (DFFR_X1)       0.18       0.18 f
  U164/ZN (AOI22_X1)                       0.08       0.25 r
  U163/ZN (INV_X1)                         0.03       0.28 f
  ID_EX_REG_out_reg_276_/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ID_EX_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_0_/Q (DFFR_X1)         0.10       0.10 r
  U554/ZN (AOI22_X1)                       0.04       0.14 f
  U553/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_0_/D (DFFR_X1)         0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_5_/Q (DFFR_X1)         0.10       0.10 r
  U90/ZN (AOI22_X1)                        0.04       0.14 f
  U89/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_5_/D (DFFR_X1)         0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_6_/Q (DFFR_X1)         0.10       0.10 r
  U68/ZN (AOI22_X1)                        0.04       0.14 f
  U67/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_6_/D (DFFR_X1)         0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_7_/Q (DFFR_X1)         0.10       0.10 r
  U46/ZN (AOI22_X1)                        0.04       0.14 f
  U45/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_7_/D (DFFR_X1)         0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_11_/Q (DFFR_X1)        0.10       0.10 r
  U510/ZN (AOI22_X1)                       0.04       0.14 f
  U509/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_11_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_12_/Q (DFFR_X1)        0.10       0.10 r
  U488/ZN (AOI22_X1)                       0.04       0.14 f
  U487/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_12_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_13_/Q (DFFR_X1)        0.10       0.10 r
  U466/ZN (AOI22_X1)                       0.04       0.14 f
  U465/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_13_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_14_/Q (DFFR_X1)        0.10       0.10 r
  U444/ZN (AOI22_X1)                       0.04       0.14 f
  U443/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_14_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_57_/Q (DFFR_X1)        0.10       0.10 r
  U96/ZN (AOI22_X1)                        0.04       0.14 f
  U95/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_57_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_57_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_58_/Q (DFFR_X1)        0.10       0.10 r
  U94/ZN (AOI22_X1)                        0.04       0.14 f
  U93/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_58_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_58_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_59_/Q (DFFR_X1)        0.10       0.10 r
  U92/ZN (AOI22_X1)                        0.04       0.14 f
  U91/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_59_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_59_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_60_/Q (DFFR_X1)        0.10       0.10 r
  U88/ZN (AOI22_X1)                        0.04       0.14 f
  U87/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_60_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_60_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_61_/Q (DFFR_X1)        0.10       0.10 r
  U86/ZN (AOI22_X1)                        0.04       0.14 f
  U85/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_61_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_61_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_62_/Q (DFFR_X1)        0.10       0.10 r
  U84/ZN (AOI22_X1)                        0.04       0.14 f
  U83/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_62_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_62_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_63_/Q (DFFR_X1)        0.10       0.10 r
  U82/ZN (AOI22_X1)                        0.04       0.14 f
  U81/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_63_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_63_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_64_/Q (DFFR_X1)        0.10       0.10 r
  U80/ZN (AOI22_X1)                        0.04       0.14 f
  U79/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_64_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_64_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_65_/Q (DFFR_X1)        0.10       0.10 r
  U78/ZN (AOI22_X1)                        0.04       0.14 f
  U77/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_65_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_65_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_66_/Q (DFFR_X1)        0.10       0.10 r
  U76/ZN (AOI22_X1)                        0.04       0.14 f
  U75/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_66_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_66_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_67_/Q (DFFR_X1)        0.10       0.10 r
  U74/ZN (AOI22_X1)                        0.04       0.14 f
  U73/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_67_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_67_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_68_/Q (DFFR_X1)        0.10       0.10 r
  U72/ZN (AOI22_X1)                        0.04       0.14 f
  U71/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_68_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_68_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_69_/Q (DFFR_X1)        0.10       0.10 r
  U70/ZN (AOI22_X1)                        0.04       0.14 f
  U69/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_69_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_69_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_70_/Q (DFFR_X1)        0.10       0.10 r
  U66/ZN (AOI22_X1)                        0.04       0.14 f
  U65/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_70_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_70_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_71_/Q (DFFR_X1)        0.10       0.10 r
  U64/ZN (AOI22_X1)                        0.04       0.14 f
  U63/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_71_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_71_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_72_/Q (DFFR_X1)        0.10       0.10 r
  U62/ZN (AOI22_X1)                        0.04       0.14 f
  U61/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_72_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_72_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_73_/Q (DFFR_X1)        0.10       0.10 r
  U60/ZN (AOI22_X1)                        0.04       0.14 f
  U59/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_73_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_73_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_74_/Q (DFFR_X1)        0.10       0.10 r
  U58/ZN (AOI22_X1)                        0.04       0.14 f
  U57/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_74_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_74_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_75_/Q (DFFR_X1)        0.10       0.10 r
  U56/ZN (AOI22_X1)                        0.04       0.14 f
  U55/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_75_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_75_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_76_/Q (DFFR_X1)        0.10       0.10 r
  U54/ZN (AOI22_X1)                        0.04       0.14 f
  U53/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_76_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_76_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_77_/Q (DFFR_X1)        0.10       0.10 r
  U52/ZN (AOI22_X1)                        0.04       0.14 f
  U51/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_77_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_77_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_78_/Q (DFFR_X1)        0.10       0.10 r
  U50/ZN (AOI22_X1)                        0.04       0.14 f
  U49/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_78_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_78_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_79_/Q (DFFR_X1)        0.10       0.10 r
  U48/ZN (AOI22_X1)                        0.04       0.14 f
  U47/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_79_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_79_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_80_/Q (DFFR_X1)        0.10       0.10 r
  U44/ZN (AOI22_X1)                        0.04       0.14 f
  U43/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_80_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_80_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_81_/Q (DFFR_X1)        0.10       0.10 r
  U42/ZN (AOI22_X1)                        0.04       0.14 f
  U41/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_81_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_81_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_82_/Q (DFFR_X1)        0.10       0.10 r
  U40/ZN (AOI22_X1)                        0.04       0.14 f
  U39/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_82_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_82_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_83_/Q (DFFR_X1)        0.10       0.10 r
  U38/ZN (AOI22_X1)                        0.04       0.14 f
  U37/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_83_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_83_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_84_/Q (DFFR_X1)        0.10       0.10 r
  U36/ZN (AOI22_X1)                        0.04       0.14 f
  U35/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_84_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_84_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_85_/Q (DFFR_X1)        0.10       0.10 r
  U34/ZN (AOI22_X1)                        0.04       0.14 f
  U33/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_85_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_85_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_86_/Q (DFFR_X1)        0.10       0.10 r
  U32/ZN (AOI22_X1)                        0.04       0.14 f
  U31/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_86_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_86_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_87_/Q (DFFR_X1)        0.10       0.10 r
  U30/ZN (AOI22_X1)                        0.04       0.14 f
  U29/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_87_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_87_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_88_/Q (DFFR_X1)        0.10       0.10 r
  U28/ZN (AOI22_X1)                        0.04       0.14 f
  U27/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_88_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_88_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_89_/Q (DFFR_X1)        0.10       0.10 r
  U26/ZN (AOI22_X1)                        0.04       0.14 f
  U25/ZN (INV_X1)                          0.04       0.18 r
  ID_EX_REG_out_reg_89_/D (DFFR_X1)        0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_89_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_100_/Q (DFFR_X1)       0.10       0.10 r
  U552/ZN (AOI22_X1)                       0.04       0.14 f
  U551/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_100_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_100_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_101_/Q (DFFR_X1)       0.10       0.10 r
  U550/ZN (AOI22_X1)                       0.04       0.14 f
  U549/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_101_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_101_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_102_/Q (DFFR_X1)       0.10       0.10 r
  U548/ZN (AOI22_X1)                       0.04       0.14 f
  U547/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_102_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_102_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_111_/Q (DFFR_X1)       0.10       0.10 r
  U528/ZN (AOI22_X1)                       0.04       0.14 f
  U527/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_111_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_111_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_112_/Q (DFFR_X1)       0.10       0.10 r
  U526/ZN (AOI22_X1)                       0.04       0.14 f
  U525/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_112_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_112_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_113_/Q (DFFR_X1)       0.10       0.10 r
  U524/ZN (AOI22_X1)                       0.04       0.14 f
  U523/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_113_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_113_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_114_/Q (DFFR_X1)       0.10       0.10 r
  U522/ZN (AOI22_X1)                       0.04       0.14 f
  U521/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_114_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_114_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_115_/Q (DFFR_X1)       0.10       0.10 r
  U520/ZN (AOI22_X1)                       0.04       0.14 f
  U519/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_115_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_115_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_116_/Q (DFFR_X1)       0.10       0.10 r
  U518/ZN (AOI22_X1)                       0.04       0.14 f
  U517/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_116_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_116_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_117_/Q (DFFR_X1)       0.10       0.10 r
  U516/ZN (AOI22_X1)                       0.04       0.14 f
  U515/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_117_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_117_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_118_/Q (DFFR_X1)       0.10       0.10 r
  U514/ZN (AOI22_X1)                       0.04       0.14 f
  U513/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_118_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_118_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_119_/Q (DFFR_X1)       0.10       0.10 r
  U512/ZN (AOI22_X1)                       0.04       0.14 f
  U511/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_119_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_119_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_120_/Q (DFFR_X1)       0.10       0.10 r
  U508/ZN (AOI22_X1)                       0.04       0.14 f
  U507/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_120_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_120_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_121_/Q (DFFR_X1)       0.10       0.10 r
  U506/ZN (AOI22_X1)                       0.04       0.14 f
  U505/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_121_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_121_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_122_/Q (DFFR_X1)       0.10       0.10 r
  U504/ZN (AOI22_X1)                       0.04       0.14 f
  U503/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_122_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_122_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_123_/Q (DFFR_X1)       0.10       0.10 r
  U502/ZN (AOI22_X1)                       0.04       0.14 f
  U501/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_123_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_123_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_124_/Q (DFFR_X1)       0.10       0.10 r
  U500/ZN (AOI22_X1)                       0.04       0.14 f
  U499/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_124_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_124_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_125_/Q (DFFR_X1)       0.10       0.10 r
  U498/ZN (AOI22_X1)                       0.04       0.14 f
  U497/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_125_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_125_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_126_/Q (DFFR_X1)       0.10       0.10 r
  U496/ZN (AOI22_X1)                       0.04       0.14 f
  U495/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_126_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_126_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_127_/Q (DFFR_X1)       0.10       0.10 r
  U494/ZN (AOI22_X1)                       0.04       0.14 f
  U493/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_127_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_127_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_128_/Q (DFFR_X1)       0.10       0.10 r
  U492/ZN (AOI22_X1)                       0.04       0.14 f
  U491/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_128_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_128_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_129_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_129_/Q (DFFR_X1)       0.10       0.10 r
  U490/ZN (AOI22_X1)                       0.04       0.14 f
  U489/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_129_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_129_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_130_/Q (DFFR_X1)       0.10       0.10 r
  U486/ZN (AOI22_X1)                       0.04       0.14 f
  U485/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_130_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_130_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_131_/Q (DFFR_X1)       0.10       0.10 r
  U484/ZN (AOI22_X1)                       0.04       0.14 f
  U483/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_131_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_131_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_132_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_132_/Q (DFFR_X1)       0.10       0.10 r
  U482/ZN (AOI22_X1)                       0.04       0.14 f
  U481/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_132_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_132_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_133_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_133_/Q (DFFR_X1)       0.10       0.10 r
  U480/ZN (AOI22_X1)                       0.04       0.14 f
  U479/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_133_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_133_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_134_/Q (DFFR_X1)       0.10       0.10 r
  U478/ZN (AOI22_X1)                       0.04       0.14 f
  U477/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_134_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_134_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_135_/Q (DFFR_X1)       0.10       0.10 r
  U476/ZN (AOI22_X1)                       0.04       0.14 f
  U475/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_135_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_135_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_136_/Q (DFFR_X1)       0.10       0.10 r
  U474/ZN (AOI22_X1)                       0.04       0.14 f
  U473/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_136_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_136_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_137_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_137_/Q (DFFR_X1)       0.10       0.10 r
  U472/ZN (AOI22_X1)                       0.04       0.14 f
  U471/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_137_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_137_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_138_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_138_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_138_/Q (DFFR_X1)       0.10       0.10 r
  U470/ZN (AOI22_X1)                       0.04       0.14 f
  U469/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_138_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_138_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_139_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_139_/Q (DFFR_X1)       0.10       0.10 r
  U468/ZN (AOI22_X1)                       0.04       0.14 f
  U467/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_139_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_139_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_140_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_140_/Q (DFFR_X1)       0.10       0.10 r
  U464/ZN (AOI22_X1)                       0.04       0.14 f
  U463/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_140_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_140_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_141_/Q (DFFR_X1)       0.10       0.10 r
  U462/ZN (AOI22_X1)                       0.04       0.14 f
  U461/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_141_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_141_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_142_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_142_/Q (DFFR_X1)       0.10       0.10 r
  U460/ZN (AOI22_X1)                       0.04       0.14 f
  U459/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_142_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_142_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_143_/Q (DFFR_X1)       0.10       0.10 r
  U458/ZN (AOI22_X1)                       0.04       0.14 f
  U457/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_143_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_143_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_144_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_144_/Q (DFFR_X1)       0.10       0.10 r
  U456/ZN (AOI22_X1)                       0.04       0.14 f
  U455/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_144_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_144_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_145_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_145_/Q (DFFR_X1)       0.10       0.10 r
  U454/ZN (AOI22_X1)                       0.04       0.14 f
  U453/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_145_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_145_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_146_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_146_/Q (DFFR_X1)       0.10       0.10 r
  U452/ZN (AOI22_X1)                       0.04       0.14 f
  U451/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_146_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_146_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_147_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_147_/Q (DFFR_X1)       0.10       0.10 r
  U450/ZN (AOI22_X1)                       0.04       0.14 f
  U449/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_147_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_147_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_148_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_148_/Q (DFFR_X1)       0.10       0.10 r
  U448/ZN (AOI22_X1)                       0.04       0.14 f
  U447/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_148_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_148_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_149_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_149_/Q (DFFR_X1)       0.10       0.10 r
  U446/ZN (AOI22_X1)                       0.04       0.14 f
  U445/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_149_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_149_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_150_/Q (DFFR_X1)       0.10       0.10 r
  U442/ZN (AOI22_X1)                       0.04       0.14 f
  U441/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_150_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_150_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_151_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_151_/Q (DFFR_X1)       0.10       0.10 r
  U440/ZN (AOI22_X1)                       0.04       0.14 f
  U439/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_151_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_151_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_152_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_152_/Q (DFFR_X1)       0.10       0.10 r
  U438/ZN (AOI22_X1)                       0.04       0.14 f
  U437/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_152_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_152_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_153_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_153_/Q (DFFR_X1)       0.10       0.10 r
  U436/ZN (AOI22_X1)                       0.04       0.14 f
  U435/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_153_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_153_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_154_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_154_/Q (DFFR_X1)       0.10       0.10 r
  U434/ZN (AOI22_X1)                       0.04       0.14 f
  U433/ZN (INV_X1)                         0.04       0.18 r
  ID_EX_REG_out_reg_154_/D (DFFR_X1)       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_154_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_9_/Q (DFFR_X1)         0.10       0.10 r
  U2/ZN (AOI22_X1)                         0.04       0.14 f
  U1/ZN (INV_X1)                           0.04       0.18 r
  ID_EX_REG_out_reg_9_/D (DFFR_X1)         0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_1_/Q (DFFR_X1)         0.10       0.10 r
  U332/ZN (AOI22_X1)                       0.04       0.14 f
  U331/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_1_/D (DFFR_X1)         0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_10_/Q (DFFR_X1)        0.10       0.10 r
  U532/ZN (AOI22_X1)                       0.04       0.14 f
  U531/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_10_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_15_/Q (DFFR_X1)        0.10       0.10 r
  U422/ZN (AOI22_X1)                       0.04       0.14 f
  U421/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_15_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_16_/Q (DFFR_X1)        0.10       0.10 r
  U400/ZN (AOI22_X1)                       0.04       0.14 f
  U399/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_16_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_17_/Q (DFFR_X1)        0.10       0.10 r
  U378/ZN (AOI22_X1)                       0.04       0.14 f
  U377/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_17_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_18_/Q (DFFR_X1)        0.10       0.10 r
  U356/ZN (AOI22_X1)                       0.04       0.14 f
  U355/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_18_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_19_/Q (DFFR_X1)        0.10       0.10 r
  U334/ZN (AOI22_X1)                       0.04       0.14 f
  U333/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_19_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_20_/Q (DFFR_X1)        0.10       0.10 r
  U310/ZN (AOI22_X1)                       0.04       0.14 f
  U309/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_20_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_21_/Q (DFFR_X1)        0.10       0.10 r
  U288/ZN (AOI22_X1)                       0.04       0.14 f
  U287/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_21_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_21_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_22_/Q (DFFR_X1)        0.10       0.10 r
  U266/ZN (AOI22_X1)                       0.04       0.14 f
  U265/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_22_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_22_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_23_/Q (DFFR_X1)        0.10       0.10 r
  U244/ZN (AOI22_X1)                       0.04       0.14 f
  U243/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_23_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_23_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_24_/Q (DFFR_X1)        0.10       0.10 r
  U222/ZN (AOI22_X1)                       0.04       0.14 f
  U221/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_24_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_24_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_103_/Q (DFFR_X1)       0.10       0.10 r
  U546/ZN (AOI22_X1)                       0.04       0.14 f
  U545/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_103_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_103_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_104_/Q (DFFR_X1)       0.10       0.10 r
  U544/ZN (AOI22_X1)                       0.04       0.14 f
  U543/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_104_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_104_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_105_/Q (DFFR_X1)       0.10       0.10 r
  U542/ZN (AOI22_X1)                       0.04       0.14 f
  U541/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_105_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_105_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_106_/Q (DFFR_X1)       0.10       0.10 r
  U540/ZN (AOI22_X1)                       0.04       0.14 f
  U539/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_106_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_106_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_107_/Q (DFFR_X1)       0.10       0.10 r
  U538/ZN (AOI22_X1)                       0.04       0.14 f
  U537/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_107_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_107_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_108_/Q (DFFR_X1)       0.10       0.10 r
  U536/ZN (AOI22_X1)                       0.04       0.14 f
  U535/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_108_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_108_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_109_/Q (DFFR_X1)       0.10       0.10 r
  U534/ZN (AOI22_X1)                       0.04       0.14 f
  U533/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_109_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_109_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_110_/Q (DFFR_X1)       0.10       0.10 r
  U530/ZN (AOI22_X1)                       0.04       0.14 f
  U529/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_110_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_110_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_155_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_155_/Q (DFFR_X1)       0.10       0.10 r
  U432/ZN (AOI22_X1)                       0.04       0.14 f
  U431/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_155_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_155_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_156_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_156_/Q (DFFR_X1)       0.10       0.10 r
  U430/ZN (AOI22_X1)                       0.04       0.14 f
  U429/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_156_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_156_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_157_/Q (DFFR_X1)       0.10       0.10 r
  U428/ZN (AOI22_X1)                       0.04       0.14 f
  U427/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_157_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_157_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_158_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_158_/Q (DFFR_X1)       0.10       0.10 r
  U426/ZN (AOI22_X1)                       0.04       0.14 f
  U425/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_158_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_158_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_159_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_159_/Q (DFFR_X1)       0.10       0.10 r
  U424/ZN (AOI22_X1)                       0.04       0.14 f
  U423/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_159_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_159_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_160_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_160_/Q (DFFR_X1)       0.10       0.10 r
  U420/ZN (AOI22_X1)                       0.04       0.14 f
  U419/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_160_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_160_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_161_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_161_/Q (DFFR_X1)       0.10       0.10 r
  U418/ZN (AOI22_X1)                       0.04       0.14 f
  U417/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_161_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_161_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_162_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_162_/Q (DFFR_X1)       0.10       0.10 r
  U416/ZN (AOI22_X1)                       0.04       0.14 f
  U415/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_162_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_162_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_163_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_163_/Q (DFFR_X1)       0.10       0.10 r
  U414/ZN (AOI22_X1)                       0.04       0.14 f
  U413/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_163_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_163_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_164_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_164_/Q (DFFR_X1)       0.10       0.10 r
  U412/ZN (AOI22_X1)                       0.04       0.14 f
  U411/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_164_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_164_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_165_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_165_/Q (DFFR_X1)       0.10       0.10 r
  U410/ZN (AOI22_X1)                       0.04       0.14 f
  U409/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_165_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_165_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_166_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_166_/Q (DFFR_X1)       0.10       0.10 r
  U408/ZN (AOI22_X1)                       0.04       0.14 f
  U407/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_166_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_166_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_167_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_167_/Q (DFFR_X1)       0.10       0.10 r
  U406/ZN (AOI22_X1)                       0.04       0.14 f
  U405/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_167_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_167_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_168_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_168_/Q (DFFR_X1)       0.10       0.10 r
  U404/ZN (AOI22_X1)                       0.04       0.14 f
  U403/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_168_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_168_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_169_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_169_/Q (DFFR_X1)       0.10       0.10 r
  U402/ZN (AOI22_X1)                       0.04       0.14 f
  U401/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_169_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_169_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_170_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_170_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_170_/Q (DFFR_X1)       0.10       0.10 r
  U398/ZN (AOI22_X1)                       0.04       0.14 f
  U397/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_170_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_170_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_171_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_171_/Q (DFFR_X1)       0.10       0.10 r
  U396/ZN (AOI22_X1)                       0.04       0.14 f
  U395/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_171_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_171_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_172_/Q (DFFR_X1)       0.10       0.10 r
  U394/ZN (AOI22_X1)                       0.04       0.14 f
  U393/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_172_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_172_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_173_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_173_/Q (DFFR_X1)       0.10       0.10 r
  U392/ZN (AOI22_X1)                       0.04       0.14 f
  U391/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_173_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_173_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_174_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_174_/Q (DFFR_X1)       0.10       0.10 r
  U390/ZN (AOI22_X1)                       0.04       0.14 f
  U389/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_174_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_174_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_175_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_175_/Q (DFFR_X1)       0.10       0.10 r
  U388/ZN (AOI22_X1)                       0.04       0.14 f
  U387/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_175_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_175_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_176_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_176_/Q (DFFR_X1)       0.10       0.10 r
  U386/ZN (AOI22_X1)                       0.04       0.14 f
  U385/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_176_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_176_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_177_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_177_/Q (DFFR_X1)       0.10       0.10 r
  U384/ZN (AOI22_X1)                       0.04       0.14 f
  U383/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_177_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_177_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_178_/Q (DFFR_X1)       0.10       0.10 r
  U382/ZN (AOI22_X1)                       0.04       0.14 f
  U381/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_178_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_178_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_179_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_179_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_179_/Q (DFFR_X1)       0.10       0.10 r
  U380/ZN (AOI22_X1)                       0.04       0.14 f
  U379/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_179_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_179_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_180_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_180_/Q (DFFR_X1)       0.10       0.10 r
  U376/ZN (AOI22_X1)                       0.04       0.14 f
  U375/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_180_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_180_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_181_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_181_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_181_/Q (DFFR_X1)       0.10       0.10 r
  U374/ZN (AOI22_X1)                       0.04       0.14 f
  U373/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_181_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_181_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_182_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_182_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_182_/Q (DFFR_X1)       0.10       0.10 r
  U372/ZN (AOI22_X1)                       0.04       0.14 f
  U371/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_182_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_182_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_183_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_183_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_183_/Q (DFFR_X1)       0.10       0.10 r
  U370/ZN (AOI22_X1)                       0.04       0.14 f
  U369/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_183_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_183_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_184_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_184_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_184_/Q (DFFR_X1)       0.10       0.10 r
  U368/ZN (AOI22_X1)                       0.04       0.14 f
  U367/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_184_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_184_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_185_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_185_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_185_/Q (DFFR_X1)       0.10       0.10 r
  U366/ZN (AOI22_X1)                       0.04       0.14 f
  U365/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_185_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_185_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_186_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_186_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_186_/Q (DFFR_X1)       0.10       0.10 r
  U364/ZN (AOI22_X1)                       0.04       0.14 f
  U363/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_186_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_186_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_187_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_187_/Q (DFFR_X1)       0.10       0.10 r
  U362/ZN (AOI22_X1)                       0.04       0.14 f
  U361/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_187_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_187_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_188_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_188_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_188_/Q (DFFR_X1)       0.10       0.10 r
  U360/ZN (AOI22_X1)                       0.04       0.14 f
  U359/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_188_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_188_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_189_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_189_/Q (DFFR_X1)       0.10       0.10 r
  U358/ZN (AOI22_X1)                       0.04       0.14 f
  U357/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_189_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_189_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_190_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_190_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_190_/Q (DFFR_X1)       0.10       0.10 r
  U354/ZN (AOI22_X1)                       0.04       0.14 f
  U353/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_190_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_190_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_191_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_191_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_191_/Q (DFFR_X1)       0.10       0.10 r
  U352/ZN (AOI22_X1)                       0.04       0.14 f
  U351/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_191_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_191_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_192_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_192_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_192_/Q (DFFR_X1)       0.10       0.10 r
  U350/ZN (AOI22_X1)                       0.04       0.14 f
  U349/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_192_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_192_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_193_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_193_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_193_/Q (DFFR_X1)       0.10       0.10 r
  U348/ZN (AOI22_X1)                       0.04       0.14 f
  U347/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_193_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_193_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_194_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_194_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_194_/Q (DFFR_X1)       0.10       0.10 r
  U346/ZN (AOI22_X1)                       0.04       0.14 f
  U345/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_194_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_194_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_195_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_195_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_195_/Q (DFFR_X1)       0.10       0.10 r
  U344/ZN (AOI22_X1)                       0.04       0.14 f
  U343/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_195_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_195_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_196_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_196_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_196_/Q (DFFR_X1)       0.10       0.10 r
  U342/ZN (AOI22_X1)                       0.04       0.14 f
  U341/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_196_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_196_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_197_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_197_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_197_/Q (DFFR_X1)       0.10       0.10 r
  U340/ZN (AOI22_X1)                       0.04       0.14 f
  U339/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_197_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_197_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_198_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_198_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_198_/Q (DFFR_X1)       0.10       0.10 r
  U338/ZN (AOI22_X1)                       0.04       0.14 f
  U337/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_198_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_198_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_199_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_199_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_199_/Q (DFFR_X1)       0.10       0.10 r
  U336/ZN (AOI22_X1)                       0.04       0.14 f
  U335/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_199_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_199_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_200_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_200_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_200_/Q (DFFR_X1)       0.10       0.10 r
  U330/ZN (AOI22_X1)                       0.04       0.14 f
  U329/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_200_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_200_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_201_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_201_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_201_/Q (DFFR_X1)       0.10       0.10 r
  U328/ZN (AOI22_X1)                       0.04       0.14 f
  U327/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_201_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_201_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_202_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_202_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_202_/Q (DFFR_X1)       0.10       0.10 r
  U326/ZN (AOI22_X1)                       0.04       0.14 f
  U325/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_202_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_202_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_203_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_203_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_203_/Q (DFFR_X1)       0.10       0.10 r
  U324/ZN (AOI22_X1)                       0.04       0.14 f
  U323/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_203_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_203_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_204_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_204_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_204_/Q (DFFR_X1)       0.10       0.10 r
  U322/ZN (AOI22_X1)                       0.04       0.14 f
  U321/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_204_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_204_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_205_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_205_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_205_/Q (DFFR_X1)       0.10       0.10 r
  U320/ZN (AOI22_X1)                       0.04       0.14 f
  U319/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_205_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_205_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_206_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_206_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_206_/Q (DFFR_X1)       0.10       0.10 r
  U318/ZN (AOI22_X1)                       0.04       0.14 f
  U317/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_206_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_206_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_207_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_207_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_207_/Q (DFFR_X1)       0.10       0.10 r
  U316/ZN (AOI22_X1)                       0.04       0.14 f
  U315/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_207_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_207_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_208_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_208_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_208_/Q (DFFR_X1)       0.10       0.10 r
  U314/ZN (AOI22_X1)                       0.04       0.14 f
  U313/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_208_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_208_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_209_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_209_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_209_/Q (DFFR_X1)       0.10       0.10 r
  U312/ZN (AOI22_X1)                       0.04       0.14 f
  U311/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_209_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_209_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_210_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_210_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_210_/Q (DFFR_X1)       0.10       0.10 r
  U308/ZN (AOI22_X1)                       0.04       0.14 f
  U307/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_210_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_210_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_211_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_211_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_211_/Q (DFFR_X1)       0.10       0.10 r
  U306/ZN (AOI22_X1)                       0.04       0.14 f
  U305/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_211_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_211_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_212_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_212_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_212_/Q (DFFR_X1)       0.10       0.10 r
  U304/ZN (AOI22_X1)                       0.04       0.14 f
  U303/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_212_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_212_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_213_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_213_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_213_/Q (DFFR_X1)       0.10       0.10 r
  U302/ZN (AOI22_X1)                       0.04       0.14 f
  U301/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_213_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_213_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_214_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_214_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_214_/Q (DFFR_X1)       0.10       0.10 r
  U300/ZN (AOI22_X1)                       0.04       0.14 f
  U299/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_214_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_214_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_215_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_215_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_215_/Q (DFFR_X1)       0.10       0.10 r
  U298/ZN (AOI22_X1)                       0.04       0.14 f
  U297/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_215_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_215_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_216_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_216_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_216_/Q (DFFR_X1)       0.10       0.10 r
  U296/ZN (AOI22_X1)                       0.04       0.14 f
  U295/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_216_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_216_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_217_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_217_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_217_/Q (DFFR_X1)       0.10       0.10 r
  U294/ZN (AOI22_X1)                       0.04       0.14 f
  U293/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_217_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_217_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_218_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_218_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_218_/Q (DFFR_X1)       0.10       0.10 r
  U292/ZN (AOI22_X1)                       0.04       0.14 f
  U291/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_218_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_218_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_219_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_219_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_219_/Q (DFFR_X1)       0.10       0.10 r
  U290/ZN (AOI22_X1)                       0.04       0.14 f
  U289/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_219_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_219_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_220_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_220_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_220_/Q (DFFR_X1)       0.10       0.10 r
  U286/ZN (AOI22_X1)                       0.04       0.14 f
  U285/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_220_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_220_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_221_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_221_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_221_/Q (DFFR_X1)       0.10       0.10 r
  U284/ZN (AOI22_X1)                       0.04       0.14 f
  U283/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_221_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_221_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_222_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_222_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_222_/Q (DFFR_X1)       0.10       0.10 r
  U282/ZN (AOI22_X1)                       0.04       0.14 f
  U281/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_222_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_222_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_223_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_223_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_223_/Q (DFFR_X1)       0.10       0.10 r
  U280/ZN (AOI22_X1)                       0.04       0.14 f
  U279/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_223_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_223_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_224_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_224_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_224_/Q (DFFR_X1)       0.10       0.10 r
  U278/ZN (AOI22_X1)                       0.04       0.14 f
  U277/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_224_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_224_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_225_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_225_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_225_/Q (DFFR_X1)       0.10       0.10 r
  U276/ZN (AOI22_X1)                       0.04       0.14 f
  U275/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_225_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_225_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_226_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_226_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_226_/Q (DFFR_X1)       0.10       0.10 r
  U274/ZN (AOI22_X1)                       0.04       0.14 f
  U273/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_226_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_226_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_227_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_227_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_227_/Q (DFFR_X1)       0.10       0.10 r
  U272/ZN (AOI22_X1)                       0.04       0.14 f
  U271/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_227_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_227_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_228_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_228_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_228_/Q (DFFR_X1)       0.10       0.10 r
  U270/ZN (AOI22_X1)                       0.04       0.14 f
  U269/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_228_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_228_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_229_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_229_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_229_/Q (DFFR_X1)       0.10       0.10 r
  U268/ZN (AOI22_X1)                       0.04       0.14 f
  U267/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_229_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_229_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_230_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_230_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_230_/Q (DFFR_X1)       0.10       0.10 r
  U264/ZN (AOI22_X1)                       0.04       0.14 f
  U263/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_230_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_230_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_231_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_231_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_231_/Q (DFFR_X1)       0.10       0.10 r
  U262/ZN (AOI22_X1)                       0.04       0.14 f
  U261/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_231_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_231_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_232_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_232_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_232_/Q (DFFR_X1)       0.10       0.10 r
  U260/ZN (AOI22_X1)                       0.04       0.14 f
  U259/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_232_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_232_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_233_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_233_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_233_/Q (DFFR_X1)       0.10       0.10 r
  U258/ZN (AOI22_X1)                       0.04       0.14 f
  U257/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_233_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_233_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_234_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_234_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_234_/Q (DFFR_X1)       0.10       0.10 r
  U256/ZN (AOI22_X1)                       0.04       0.14 f
  U255/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_234_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_234_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_235_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_235_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_235_/Q (DFFR_X1)       0.10       0.10 r
  U254/ZN (AOI22_X1)                       0.04       0.14 f
  U253/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_235_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_235_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_236_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_236_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_236_/Q (DFFR_X1)       0.10       0.10 r
  U252/ZN (AOI22_X1)                       0.04       0.14 f
  U251/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_236_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_236_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_237_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_237_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_237_/Q (DFFR_X1)       0.10       0.10 r
  U250/ZN (AOI22_X1)                       0.04       0.14 f
  U249/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_237_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_237_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_238_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_238_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_238_/Q (DFFR_X1)       0.10       0.10 r
  U248/ZN (AOI22_X1)                       0.04       0.14 f
  U247/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_238_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_238_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_239_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_239_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_239_/Q (DFFR_X1)       0.10       0.10 r
  U246/ZN (AOI22_X1)                       0.04       0.14 f
  U245/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_239_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_239_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_240_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_240_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_240_/Q (DFFR_X1)       0.10       0.10 r
  U242/ZN (AOI22_X1)                       0.04       0.14 f
  U241/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_240_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_240_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_241_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_241_/Q (DFFR_X1)       0.10       0.10 r
  U240/ZN (AOI22_X1)                       0.04       0.14 f
  U239/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_241_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_241_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_242_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_242_/Q (DFFR_X1)       0.10       0.10 r
  U238/ZN (AOI22_X1)                       0.04       0.14 f
  U237/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_242_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_242_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_243_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_243_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_243_/Q (DFFR_X1)       0.10       0.10 r
  U236/ZN (AOI22_X1)                       0.04       0.14 f
  U235/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_243_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_243_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_244_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_244_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_244_/Q (DFFR_X1)       0.10       0.10 r
  U234/ZN (AOI22_X1)                       0.04       0.14 f
  U233/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_244_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_244_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_245_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_245_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_245_/Q (DFFR_X1)       0.10       0.10 r
  U232/ZN (AOI22_X1)                       0.04       0.14 f
  U231/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_245_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_245_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_246_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_246_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_246_/Q (DFFR_X1)       0.10       0.10 r
  U230/ZN (AOI22_X1)                       0.04       0.14 f
  U229/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_246_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_246_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_247_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_247_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_247_/Q (DFFR_X1)       0.10       0.10 r
  U228/ZN (AOI22_X1)                       0.04       0.14 f
  U227/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_247_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_247_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_248_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_248_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_248_/Q (DFFR_X1)       0.10       0.10 r
  U226/ZN (AOI22_X1)                       0.04       0.14 f
  U225/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_248_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_248_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_249_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_249_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_249_/Q (DFFR_X1)       0.10       0.10 r
  U224/ZN (AOI22_X1)                       0.04       0.14 f
  U223/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_249_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_249_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_250_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_250_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_250_/Q (DFFR_X1)       0.10       0.10 r
  U220/ZN (AOI22_X1)                       0.04       0.14 f
  U219/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_250_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_250_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_251_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_251_/Q (DFFR_X1)       0.10       0.10 r
  U218/ZN (AOI22_X1)                       0.04       0.14 f
  U217/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_251_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_251_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_8_/Q (DFFR_X1)         0.10       0.10 r
  U24/ZN (AOI22_X1)                        0.04       0.14 f
  U23/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_8_/D (DFFR_X1)         0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_90_/Q (DFFR_X1)        0.10       0.10 r
  U22/ZN (AOI22_X1)                        0.04       0.14 f
  U21/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_90_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_90_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_91_/Q (DFFR_X1)        0.10       0.10 r
  U20/ZN (AOI22_X1)                        0.04       0.14 f
  U19/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_91_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_91_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_92_/Q (DFFR_X1)        0.10       0.10 r
  U18/ZN (AOI22_X1)                        0.04       0.14 f
  U17/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_92_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_92_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_93_/Q (DFFR_X1)        0.10       0.10 r
  U16/ZN (AOI22_X1)                        0.04       0.14 f
  U15/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_93_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_93_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_94_/Q (DFFR_X1)        0.10       0.10 r
  U14/ZN (AOI22_X1)                        0.04       0.14 f
  U13/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_94_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_94_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_95_/Q (DFFR_X1)        0.10       0.10 r
  U12/ZN (AOI22_X1)                        0.04       0.14 f
  U11/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_95_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_95_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_96_/Q (DFFR_X1)        0.10       0.10 r
  U10/ZN (AOI22_X1)                        0.04       0.14 f
  U9/ZN (INV_X1)                           0.04       0.17 r
  ID_EX_REG_out_reg_96_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_96_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_97_/Q (DFFR_X1)        0.10       0.10 r
  U8/ZN (AOI22_X1)                         0.04       0.14 f
  U7/ZN (INV_X1)                           0.04       0.17 r
  ID_EX_REG_out_reg_97_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_97_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_98_/Q (DFFR_X1)        0.10       0.10 r
  U6/ZN (AOI22_X1)                         0.04       0.14 f
  U5/ZN (INV_X1)                           0.04       0.17 r
  ID_EX_REG_out_reg_98_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_98_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_99_/Q (DFFR_X1)        0.10       0.10 r
  U4/ZN (AOI22_X1)                         0.04       0.14 f
  U3/ZN (INV_X1)                           0.04       0.17 r
  ID_EX_REG_out_reg_99_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_99_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_2_/Q (DFFR_X1)         0.10       0.10 r
  U156/ZN (AOI22_X1)                       0.04       0.14 f
  U155/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_2_/D (DFFR_X1)         0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_3_/Q (DFFR_X1)         0.10       0.10 r
  U134/ZN (AOI22_X1)                       0.04       0.14 f
  U133/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_3_/D (DFFR_X1)         0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       0.00 r
  ID_EX_REG_out_reg_4_/Q (DFFR_X1)         0.10       0.10 r
  U112/ZN (AOI22_X1)                       0.04       0.14 f
  U111/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_4_/D (DFFR_X1)         0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_25_/Q (DFFR_X1)        0.10       0.10 r
  U200/ZN (AOI22_X1)                       0.04       0.14 f
  U199/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_25_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_25_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_26_/Q (DFFR_X1)        0.10       0.10 r
  U178/ZN (AOI22_X1)                       0.04       0.14 f
  U177/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_26_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_26_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_27_/Q (DFFR_X1)        0.10       0.10 r
  U162/ZN (AOI22_X1)                       0.04       0.14 f
  U161/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_27_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_27_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_28_/Q (DFFR_X1)        0.10       0.10 r
  U160/ZN (AOI22_X1)                       0.04       0.14 f
  U159/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_28_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_28_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_29_/Q (DFFR_X1)        0.10       0.10 r
  U158/ZN (AOI22_X1)                       0.04       0.14 f
  U157/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_29_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_29_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_30_/Q (DFFR_X1)        0.10       0.10 r
  U154/ZN (AOI22_X1)                       0.04       0.14 f
  U153/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_30_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_30_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_31_/Q (DFFR_X1)        0.10       0.10 r
  U152/ZN (AOI22_X1)                       0.04       0.14 f
  U151/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_31_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_31_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_32_/Q (DFFR_X1)        0.10       0.10 r
  U150/ZN (AOI22_X1)                       0.04       0.14 f
  U149/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_32_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_32_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_33_/Q (DFFR_X1)        0.10       0.10 r
  U148/ZN (AOI22_X1)                       0.04       0.14 f
  U147/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_33_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_33_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_34_/Q (DFFR_X1)        0.10       0.10 r
  U146/ZN (AOI22_X1)                       0.04       0.14 f
  U145/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_34_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_34_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_35_/Q (DFFR_X1)        0.10       0.10 r
  U144/ZN (AOI22_X1)                       0.04       0.14 f
  U143/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_35_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_35_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_36_/Q (DFFR_X1)        0.10       0.10 r
  U142/ZN (AOI22_X1)                       0.04       0.14 f
  U141/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_36_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_36_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_37_/Q (DFFR_X1)        0.10       0.10 r
  U140/ZN (AOI22_X1)                       0.04       0.14 f
  U139/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_37_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_37_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_38_/Q (DFFR_X1)        0.10       0.10 r
  U138/ZN (AOI22_X1)                       0.04       0.14 f
  U137/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_38_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_38_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_39_/Q (DFFR_X1)        0.10       0.10 r
  U136/ZN (AOI22_X1)                       0.04       0.14 f
  U135/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_39_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_39_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_40_/Q (DFFR_X1)        0.10       0.10 r
  U132/ZN (AOI22_X1)                       0.04       0.14 f
  U131/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_40_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_40_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_41_/Q (DFFR_X1)        0.10       0.10 r
  U130/ZN (AOI22_X1)                       0.04       0.14 f
  U129/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_41_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_41_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_42_/Q (DFFR_X1)        0.10       0.10 r
  U128/ZN (AOI22_X1)                       0.04       0.14 f
  U127/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_42_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_42_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_43_/Q (DFFR_X1)        0.10       0.10 r
  U126/ZN (AOI22_X1)                       0.04       0.14 f
  U125/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_43_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_43_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_44_/Q (DFFR_X1)        0.10       0.10 r
  U124/ZN (AOI22_X1)                       0.04       0.14 f
  U123/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_44_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_44_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_45_/Q (DFFR_X1)        0.10       0.10 r
  U122/ZN (AOI22_X1)                       0.04       0.14 f
  U121/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_45_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_45_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_46_/Q (DFFR_X1)        0.10       0.10 r
  U120/ZN (AOI22_X1)                       0.04       0.14 f
  U119/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_46_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_46_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_47_/Q (DFFR_X1)        0.10       0.10 r
  U118/ZN (AOI22_X1)                       0.04       0.14 f
  U117/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_47_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_47_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_48_/Q (DFFR_X1)        0.10       0.10 r
  U116/ZN (AOI22_X1)                       0.04       0.14 f
  U115/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_48_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_48_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_49_/Q (DFFR_X1)        0.10       0.10 r
  U114/ZN (AOI22_X1)                       0.04       0.14 f
  U113/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_49_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_49_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_50_/Q (DFFR_X1)        0.10       0.10 r
  U110/ZN (AOI22_X1)                       0.04       0.14 f
  U109/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_50_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_50_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_51_/Q (DFFR_X1)        0.10       0.10 r
  U108/ZN (AOI22_X1)                       0.04       0.14 f
  U107/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_51_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_51_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_52_/Q (DFFR_X1)        0.10       0.10 r
  U106/ZN (AOI22_X1)                       0.04       0.14 f
  U105/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_52_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_52_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_53_/Q (DFFR_X1)        0.10       0.10 r
  U104/ZN (AOI22_X1)                       0.04       0.14 f
  U103/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_53_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_53_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_54_/Q (DFFR_X1)        0.10       0.10 r
  U102/ZN (AOI22_X1)                       0.04       0.14 f
  U101/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_54_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_54_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_55_/Q (DFFR_X1)        0.10       0.10 r
  U100/ZN (AOI22_X1)                       0.04       0.14 f
  U99/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_55_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_55_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       0.00 r
  ID_EX_REG_out_reg_56_/Q (DFFR_X1)        0.10       0.10 r
  U98/ZN (AOI22_X1)                        0.04       0.14 f
  U97/ZN (INV_X1)                          0.04       0.17 r
  ID_EX_REG_out_reg_56_/D (DFFR_X1)        0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_56_/CK (DFFR_X1)       0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_252_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_252_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_252_/Q (DFFR_X1)       0.10       0.10 r
  U216/ZN (AOI22_X1)                       0.04       0.14 f
  U215/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_252_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_252_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_253_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_253_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_253_/Q (DFFR_X1)       0.10       0.10 r
  U214/ZN (AOI22_X1)                       0.04       0.14 f
  U213/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_253_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_253_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_254_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_254_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_254_/Q (DFFR_X1)       0.10       0.10 r
  U212/ZN (AOI22_X1)                       0.04       0.14 f
  U211/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_254_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_254_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_255_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_255_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_255_/Q (DFFR_X1)       0.10       0.10 r
  U210/ZN (AOI22_X1)                       0.04       0.14 f
  U209/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_255_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_255_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_256_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_256_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_256_/Q (DFFR_X1)       0.10       0.10 r
  U208/ZN (AOI22_X1)                       0.04       0.14 f
  U207/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_256_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_256_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_257_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_257_/Q (DFFR_X1)       0.10       0.10 r
  U206/ZN (AOI22_X1)                       0.04       0.14 f
  U205/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_257_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_257_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_258_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_258_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_258_/Q (DFFR_X1)       0.10       0.10 r
  U204/ZN (AOI22_X1)                       0.04       0.14 f
  U203/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_258_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_258_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_259_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_259_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_259_/Q (DFFR_X1)       0.10       0.10 r
  U202/ZN (AOI22_X1)                       0.04       0.14 f
  U201/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_259_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_259_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_260_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_260_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_260_/Q (DFFR_X1)       0.10       0.10 r
  U198/ZN (AOI22_X1)                       0.04       0.14 f
  U197/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_260_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_260_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_261_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_261_/Q (DFFR_X1)       0.10       0.10 r
  U196/ZN (AOI22_X1)                       0.04       0.14 f
  U195/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_261_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_261_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_262_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_262_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_262_/Q (DFFR_X1)       0.10       0.10 r
  U194/ZN (AOI22_X1)                       0.04       0.14 f
  U193/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_262_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_262_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_263_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_263_/Q (DFFR_X1)       0.10       0.10 r
  U192/ZN (AOI22_X1)                       0.04       0.14 f
  U191/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_263_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_263_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_264_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_264_/Q (DFFR_X1)       0.10       0.10 r
  U190/ZN (AOI22_X1)                       0.04       0.14 f
  U189/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_264_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_264_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_265_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_265_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_265_/Q (DFFR_X1)       0.10       0.10 r
  U188/ZN (AOI22_X1)                       0.04       0.14 f
  U187/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_265_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_265_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_266_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_266_/Q (DFFR_X1)       0.10       0.10 r
  U186/ZN (AOI22_X1)                       0.04       0.14 f
  U185/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_266_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_266_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_267_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_267_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_267_/Q (DFFR_X1)       0.10       0.10 r
  U184/ZN (AOI22_X1)                       0.04       0.14 f
  U183/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_267_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_267_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_268_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_268_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_268_/Q (DFFR_X1)       0.10       0.10 r
  U182/ZN (AOI22_X1)                       0.04       0.14 f
  U181/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_268_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_268_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_269_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_269_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_269_/Q (DFFR_X1)       0.10       0.10 r
  U180/ZN (AOI22_X1)                       0.04       0.14 f
  U179/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_269_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_269_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_270_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_270_/Q (DFFR_X1)       0.10       0.10 r
  U176/ZN (AOI22_X1)                       0.04       0.14 f
  U175/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_270_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_270_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_271_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_271_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_271_/Q (DFFR_X1)       0.10       0.10 r
  U174/ZN (AOI22_X1)                       0.04       0.14 f
  U173/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_271_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_271_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_272_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_272_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_272_/Q (DFFR_X1)       0.10       0.10 r
  U172/ZN (AOI22_X1)                       0.04       0.14 f
  U171/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_272_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_272_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_273_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_273_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_273_/Q (DFFR_X1)       0.10       0.10 r
  U170/ZN (AOI22_X1)                       0.04       0.14 f
  U169/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_273_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_273_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_274_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_274_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_274_/Q (DFFR_X1)       0.10       0.10 r
  U168/ZN (AOI22_X1)                       0.04       0.14 f
  U167/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_274_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_274_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_275_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_275_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_275_/Q (DFFR_X1)       0.10       0.10 r
  U166/ZN (AOI22_X1)                       0.04       0.14 f
  U165/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_275_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_275_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: ID_EX_REG_out_reg_276_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG_out_reg_276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex_reg          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       0.00 r
  ID_EX_REG_out_reg_276_/Q (DFFR_X1)       0.10       0.10 r
  U164/ZN (AOI22_X1)                       0.04       0.14 f
  U163/ZN (INV_X1)                         0.04       0.17 r
  ID_EX_REG_out_reg_276_/D (DFFR_X1)       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  ID_EX_REG_out_reg_276_/CK (DFFR_X1)      0.00       1.25 r
  library setup time                      -0.06       1.19
  data required time                                  1.19
  -----------------------------------------------------------
  data required time                                  1.19
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         1.02


1
