#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002224c316c80 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v000002224c38d330_0 .var "clk", 0 0;
v000002224c38c9d0_0 .var "rst", 0 0;
S_000002224c316e10 .scope module, "uut" "Top" 2 8, 3 8 0, S_000002224c316c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
L_000002224c308310 .functor BUFZ 32, L_000002224c307d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002224c307d60 .functor BUFZ 32, L_000002224c3eb1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002224c308460 .functor BUFZ 32, L_000002224c3ebe60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002224c308000 .functor BUFZ 32, L_000002224c307d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002224c38cd90_0 .net "ALUctrl", 3 0, v000002224c38a6a0_0;  1 drivers
v000002224c38c110_0 .net "ALUout", 31 0, v000002224c38ac40_0;  1 drivers
v000002224c38ca70_0 .net "ALUsrc", 0 0, v000002224c38b140_0;  1 drivers
v000002224c38ce30_0 .net "ALUzero", 0 0, L_000002224c3eb820;  1 drivers
v000002224c38c570_0 .net "Imm", 31 0, v000002224c38a1a0_0;  1 drivers
v000002224c38dab0_0 .net "Instr", 31 0, L_000002224c3ec810;  1 drivers
v000002224c38d970_0 .net "Link", 0 0, v000002224c38bf00_0;  1 drivers
v000002224c38d470_0 .net "MemToReg", 0 0, v000002224c38a7e0_0;  1 drivers
v000002224c38d650_0 .net "MemWrite", 0 0, v000002224c38a060_0;  1 drivers
v000002224c38d010_0 .var "PC", 31 0;
v000002224c38d1f0_0 .net "PCchoose", 1 0, v000002224c38ad80_0;  1 drivers
v000002224c38dc90_0 .net "PCplus1", 31 0, L_000002224c38d510;  1 drivers
v000002224c38ddd0_0 .net "ReadData", 31 0, L_000002224c3ec960;  1 drivers
v000002224c38df10 .array "Reg", 0 31, 31 0;
v000002224c38cb10_0 .net "RegWrite_en", 0 0, v000002224c38bd20_0;  1 drivers
v000002224c38de70_0 .net "Result", 31 0, L_000002224c3eaa60;  1 drivers
v000002224c38c6b0_0 .net "WriteReg", 4 0, v000002224c38a100_0;  1 drivers
v000002224c38c1b0_0 .var "WriteText", 31 0;
L_000002224c392098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002224c38c890_0 .net/2u *"_ivl_0", 31 0, L_000002224c392098;  1 drivers
v000002224c38c750_0 .net *"_ivl_11", 25 0, L_000002224c3eaf60;  1 drivers
v000002224c38cbb0_0 .net *"_ivl_14", 31 0, L_000002224c3eb1e0;  1 drivers
v000002224c38c250_0 .net *"_ivl_17", 4 0, L_000002224c3eb3c0;  1 drivers
v000002224c38c2f0_0 .net *"_ivl_18", 6 0, L_000002224c3eb280;  1 drivers
L_000002224c3920e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002224c38ccf0_0 .net *"_ivl_21", 1 0, L_000002224c3920e0;  1 drivers
v000002224c38d290_0 .net *"_ivl_24", 31 0, L_000002224c3ebe60;  1 drivers
v000002224c38c390_0 .net *"_ivl_27", 4 0, L_000002224c3ebdc0;  1 drivers
v000002224c38db50_0 .net *"_ivl_28", 6 0, L_000002224c3ea6a0;  1 drivers
L_000002224c392128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002224c38dd30_0 .net *"_ivl_31", 1 0, L_000002224c392128;  1 drivers
v000002224c38c930_0 .net *"_ivl_9", 5 0, L_000002224c3eb320;  1 drivers
v000002224c38ced0_0 .net "branch_addr", 31 0, L_000002224c3ea600;  1 drivers
v000002224c38d5b0_0 .net "clk", 0 0, v000002224c38d330_0;  1 drivers
v000002224c38c430_0 .net "inp1", 31 0, L_000002224c308000;  1 drivers
v000002224c38d150_0 .net "inp2", 31 0, L_000002224c3eb500;  1 drivers
v000002224c38c4d0_0 .net "j_addr", 31 0, L_000002224c3ea4c0;  1 drivers
v000002224c38c7f0_0 .net "jr_addr", 31 0, L_000002224c308310;  1 drivers
v000002224c38cc50_0 .net "nextPC", 31 0, v000002224c31f100_0;  1 drivers
v000002224c38d790_0 .net "rs_data", 31 0, L_000002224c307d60;  1 drivers
v000002224c38cf70_0 .net "rst", 0 0, v000002224c38c9d0_0;  1 drivers
v000002224c38d6f0_0 .net "rt_data", 31 0, L_000002224c308460;  1 drivers
v000002224c38d3d0_0 .net "shamt", 4 0, L_000002224c3eb460;  1 drivers
v000002224c38d0b0_0 .var "start", 0 0;
v000002224c38d830_0 .var "w_enable", 0 0;
E_000002224c328880 .event posedge, v000002224c38a2e0_0;
L_000002224c38d510 .arith/sum 32, v000002224c38d010_0, L_000002224c392098;
L_000002224c3ea600 .arith/sum 32, v000002224c38d010_0, v000002224c38a1a0_0;
L_000002224c3eb320 .part v000002224c38d010_0, 26, 6;
L_000002224c3eaf60 .part L_000002224c3ec810, 0, 26;
L_000002224c3ea4c0 .concat [ 26 6 0 0], L_000002224c3eaf60, L_000002224c3eb320;
L_000002224c3eb1e0 .array/port v000002224c38df10, L_000002224c3eb280;
L_000002224c3eb3c0 .part L_000002224c3ec810, 21, 5;
L_000002224c3eb280 .concat [ 5 2 0 0], L_000002224c3eb3c0, L_000002224c3920e0;
L_000002224c3ebe60 .array/port v000002224c38df10, L_000002224c3ea6a0;
L_000002224c3ebdc0 .part L_000002224c3ec810, 16, 5;
L_000002224c3ea6a0 .concat [ 5 2 0 0], L_000002224c3ebdc0, L_000002224c392128;
L_000002224c3eb460 .part L_000002224c3ec810, 6, 5;
S_000002224c2fd840 .scope module, "PC_next_decider" "PCSelector" 3 47, 4 10 0, S_000002224c316e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "out";
v000002224c31e340_0 .net "a", 31 0, L_000002224c38d510;  alias, 1 drivers
v000002224c31eb60_0 .net "b", 31 0, L_000002224c3ea600;  alias, 1 drivers
v000002224c31e700_0 .net "c", 31 0, L_000002224c308310;  alias, 1 drivers
v000002224c31eca0_0 .net "d", 31 0, L_000002224c3ea4c0;  alias, 1 drivers
v000002224c31f100_0 .var "out", 31 0;
v000002224c31ea20_0 .net "s", 1 0, v000002224c38ad80_0;  alias, 1 drivers
v000002224c31e840_0 .net "zero", 0 0, L_000002224c3eb820;  alias, 1 drivers
E_000002224c328c00/0 .event anyedge, v000002224c31ea20_0, v000002224c31e340_0, v000002224c31e840_0, v000002224c31eb60_0;
E_000002224c328c00/1 .event anyedge, v000002224c31e700_0, v000002224c31eca0_0;
E_000002224c328c00 .event/or E_000002224c328c00/0, E_000002224c328c00/1;
S_000002224c2fd9d0 .scope module, "Result_decider" "mux32bit" 3 52, 4 3 0, S_000002224c316e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp1";
    .port_info 1 /INPUT 32 "inp2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v000002224c31e8e0_0 .net "inp1", 31 0, v000002224c38ac40_0;  alias, 1 drivers
v000002224c31e980_0 .net "inp2", 31 0, L_000002224c3ec960;  alias, 1 drivers
v000002224c31eac0_0 .net "out", 31 0, L_000002224c3eaa60;  alias, 1 drivers
v000002224c31ee80_0 .net "select", 0 0, v000002224c38a7e0_0;  alias, 1 drivers
L_000002224c3eaa60 .functor MUXZ 32, v000002224c38ac40_0, L_000002224c3ec960, v000002224c38a7e0_0, C4<>;
S_000002224c2df8f0 .scope module, "alu" "ALU" 3 58, 5 3 0, S_000002224c316e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp1";
    .port_info 1 /INPUT 32 "inp2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "ALUctrl";
    .port_info 4 /OUTPUT 32 "ALUOut";
    .port_info 5 /OUTPUT 1 "ALUzero";
v000002224c38ac40_0 .var "ALUOut", 31 0;
v000002224c38a4c0_0 .net "ALUctrl", 3 0, v000002224c38a6a0_0;  alias, 1 drivers
v000002224c38bbe0_0 .net "ALUzero", 0 0, L_000002224c3eb820;  alias, 1 drivers
L_000002224c392170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002224c38bdc0_0 .net/2u *"_ivl_0", 31 0, L_000002224c392170;  1 drivers
v000002224c38b820_0 .net "inp1", 31 0, L_000002224c308000;  alias, 1 drivers
v000002224c38a560_0 .net "inp2", 31 0, L_000002224c3eb500;  alias, 1 drivers
v000002224c38b960_0 .net "shamt", 4 0, L_000002224c3eb460;  alias, 1 drivers
E_000002224c3287c0 .event anyedge, v000002224c38a4c0_0, v000002224c38b820_0, v000002224c38a560_0, v000002224c38b960_0;
L_000002224c3eb820 .cmp/eq 32, v000002224c38ac40_0, L_000002224c392170;
S_000002224c2dfa80 .scope module, "in2_decider" "mux32bit" 3 57, 4 3 0, S_000002224c316e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inp1";
    .port_info 1 /INPUT 32 "inp2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v000002224c38ba00_0 .net "inp1", 31 0, L_000002224c308460;  alias, 1 drivers
v000002224c38ae20_0 .net "inp2", 31 0, v000002224c38a1a0_0;  alias, 1 drivers
v000002224c38baa0_0 .net "out", 31 0, L_000002224c3eb500;  alias, 1 drivers
v000002224c38ace0_0 .net "select", 0 0, v000002224c38b140_0;  alias, 1 drivers
L_000002224c3eb500 .functor MUXZ 32, L_000002224c308460, v000002224c38a1a0_0, v000002224c38b140_0, C4<>;
S_000002224c2fdd70 .scope module, "instruction" "InstructMem" 3 60, 6 3 0, S_000002224c316e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "read_addr";
    .port_info 3 /INPUT 32 "write_addr";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
L_000002224c3ec810 .functor BUFZ 32, L_000002224c3eb6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002224c38bc80_0 .net *"_ivl_0", 31 0, L_000002224c3eb6e0;  1 drivers
v000002224c38b5a0_0 .net *"_ivl_3", 15 0, L_000002224c3eaec0;  1 drivers
v000002224c38a600_0 .net *"_ivl_4", 17 0, L_000002224c3ea1a0;  1 drivers
L_000002224c3921b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002224c38b8c0_0 .net *"_ivl_7", 1 0, L_000002224c3921b8;  1 drivers
v000002224c38a920_0 .net "clk", 0 0, v000002224c38d330_0;  alias, 1 drivers
v000002224c38ab00_0 .net "data_in", 31 0, v000002224c38c1b0_0;  1 drivers
v000002224c38a9c0_0 .net "data_out", 31 0, L_000002224c3ec810;  alias, 1 drivers
v000002224c38be60_0 .net "read_addr", 31 0, v000002224c38d010_0;  1 drivers
v000002224c38a2e0_0 .net "rst", 0 0, v000002224c38c9d0_0;  alias, 1 drivers
v000002224c38b000 .array "store", 0 65535, 31 0;
v000002224c38bb40_0 .net "write_addr", 31 0, v000002224c38c1b0_0;  alias, 1 drivers
v000002224c38a380_0 .net "write_en", 0 0, v000002224c38d830_0;  1 drivers
E_000002224c327e40 .event posedge, v000002224c38a920_0;
L_000002224c3eb6e0 .array/port v000002224c38b000, L_000002224c3ea1a0;
L_000002224c3eaec0 .part v000002224c38d010_0, 0, 16;
L_000002224c3ea1a0 .concat [ 16 2 0 0], L_000002224c3eaec0, L_000002224c3921b8;
S_000002224c2fdf00 .scope module, "unit" "control_unit" 3 63, 7 3 0, S_000002224c316e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /OUTPUT 2 "PCchoose";
    .port_info 2 /OUTPUT 4 "ALUctrl";
    .port_info 3 /OUTPUT 5 "WriteReg";
    .port_info 4 /OUTPUT 1 "ALUsrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "RegWrite_en";
    .port_info 8 /OUTPUT 1 "Link";
    .port_info 9 /OUTPUT 32 "Imm";
P_000002224c21e640 .param/l "IFORMAT" 0 7 25, C4<1>;
P_000002224c21e678 .param/l "RFORMAT" 0 7 24, C4<0>;
P_000002224c21e6b0 .param/l "SIG_ADD" 1 7 27, C4<100000>;
P_000002224c21e6e8 .param/l "SIG_ADDU" 1 7 29, C4<100001>;
P_000002224c21e720 .param/l "SIG_AND" 1 7 31, C4<100100>;
P_000002224c21e758 .param/l "SIG_OR" 1 7 32, C4<100101>;
P_000002224c21e790 .param/l "SIG_SLL" 1 7 33, C4<000000>;
P_000002224c21e7c8 .param/l "SIG_SLT" 1 7 35, C4<101010>;
P_000002224c21e800 .param/l "SIG_SRL" 1 7 34, C4<000010>;
P_000002224c21e838 .param/l "SIG_SUB" 1 7 28, C4<100010>;
P_000002224c21e870 .param/l "SIG_SUBU" 1 7 30, C4<100011>;
v000002224c38a6a0_0 .var "ALUctrl", 3 0;
v000002224c38b140_0 .var "ALUsrc", 0 0;
v000002224c38a1a0_0 .var "Imm", 31 0;
v000002224c38b3c0_0 .net "Instr", 31 0, L_000002224c3ec810;  alias, 1 drivers
v000002224c38bf00_0 .var "Link", 0 0;
v000002224c38a7e0_0 .var "MemToReg", 0 0;
v000002224c38a060_0 .var "MemWrite", 0 0;
v000002224c38ad80_0 .var "PCchoose", 1 0;
v000002224c38bd20_0 .var "RegWrite_en", 0 0;
v000002224c38a100_0 .var "WriteReg", 4 0;
v000002224c38b1e0_0 .net *"_ivl_1", 0 0, L_000002224c3eaba0;  1 drivers
v000002224c38af60_0 .net *"_ivl_11", 15 0, L_000002224c3eba00;  1 drivers
v000002224c38a240_0 .net *"_ivl_2", 15 0, L_000002224c3eab00;  1 drivers
v000002224c38a740_0 .net *"_ivl_5", 15 0, L_000002224c3ebf00;  1 drivers
L_000002224c392248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002224c38a420_0 .net/2u *"_ivl_8", 15 0, L_000002224c392248;  1 drivers
v000002224c38aba0_0 .net "rd", 4 0, L_000002224c3ebfa0;  1 drivers
v000002224c38a880_0 .net "rs", 4 0, L_000002224c3ebd20;  1 drivers
v000002224c38b780_0 .net "rt", 4 0, L_000002224c3ea560;  1 drivers
v000002224c38aa60_0 .net "signed_im", 31 0, L_000002224c3eb8c0;  1 drivers
v000002224c38aec0_0 .net "unsigned_im", 31 0, L_000002224c3ea880;  1 drivers
E_000002224c328780 .event anyedge, v000002224c38a9c0_0;
L_000002224c3eaba0 .part L_000002224c3ec810, 15, 1;
LS_000002224c3eab00_0_0 .concat [ 1 1 1 1], L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0;
LS_000002224c3eab00_0_4 .concat [ 1 1 1 1], L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0;
LS_000002224c3eab00_0_8 .concat [ 1 1 1 1], L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0;
LS_000002224c3eab00_0_12 .concat [ 1 1 1 1], L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0, L_000002224c3eaba0;
L_000002224c3eab00 .concat [ 4 4 4 4], LS_000002224c3eab00_0_0, LS_000002224c3eab00_0_4, LS_000002224c3eab00_0_8, LS_000002224c3eab00_0_12;
L_000002224c3ebf00 .part L_000002224c3ec810, 0, 16;
L_000002224c3eb8c0 .concat [ 16 16 0 0], L_000002224c3ebf00, L_000002224c3eab00;
L_000002224c3eba00 .part L_000002224c3ec810, 0, 16;
L_000002224c3ea880 .concat [ 16 16 0 0], L_000002224c3eba00, L_000002224c392248;
L_000002224c3ebd20 .part L_000002224c3ec810, 21, 5;
L_000002224c3ea560 .part L_000002224c3ec810, 16, 5;
L_000002224c3ebfa0 .part L_000002224c3ec810, 11, 5;
S_000002224c21e8b0 .scope module, "var" "DataMem" 3 61, 8 4 0, S_000002224c316e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "read_addr";
    .port_info 3 /INPUT 32 "write_addr";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
L_000002224c3ec960 .functor BUFZ 32, L_000002224c3ea420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002224c38b0a0_0 .net *"_ivl_0", 31 0, L_000002224c3ea420;  1 drivers
v000002224c38b280_0 .net *"_ivl_3", 15 0, L_000002224c3ea240;  1 drivers
v000002224c38b320_0 .net *"_ivl_4", 17 0, L_000002224c3eb000;  1 drivers
L_000002224c392200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002224c38b460_0 .net *"_ivl_7", 1 0, L_000002224c392200;  1 drivers
v000002224c38b500_0 .net "clk", 0 0, v000002224c38d330_0;  alias, 1 drivers
v000002224c38b640_0 .net "data_in", 31 0, L_000002224c308460;  alias, 1 drivers
v000002224c38b6e0_0 .net "data_out", 31 0, L_000002224c3ec960;  alias, 1 drivers
v000002224c38d8d0_0 .net "read_addr", 31 0, v000002224c38ac40_0;  alias, 1 drivers
v000002224c38dbf0_0 .net "rst", 0 0, v000002224c38c9d0_0;  alias, 1 drivers
v000002224c38c610 .array "store", 0 65535, 31 0;
v000002224c38c070_0 .net "write_addr", 31 0, v000002224c38ac40_0;  alias, 1 drivers
v000002224c38da10_0 .net "write_en", 0 0, v000002224c38a060_0;  alias, 1 drivers
L_000002224c3ea420 .array/port v000002224c38c610, L_000002224c3eb000;
L_000002224c3ea240 .part v000002224c38ac40_0, 0, 16;
L_000002224c3eb000 .concat [ 16 2 0 0], L_000002224c3ea240, L_000002224c392200;
    .scope S_000002224c2fd840;
T_0 ;
    %wait E_000002224c328c00;
    %load/vec4 v000002224c31ea20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002224c31e340_0;
    %assign/vec4 v000002224c31f100_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002224c31e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000002224c31eb60_0;
    %assign/vec4 v000002224c31f100_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000002224c31e340_0;
    %assign/vec4 v000002224c31f100_0, 0;
T_0.6 ;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000002224c31e700_0;
    %assign/vec4 v000002224c31f100_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000002224c31eca0_0;
    %assign/vec4 v000002224c31f100_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002224c2df8f0;
T_1 ;
    %wait E_000002224c3287c0;
    %load/vec4 v000002224c38a4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.0 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %add;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %sub;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %and;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %or;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v000002224c38b820_0;
    %ix/getv 4, v000002224c38b960_0;
    %shiftl 4;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.5 ;
    %load/vec4 v000002224c38b820_0;
    %ix/getv 4, v000002224c38b960_0;
    %shiftr 4;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.6 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.7 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.8 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v000002224c38a560_0;
    %load/vec4 v000002224c38b820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.20, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v000002224c38a560_0;
    %load/vec4 v000002224c38b820_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_1.22, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.23, 8;
T_1.22 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.23, 8;
 ; End of false expr.
    %blend;
T_1.23;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.24, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.25, 8;
T_1.24 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.25, 8;
 ; End of false expr.
    %blend;
T_1.25;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000002224c38b820_0;
    %load/vec4 v000002224c38a560_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_1.26, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.27, 8;
T_1.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_1.27, 8;
 ; End of false expr.
    %blend;
T_1.27;
    %store/vec4 v000002224c38ac40_0, 0, 32;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002224c2fdd70;
T_2 ;
    %pushi/vec4 8421408, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 10520608, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 573767679, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 1648361485, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 38944, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 1651638281, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 34816032, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 2366898176, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 2366963713, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 2056585219, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 2903769089, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 2903834624, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 577961985, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 134217733, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 575864831, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %pushi/vec4 1610612736, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38b000, 4, 0;
    %end;
    .thread T_2;
    .scope S_000002224c2fdd70;
T_3 ;
    %wait E_000002224c327e40;
    %load/vec4 v000002224c38a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002224c38ab00_0;
    %load/vec4 v000002224c38bb40_0;
    %parti/s 16, 0, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v000002224c38b000, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002224c21e8b0;
T_4 ;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38c610, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38c610, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38c610, 4, 0;
    %pushi/vec4 76, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38c610, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38c610, 4, 0;
    %end;
    .thread T_4;
    .scope S_000002224c21e8b0;
T_5 ;
    %vpi_call 8 22 "$monitor", "%d %d %d %d %d", &A<v000002224c38c610, 0>, &A<v000002224c38c610, 1>, &A<v000002224c38c610, 2>, &A<v000002224c38c610, 3>, &A<v000002224c38c610, 4> {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002224c21e8b0;
T_6 ;
    %wait E_000002224c327e40;
    %load/vec4 v000002224c38da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002224c38b640_0;
    %load/vec4 v000002224c38c070_0;
    %parti/s 16, 0, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v000002224c38c610, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002224c2fdf00;
T_7 ;
    %wait E_000002224c328780;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38bf00_0, 0, 1;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %load/vec4 v000002224c38aba0_0;
    %store/vec4 v000002224c38a100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38bd20_0, 0, 1;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 3, 29, 6;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %load/vec4 v000002224c38b780_0;
    %store/vec4 v000002224c38a100_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38b140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38bd20_0, 0, 1;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 3, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %jmp T_7.21;
T_7.15 ;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.21;
T_7.16 ;
    %load/vec4 v000002224c38aec0_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.21;
T_7.17 ;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.21;
T_7.18 ;
    %load/vec4 v000002224c38aec0_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.21;
T_7.19 ;
    %load/vec4 v000002224c38aec0_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v000002224c38aec0_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 3, 29, 6;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %load/vec4 v000002224c38b780_0;
    %store/vec4 v000002224c38a100_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38b140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38bd20_0, 0, 1;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 3, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %jmp T_7.30;
T_7.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.30;
T_7.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.30;
T_7.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 6, 26, 6;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %load/vec4 v000002224c38aba0_0;
    %store/vec4 v000002224c38a100_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38b140_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38bd20_0, 0, 1;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 6, 26, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002224c38a100_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38b140_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38bd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38bf00_0, 0, 1;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %load/vec4 v000002224c38b780_0;
    %store/vec4 v000002224c38a100_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38b140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38bd20_0, 0, 1;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v000002224c38b3c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002224c38ad80_0, 0, 2;
    %load/vec4 v000002224c38b780_0;
    %store/vec4 v000002224c38a100_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38b140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002224c38a6a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38bd20_0, 0, 1;
    %load/vec4 v000002224c38aa60_0;
    %store/vec4 v000002224c38a1a0_0, 0, 32;
T_7.37 ;
T_7.36 ;
T_7.34 ;
T_7.32 ;
T_7.23 ;
T_7.14 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002224c316e10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002224c38c1b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38d830_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002224c316e10;
T_9 ;
    %wait E_000002224c328880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002224c38d010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38df10, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38df10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38df10, 4, 0;
    %pushi/vec4 65535, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38df10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38d0b0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002224c316e10;
T_10 ;
    %wait E_000002224c327e40;
    %load/vec4 v000002224c38d0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38d0b0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002224c38cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002224c38de70_0;
    %load/vec4 v000002224c38c6b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002224c38df10, 4, 0;
T_10.2 ;
    %load/vec4 v000002224c38d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000002224c38dc90_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002224c38df10, 4, 0;
T_10.4 ;
    %load/vec4 v000002224c38cc50_0;
    %store/vec4 v000002224c38d010_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002224c316c80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38d330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002224c38c9d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002224c38c9d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002224c316c80;
T_12 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002224c316c80 {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000002224c316c80;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v000002224c38d330_0;
    %inv;
    %store/vec4 v000002224c38d330_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb.v";
    "./topmodule.v";
    "./mux.v";
    "./ALU.v";
    "./InstructMem.v";
    "./Control Unit.v";
    "./DataMem.v";
