--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/w/pwh/rh2/src/pwh_lab/rh_video_display/rh_video_display.ise
-intstyle ise -v 3 -s 4 -xml lab3 lab3.ncd -o lab3.twr lab3.pcf -ucf labkit.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_down  |    5.408(R)|   -2.560(R)|clk               |   0.000|
button_enter |    3.590(R)|   -1.533(R)|clock_65mhz       |   0.000|
button_up    |    2.587(R)|   -1.225(R)|clk               |   0.000|
ram0_data<0> |   -1.482(R)|    1.754(R)|clk               |   0.000|
ram0_data<1> |   -1.787(R)|    2.059(R)|clk               |   0.000|
ram0_data<2> |   -1.395(R)|    1.667(R)|clk               |   0.000|
ram0_data<3> |   -2.543(R)|    2.815(R)|clk               |   0.000|
ram0_data<4> |   -0.636(R)|    0.908(R)|clk               |   0.000|
ram0_data<5> |   -2.004(R)|    2.276(R)|clk               |   0.000|
ram0_data<6> |   -0.457(R)|    0.729(R)|clk               |   0.000|
ram0_data<7> |   -0.965(R)|    1.237(R)|clk               |   0.000|
ram0_data<8> |   -1.723(R)|    1.995(R)|clk               |   0.000|
ram0_data<9> |   -1.092(R)|    1.364(R)|clk               |   0.000|
ram0_data<10>|   -2.130(R)|    2.402(R)|clk               |   0.000|
ram0_data<11>|   -1.122(R)|    1.394(R)|clk               |   0.000|
ram0_data<12>|   -2.134(R)|    2.406(R)|clk               |   0.000|
ram0_data<13>|   -0.594(R)|    0.866(R)|clk               |   0.000|
ram0_data<14>|   -2.107(R)|    2.379(R)|clk               |   0.000|
ram0_data<15>|   -1.440(R)|    1.712(R)|clk               |   0.000|
ram0_data<16>|   -1.703(R)|    1.975(R)|clk               |   0.000|
ram0_data<17>|   -1.944(R)|    2.216(R)|clk               |   0.000|
ram0_data<18>|   -1.939(R)|    2.211(R)|clk               |   0.000|
ram0_data<19>|   -1.889(R)|    2.161(R)|clk               |   0.000|
ram0_data<20>|   -1.670(R)|    1.942(R)|clk               |   0.000|
ram0_data<21>|   -0.073(R)|    0.345(R)|clk               |   0.000|
ram0_data<22>|    0.328(R)|   -0.056(R)|clk               |   0.000|
ram0_data<23>|   -1.009(R)|    1.281(R)|clk               |   0.000|
ram0_data<24>|   -0.655(R)|    0.927(R)|clk               |   0.000|
ram0_data<25>|   -0.197(R)|    0.469(R)|clk               |   0.000|
ram0_data<26>|   -1.409(R)|    1.681(R)|clk               |   0.000|
ram0_data<27>|   -1.403(R)|    1.675(R)|clk               |   0.000|
ram0_data<28>|   -1.153(R)|    1.425(R)|clk               |   0.000|
ram0_data<29>|   -1.197(R)|    1.469(R)|clk               |   0.000|
ram0_data<30>|   -0.360(R)|    0.632(R)|clk               |   0.000|
ram0_data<31>|   -0.118(R)|    0.390(R)|clk               |   0.000|
switch<0>    |    5.608(R)|   -1.573(R)|clk               |   0.000|
switch<1>    |    9.673(R)|   -4.688(R)|clk               |   0.000|
switch<3>    |    7.975(R)|   -3.233(R)|clk               |   0.000|
switch<4>    |    9.233(R)|   -4.183(R)|clk               |   0.000|
switch<5>    |   10.034(R)|   -4.549(R)|clk               |   0.000|
switch<6>    |    5.502(R)|   -1.492(R)|clk               |   0.000|
switch<7>    |    1.504(R)|   -0.007(R)|clk               |   0.000|
user1<0>     |    4.862(R)|   -3.197(R)|clk               |   0.000|
user1<2>     |    2.060(R)|   -1.788(R)|clk               |   0.000|
user1<3>     |    1.198(R)|   -0.926(R)|clk               |   0.000|
user1<4>     |    1.428(R)|   -1.156(R)|clk               |   0.000|
user1<5>     |    1.418(R)|   -1.146(R)|clk               |   0.000|
user1<6>     |    1.422(R)|   -1.150(R)|clk               |   0.000|
user1<7>     |    1.025(R)|   -0.753(R)|clk               |   0.000|
user1<8>     |    1.668(R)|   -1.396(R)|clk               |   0.000|
user1<9>     |    1.645(R)|   -1.373(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.378(R)|rc/ram_clock      |   0.000|
                  |   14.378(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.563(R)|rc/ram_clock      |   0.000|
                  |   12.563(F)|rc/ram_clock      |   0.000|
disp_clock        |   12.853(R)|clk               |   0.000|
led<2>            |   18.701(R)|clk               |   0.000|
                  |   19.281(R)|clock_65mhz       |   0.000|
led<3>            |   14.455(R)|clk               |   0.000|
led<4>            |   14.538(R)|clk               |   0.000|
led<5>            |   13.512(R)|clk               |   0.000|
ram0_address<0>   |   21.248(R)|clk               |   0.000|
ram0_address<1>   |   20.936(R)|clk               |   0.000|
ram0_address<2>   |   20.948(R)|clk               |   0.000|
ram0_address<3>   |   21.169(R)|clk               |   0.000|
ram0_address<4>   |   20.508(R)|clk               |   0.000|
ram0_address<5>   |   21.243(R)|clk               |   0.000|
ram0_address<6>   |   20.764(R)|clk               |   0.000|
ram0_address<7>   |   21.630(R)|clk               |   0.000|
ram0_address<8>   |   17.476(R)|clk               |   0.000|
ram0_address<9>   |   22.064(R)|clk               |   0.000|
ram0_address<10>  |   24.317(R)|clk               |   0.000|
ram0_address<11>  |   22.877(R)|clk               |   0.000|
ram0_address<12>  |   24.908(R)|clk               |   0.000|
ram0_address<13>  |   23.535(R)|clk               |   0.000|
ram0_address<14>  |   24.310(R)|clk               |   0.000|
ram0_address<15>  |   29.540(R)|clk               |   0.000|
ram0_address<16>  |   24.094(R)|clk               |   0.000|
ram0_address<17>  |   24.188(R)|clk               |   0.000|
ram0_clk          |   12.460(R)|rc/ram_clock      |   0.000|
                  |   12.460(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.072(R)|clk               |   0.000|
ram0_data<1>      |   10.973(R)|clk               |   0.000|
ram0_data<2>      |   10.968(R)|clk               |   0.000|
ram0_data<3>      |   10.979(R)|clk               |   0.000|
ram0_data<4>      |   10.970(R)|clk               |   0.000|
ram0_data<5>      |   11.166(R)|clk               |   0.000|
ram0_data<6>      |   10.937(R)|clk               |   0.000|
ram0_data<7>      |   10.599(R)|clk               |   0.000|
ram0_data<8>      |   11.294(R)|clk               |   0.000|
ram0_data<9>      |   12.557(R)|clk               |   0.000|
ram0_data<10>     |   11.380(R)|clk               |   0.000|
ram0_data<11>     |   12.569(R)|clk               |   0.000|
ram0_data<12>     |   11.339(R)|clk               |   0.000|
ram0_data<13>     |   11.382(R)|clk               |   0.000|
ram0_data<14>     |   11.342(R)|clk               |   0.000|
ram0_data<15>     |   10.772(R)|clk               |   0.000|
ram0_data<16>     |   11.223(R)|clk               |   0.000|
ram0_data<17>     |   10.699(R)|clk               |   0.000|
ram0_data<18>     |   10.955(R)|clk               |   0.000|
ram0_data<19>     |   10.314(R)|clk               |   0.000|
ram0_data<20>     |   10.592(R)|clk               |   0.000|
ram0_data<21>     |   11.276(R)|clk               |   0.000|
ram0_data<22>     |   11.316(R)|clk               |   0.000|
ram0_data<23>     |   10.686(R)|clk               |   0.000|
ram0_data<24>     |   11.193(R)|clk               |   0.000|
ram0_data<25>     |   11.330(R)|clk               |   0.000|
ram0_data<26>     |   10.106(R)|clk               |   0.000|
ram0_data<27>     |   10.640(R)|clk               |   0.000|
ram0_data<28>     |   10.864(R)|clk               |   0.000|
ram0_data<29>     |   11.154(R)|clk               |   0.000|
ram0_data<30>     |   10.900(R)|clk               |   0.000|
ram0_data<31>     |   11.310(R)|clk               |   0.000|
ram0_data<32>     |   11.174(R)|clk               |   0.000|
ram0_data<33>     |   11.161(R)|clk               |   0.000|
ram0_data<34>     |   11.172(R)|clk               |   0.000|
ram0_data<35>     |   10.113(R)|clk               |   0.000|
ram0_we_b         |   12.471(R)|clk               |   0.000|
user1<1>          |   15.920(R)|clk               |   0.000|
vga_out_blank_b   |   13.478(R)|clk               |   0.000|
vga_out_blue<0>   |   14.402(R)|clk               |   0.000|
vga_out_blue<1>   |   14.384(R)|clk               |   0.000|
vga_out_blue<2>   |   12.844(R)|clk               |   0.000|
vga_out_blue<3>   |   13.344(R)|clk               |   0.000|
vga_out_blue<4>   |   13.022(R)|clk               |   0.000|
vga_out_blue<5>   |   13.421(R)|clk               |   0.000|
vga_out_blue<6>   |   12.613(R)|clk               |   0.000|
vga_out_blue<7>   |   12.059(R)|clk               |   0.000|
vga_out_green<0>  |   13.016(R)|clk               |   0.000|
vga_out_green<1>  |   14.583(R)|clk               |   0.000|
vga_out_green<2>  |   12.261(R)|clk               |   0.000|
vga_out_green<3>  |   12.050(R)|clk               |   0.000|
vga_out_green<4>  |   14.373(R)|clk               |   0.000|
vga_out_green<5>  |   14.298(R)|clk               |   0.000|
vga_out_green<6>  |   15.169(R)|clk               |   0.000|
vga_out_green<7>  |   14.766(R)|clk               |   0.000|
vga_out_hsync     |   12.306(R)|clk               |   0.000|
vga_out_red<0>    |   14.371(R)|clk               |   0.000|
vga_out_red<1>    |   13.629(R)|clk               |   0.000|
vga_out_red<2>    |   13.903(R)|clk               |   0.000|
vga_out_red<3>    |   13.982(R)|clk               |   0.000|
vga_out_red<4>    |   14.676(R)|clk               |   0.000|
vga_out_red<5>    |   14.040(R)|clk               |   0.000|
vga_out_red<6>    |   14.070(R)|clk               |   0.000|
vga_out_red<7>    |   13.974(R)|clk               |   0.000|
vga_out_vsync     |   13.652(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   16.626|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    6.840|
---------------+-------------------+---------+


Analysis completed Sat Dec  8 20:18:43 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



