#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61f9717e5b00 .scope module, "InstructionMemory_TB" "InstructionMemory_TB" 2 18;
 .timescale 0 0;
v0x61f9717f8e20_0 .net "Instruction", 31 0, v0x61f9717ad7b0_0;  1 drivers
v0x61f9717f8ee0_0 .var "ReadAddress", 31 0;
S_0x61f9717e5c90 .scope module, "uut" "InstructionMemory" 2 22, 2 1 0, S_0x61f9717e5b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadAddress";
    .port_info 1 /OUTPUT 32 "Instruction";
v0x61f9717ad7b0_0 .var "Instruction", 31 0;
v0x61f9717adba0_0 .net "ReadAddress", 31 0, v0x61f9717f8ee0_0;  1 drivers
v0x61f9717f8920 .array "memory", 31 0, 31 0;
v0x61f9717f8920_0 .array/port v0x61f9717f8920, 0;
v0x61f9717f8920_1 .array/port v0x61f9717f8920, 1;
v0x61f9717f8920_2 .array/port v0x61f9717f8920, 2;
E_0x61f9717e4db0/0 .event edge, v0x61f9717adba0_0, v0x61f9717f8920_0, v0x61f9717f8920_1, v0x61f9717f8920_2;
v0x61f9717f8920_3 .array/port v0x61f9717f8920, 3;
v0x61f9717f8920_4 .array/port v0x61f9717f8920, 4;
v0x61f9717f8920_5 .array/port v0x61f9717f8920, 5;
v0x61f9717f8920_6 .array/port v0x61f9717f8920, 6;
E_0x61f9717e4db0/1 .event edge, v0x61f9717f8920_3, v0x61f9717f8920_4, v0x61f9717f8920_5, v0x61f9717f8920_6;
v0x61f9717f8920_7 .array/port v0x61f9717f8920, 7;
v0x61f9717f8920_8 .array/port v0x61f9717f8920, 8;
v0x61f9717f8920_9 .array/port v0x61f9717f8920, 9;
v0x61f9717f8920_10 .array/port v0x61f9717f8920, 10;
E_0x61f9717e4db0/2 .event edge, v0x61f9717f8920_7, v0x61f9717f8920_8, v0x61f9717f8920_9, v0x61f9717f8920_10;
v0x61f9717f8920_11 .array/port v0x61f9717f8920, 11;
v0x61f9717f8920_12 .array/port v0x61f9717f8920, 12;
v0x61f9717f8920_13 .array/port v0x61f9717f8920, 13;
v0x61f9717f8920_14 .array/port v0x61f9717f8920, 14;
E_0x61f9717e4db0/3 .event edge, v0x61f9717f8920_11, v0x61f9717f8920_12, v0x61f9717f8920_13, v0x61f9717f8920_14;
v0x61f9717f8920_15 .array/port v0x61f9717f8920, 15;
v0x61f9717f8920_16 .array/port v0x61f9717f8920, 16;
v0x61f9717f8920_17 .array/port v0x61f9717f8920, 17;
v0x61f9717f8920_18 .array/port v0x61f9717f8920, 18;
E_0x61f9717e4db0/4 .event edge, v0x61f9717f8920_15, v0x61f9717f8920_16, v0x61f9717f8920_17, v0x61f9717f8920_18;
v0x61f9717f8920_19 .array/port v0x61f9717f8920, 19;
v0x61f9717f8920_20 .array/port v0x61f9717f8920, 20;
v0x61f9717f8920_21 .array/port v0x61f9717f8920, 21;
v0x61f9717f8920_22 .array/port v0x61f9717f8920, 22;
E_0x61f9717e4db0/5 .event edge, v0x61f9717f8920_19, v0x61f9717f8920_20, v0x61f9717f8920_21, v0x61f9717f8920_22;
v0x61f9717f8920_23 .array/port v0x61f9717f8920, 23;
v0x61f9717f8920_24 .array/port v0x61f9717f8920, 24;
v0x61f9717f8920_25 .array/port v0x61f9717f8920, 25;
v0x61f9717f8920_26 .array/port v0x61f9717f8920, 26;
E_0x61f9717e4db0/6 .event edge, v0x61f9717f8920_23, v0x61f9717f8920_24, v0x61f9717f8920_25, v0x61f9717f8920_26;
v0x61f9717f8920_27 .array/port v0x61f9717f8920, 27;
v0x61f9717f8920_28 .array/port v0x61f9717f8920, 28;
v0x61f9717f8920_29 .array/port v0x61f9717f8920, 29;
v0x61f9717f8920_30 .array/port v0x61f9717f8920, 30;
E_0x61f9717e4db0/7 .event edge, v0x61f9717f8920_27, v0x61f9717f8920_28, v0x61f9717f8920_29, v0x61f9717f8920_30;
v0x61f9717f8920_31 .array/port v0x61f9717f8920, 31;
E_0x61f9717e4db0/8 .event edge, v0x61f9717f8920_31;
E_0x61f9717e4db0 .event/or E_0x61f9717e4db0/0, E_0x61f9717e4db0/1, E_0x61f9717e4db0/2, E_0x61f9717e4db0/3, E_0x61f9717e4db0/4, E_0x61f9717e4db0/5, E_0x61f9717e4db0/6, E_0x61f9717e4db0/7, E_0x61f9717e4db0/8;
    .scope S_0x61f9717e5c90;
T_0 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x61f9717f8920 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x61f9717e5c90;
T_1 ;
    %wait E_0x61f9717e4db0;
    %ix/getv 4, v0x61f9717adba0_0;
    %load/vec4a v0x61f9717f8920, 4;
    %store/vec4 v0x61f9717ad7b0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x61f9717e5b00;
T_2 ;
    %vpi_call 2 28 "$display", "Testing Instruction Memory Read" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61f9717f8ee0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x61f9717f8ee0_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 10, 0;
    %vpi_call 2 31 "$display", "ReadAddress = %d, Instruction = %b", v0x61f9717f8ee0_0, v0x61f9717f8e20_0 {0 0 0};
    %load/vec4 v0x61f9717f8ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61f9717f8ee0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 33 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Verilog/InstructionMemory.v";
