# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trabajo_FPGA.srcs/sources_1/new/duty.vhd" \
"../../../../Trabajo_FPGA.srcs/sim_1/new/duty_tb.vhd" \

# Do not sort compile order
nosort
