

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Wed Jun  7 23:11:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  1.861 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|      38|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |u_diff_c_blk_n  |   9|          2|    1|          2|
    |u_dt_c_blk_n    |   9|          2|    1|          2|
    |u_perm_c_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  36|          8|    4|          8|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|u_perm                   |   in|   32|     ap_none|        u_perm|        scalar|
|u_perm_c_din             |  out|   32|     ap_fifo|      u_perm_c|       pointer|
|u_perm_c_num_data_valid  |   in|    4|     ap_fifo|      u_perm_c|       pointer|
|u_perm_c_fifo_cap        |   in|    4|     ap_fifo|      u_perm_c|       pointer|
|u_perm_c_full_n          |   in|    1|     ap_fifo|      u_perm_c|       pointer|
|u_perm_c_write           |  out|    1|     ap_fifo|      u_perm_c|       pointer|
|u_diff                   |   in|   32|     ap_none|        u_diff|        scalar|
|u_diff_c_din             |  out|   32|     ap_fifo|      u_diff_c|       pointer|
|u_diff_c_num_data_valid  |   in|    4|     ap_fifo|      u_diff_c|       pointer|
|u_diff_c_fifo_cap        |   in|    4|     ap_fifo|      u_diff_c|       pointer|
|u_diff_c_full_n          |   in|    1|     ap_fifo|      u_diff_c|       pointer|
|u_diff_c_write           |  out|    1|     ap_fifo|      u_diff_c|       pointer|
|u_dt                     |   in|   32|     ap_none|          u_dt|        scalar|
|u_dt_c_din               |  out|   32|     ap_fifo|        u_dt_c|       pointer|
|u_dt_c_num_data_valid    |   in|    4|     ap_fifo|        u_dt_c|       pointer|
|u_dt_c_fifo_cap          |   in|    4|     ap_fifo|        u_dt_c|       pointer|
|u_dt_c_full_n            |   in|    1|     ap_fifo|        u_dt_c|       pointer|
|u_dt_c_write             |  out|    1|     ap_fifo|        u_dt_c|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

