#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1aaba40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1aabbd0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1aa31d0 .functor NOT 1, L_0x1adb9b0, C4<0>, C4<0>, C4<0>;
L_0x1adb740 .functor XOR 1, L_0x1adb5e0, L_0x1adb6a0, C4<0>, C4<0>;
L_0x1adb8a0 .functor XOR 1, L_0x1adb740, L_0x1adb800, C4<0>, C4<0>;
v0x1ad8dd0_0 .net *"_ivl_10", 0 0, L_0x1adb800;  1 drivers
v0x1ad8ed0_0 .net *"_ivl_12", 0 0, L_0x1adb8a0;  1 drivers
v0x1ad8fb0_0 .net *"_ivl_2", 0 0, L_0x1adb540;  1 drivers
v0x1ad9070_0 .net *"_ivl_4", 0 0, L_0x1adb5e0;  1 drivers
v0x1ad9150_0 .net *"_ivl_6", 0 0, L_0x1adb6a0;  1 drivers
v0x1ad9280_0 .net *"_ivl_8", 0 0, L_0x1adb740;  1 drivers
v0x1ad9360_0 .net "a", 0 0, v0x1ad7530_0;  1 drivers
v0x1ad9400_0 .net "b", 0 0, v0x1ad75d0_0;  1 drivers
v0x1ad94a0_0 .net "c", 0 0, v0x1ad7670_0;  1 drivers
v0x1ad95d0_0 .var "clk", 0 0;
v0x1ad9670_0 .net "d", 0 0, v0x1ad77e0_0;  1 drivers
v0x1ad9710_0 .net "out_dut", 0 0, L_0x1adb430;  1 drivers
v0x1ad97b0_0 .net "out_ref", 0 0, L_0x1ada780;  1 drivers
v0x1ad9850_0 .var/2u "stats1", 159 0;
v0x1ad98f0_0 .var/2u "strobe", 0 0;
v0x1ad9990_0 .net "tb_match", 0 0, L_0x1adb9b0;  1 drivers
v0x1ad9a50_0 .net "tb_mismatch", 0 0, L_0x1aa31d0;  1 drivers
v0x1ad9c20_0 .net "wavedrom_enable", 0 0, v0x1ad78d0_0;  1 drivers
v0x1ad9cc0_0 .net "wavedrom_title", 511 0, v0x1ad7970_0;  1 drivers
L_0x1adb540 .concat [ 1 0 0 0], L_0x1ada780;
L_0x1adb5e0 .concat [ 1 0 0 0], L_0x1ada780;
L_0x1adb6a0 .concat [ 1 0 0 0], L_0x1adb430;
L_0x1adb800 .concat [ 1 0 0 0], L_0x1ada780;
L_0x1adb9b0 .cmp/eeq 1, L_0x1adb540, L_0x1adb8a0;
S_0x1aabd60 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1aabbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1aac4e0 .functor NOT 1, v0x1ad7670_0, C4<0>, C4<0>, C4<0>;
L_0x1aa3a90 .functor NOT 1, v0x1ad75d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad9ed0 .functor AND 1, L_0x1aac4e0, L_0x1aa3a90, C4<1>, C4<1>;
L_0x1ad9f70 .functor NOT 1, v0x1ad77e0_0, C4<0>, C4<0>, C4<0>;
L_0x1ada0a0 .functor NOT 1, v0x1ad7530_0, C4<0>, C4<0>, C4<0>;
L_0x1ada1a0 .functor AND 1, L_0x1ad9f70, L_0x1ada0a0, C4<1>, C4<1>;
L_0x1ada280 .functor OR 1, L_0x1ad9ed0, L_0x1ada1a0, C4<0>, C4<0>;
L_0x1ada340 .functor AND 1, v0x1ad7530_0, v0x1ad7670_0, C4<1>, C4<1>;
L_0x1ada400 .functor AND 1, L_0x1ada340, v0x1ad77e0_0, C4<1>, C4<1>;
L_0x1ada4c0 .functor OR 1, L_0x1ada280, L_0x1ada400, C4<0>, C4<0>;
L_0x1ada630 .functor AND 1, v0x1ad75d0_0, v0x1ad7670_0, C4<1>, C4<1>;
L_0x1ada6a0 .functor AND 1, L_0x1ada630, v0x1ad77e0_0, C4<1>, C4<1>;
L_0x1ada780 .functor OR 1, L_0x1ada4c0, L_0x1ada6a0, C4<0>, C4<0>;
v0x1aa3440_0 .net *"_ivl_0", 0 0, L_0x1aac4e0;  1 drivers
v0x1aa34e0_0 .net *"_ivl_10", 0 0, L_0x1ada1a0;  1 drivers
v0x1ad5d20_0 .net *"_ivl_12", 0 0, L_0x1ada280;  1 drivers
v0x1ad5de0_0 .net *"_ivl_14", 0 0, L_0x1ada340;  1 drivers
v0x1ad5ec0_0 .net *"_ivl_16", 0 0, L_0x1ada400;  1 drivers
v0x1ad5ff0_0 .net *"_ivl_18", 0 0, L_0x1ada4c0;  1 drivers
v0x1ad60d0_0 .net *"_ivl_2", 0 0, L_0x1aa3a90;  1 drivers
v0x1ad61b0_0 .net *"_ivl_20", 0 0, L_0x1ada630;  1 drivers
v0x1ad6290_0 .net *"_ivl_22", 0 0, L_0x1ada6a0;  1 drivers
v0x1ad6370_0 .net *"_ivl_4", 0 0, L_0x1ad9ed0;  1 drivers
v0x1ad6450_0 .net *"_ivl_6", 0 0, L_0x1ad9f70;  1 drivers
v0x1ad6530_0 .net *"_ivl_8", 0 0, L_0x1ada0a0;  1 drivers
v0x1ad6610_0 .net "a", 0 0, v0x1ad7530_0;  alias, 1 drivers
v0x1ad66d0_0 .net "b", 0 0, v0x1ad75d0_0;  alias, 1 drivers
v0x1ad6790_0 .net "c", 0 0, v0x1ad7670_0;  alias, 1 drivers
v0x1ad6850_0 .net "d", 0 0, v0x1ad77e0_0;  alias, 1 drivers
v0x1ad6910_0 .net "out", 0 0, L_0x1ada780;  alias, 1 drivers
S_0x1ad6a70 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1aabbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1ad7530_0 .var "a", 0 0;
v0x1ad75d0_0 .var "b", 0 0;
v0x1ad7670_0 .var "c", 0 0;
v0x1ad7740_0 .net "clk", 0 0, v0x1ad95d0_0;  1 drivers
v0x1ad77e0_0 .var "d", 0 0;
v0x1ad78d0_0 .var "wavedrom_enable", 0 0;
v0x1ad7970_0 .var "wavedrom_title", 511 0;
S_0x1ad6d10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1ad6a70;
 .timescale -12 -12;
v0x1ad6f70_0 .var/2s "count", 31 0;
E_0x1aa6990/0 .event negedge, v0x1ad7740_0;
E_0x1aa6990/1 .event posedge, v0x1ad7740_0;
E_0x1aa6990 .event/or E_0x1aa6990/0, E_0x1aa6990/1;
E_0x1aa6be0 .event negedge, v0x1ad7740_0;
E_0x1a919f0 .event posedge, v0x1ad7740_0;
S_0x1ad7070 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1ad6a70;
 .timescale -12 -12;
v0x1ad7270_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ad7350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1ad6a70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ad7ad0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1aabbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ada8e0 .functor AND 1, v0x1ad7530_0, v0x1ad77e0_0, C4<1>, C4<1>;
L_0x1ada950 .functor NOT 1, L_0x1ada8e0, C4<0>, C4<0>, C4<0>;
L_0x1adaa30 .functor OR 1, v0x1ad7670_0, v0x1ad77e0_0, C4<0>, C4<0>;
L_0x1adabb0 .functor AND 1, L_0x1ada950, L_0x1adaa30, C4<1>, C4<1>;
L_0x1adacf0 .functor NOT 1, v0x1ad7530_0, C4<0>, C4<0>, C4<0>;
L_0x1adad60 .functor OR 1, L_0x1adacf0, v0x1ad75d0_0, C4<0>, C4<0>;
L_0x1adae60 .functor AND 1, L_0x1adabb0, L_0x1adad60, C4<1>, C4<1>;
L_0x1adaf70 .functor NOT 1, v0x1ad75d0_0, C4<0>, C4<0>, C4<0>;
L_0x1adb030 .functor OR 1, v0x1ad7530_0, L_0x1adaf70, C4<0>, C4<0>;
L_0x1adb200 .functor OR 1, L_0x1adb030, v0x1ad7670_0, C4<0>, C4<0>;
L_0x1adb430 .functor AND 1, L_0x1adae60, L_0x1adb200, C4<1>, C4<1>;
v0x1ad7dc0_0 .net *"_ivl_0", 0 0, L_0x1ada8e0;  1 drivers
v0x1ad7ea0_0 .net *"_ivl_10", 0 0, L_0x1adad60;  1 drivers
v0x1ad7f80_0 .net *"_ivl_12", 0 0, L_0x1adae60;  1 drivers
v0x1ad8070_0 .net *"_ivl_14", 0 0, L_0x1adaf70;  1 drivers
v0x1ad8150_0 .net *"_ivl_16", 0 0, L_0x1adb030;  1 drivers
v0x1ad8280_0 .net *"_ivl_18", 0 0, L_0x1adb200;  1 drivers
v0x1ad8360_0 .net *"_ivl_2", 0 0, L_0x1ada950;  1 drivers
v0x1ad8440_0 .net *"_ivl_4", 0 0, L_0x1adaa30;  1 drivers
v0x1ad8520_0 .net *"_ivl_6", 0 0, L_0x1adabb0;  1 drivers
v0x1ad8600_0 .net *"_ivl_8", 0 0, L_0x1adacf0;  1 drivers
v0x1ad86e0_0 .net "a", 0 0, v0x1ad7530_0;  alias, 1 drivers
v0x1ad8780_0 .net "b", 0 0, v0x1ad75d0_0;  alias, 1 drivers
v0x1ad8870_0 .net "c", 0 0, v0x1ad7670_0;  alias, 1 drivers
v0x1ad8960_0 .net "d", 0 0, v0x1ad77e0_0;  alias, 1 drivers
v0x1ad8a50_0 .net "out", 0 0, L_0x1adb430;  alias, 1 drivers
S_0x1ad8bb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1aabbd0;
 .timescale -12 -12;
E_0x1aa6730 .event anyedge, v0x1ad98f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ad98f0_0;
    %nor/r;
    %assign/vec4 v0x1ad98f0_0, 0;
    %wait E_0x1aa6730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ad6a70;
T_3 ;
    %fork t_1, S_0x1ad6d10;
    %jmp t_0;
    .scope S_0x1ad6d10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ad6f70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad77e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad7670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad75d0_0, 0;
    %assign/vec4 v0x1ad7530_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a919f0;
    %load/vec4 v0x1ad6f70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1ad6f70_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad77e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad7670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad75d0_0, 0;
    %assign/vec4 v0x1ad7530_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1aa6be0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ad7350;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aa6990;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ad7530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad75d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ad7670_0, 0;
    %assign/vec4 v0x1ad77e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1ad6a70;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1aabbd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad95d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad98f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1aabbd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ad95d0_0;
    %inv;
    %store/vec4 v0x1ad95d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1aabbd0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ad7740_0, v0x1ad9a50_0, v0x1ad9360_0, v0x1ad9400_0, v0x1ad94a0_0, v0x1ad9670_0, v0x1ad97b0_0, v0x1ad9710_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1aabbd0;
T_7 ;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1aabbd0;
T_8 ;
    %wait E_0x1aa6990;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ad9850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad9850_0, 4, 32;
    %load/vec4 v0x1ad9990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad9850_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ad9850_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad9850_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ad97b0_0;
    %load/vec4 v0x1ad97b0_0;
    %load/vec4 v0x1ad9710_0;
    %xor;
    %load/vec4 v0x1ad97b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad9850_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ad9850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad9850_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/kmap2/iter1/response0/top_module.sv";
