
---------- Begin Simulation Statistics ----------
final_tick                                  521044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41640                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159784                       # Number of bytes of host memory used
host_op_rate                                    41735                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.96                       # Real time elapsed on the host
host_tick_rate                              131446719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      165049                       # Number of instructions simulated
sim_ops                                        165431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000521                       # Number of seconds simulated
sim_ticks                                   521044000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22351                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.005247                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.994753                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1036620.000010                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15929                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6422                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5467.999990                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120837                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64472                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20284                       # Number of load instructions
system.cpu00.num_mem_refs                       36549                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62922     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20569     20.49%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2734000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2734000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2734000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     518310000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2734000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             849                       # Number of branches fetched
system.cpu01.committedInsts                      4525                       # Number of instructions committed
system.cpu01.committedOps                        4531                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.977348                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.022652                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             23605.001955                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          445                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       404                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1018482.998045                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4453                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4453                       # number of integer instructions
system.cpu01.num_int_register_reads              5133                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3298                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1104                       # Number of load instructions
system.cpu01.num_mem_refs                        1643                       # number of memory refs
system.cpu01.num_store_insts                      539                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu01.op_class::IntAlu                    2877     63.47%     63.69% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu01.op_class::MemRead                   1108     24.44%     88.20% # Class of executed instruction
system.cpu01.op_class::MemWrite                   523     11.54%     99.74% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4533                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      101879000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    101879000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    101879000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     419165000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    101879000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             848                       # Number of branches fetched
system.cpu02.committedInsts                      4516                       # Number of instructions committed
system.cpu02.committedOps                        4522                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.980796                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.019204                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             20012.001962                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          444                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       404                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1022075.998038                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4444                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4444                       # number of integer instructions
system.cpu02.num_int_register_reads              5123                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3292                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1103                       # Number of load instructions
system.cpu02.num_mem_refs                        1640                       # number of memory refs
system.cpu02.num_store_insts                      537                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2871     63.46%     63.68% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu02.op_class::MemRead                   1107     24.47%     88.22% # Class of executed instruction
system.cpu02.op_class::MemWrite                   521     11.52%     99.73% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4524                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       96774000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     96774000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     96774000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     424270000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     96774000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             855                       # Number of branches fetched
system.cpu03.committedInsts                      4517                       # Number of instructions committed
system.cpu03.committedOps                        4523                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.980537                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.019463                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             20282.001961                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          434                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       421                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1021805.998039                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4429                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4429                       # number of integer instructions
system.cpu03.num_int_register_reads              5108                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3284                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1102                       # Number of load instructions
system.cpu03.num_mem_refs                        1637                       # number of memory refs
system.cpu03.num_store_insts                      535                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2875     63.54%     63.76% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu03.op_class::MemRead                   1106     24.44%     88.27% # Class of executed instruction
system.cpu03.op_class::MemWrite                   519     11.47%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4525                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       89473500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     89473500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     89473500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     431570500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     89473500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             842                       # Number of branches fetched
system.cpu04.committedInsts                      4447                       # Number of instructions committed
system.cpu04.committedOps                        4453                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.980734                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.019266                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             20077.001961                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          426                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       416                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1022010.998039                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4359                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4359                       # number of integer instructions
system.cpu04.num_int_register_reads              5029                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3232                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1085                       # Number of load instructions
system.cpu04.num_mem_refs                        1613                       # number of memory refs
system.cpu04.num_store_insts                      528                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2829     63.50%     63.73% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu04.op_class::MemRead                   1089     24.44%     88.24% # Class of executed instruction
system.cpu04.op_class::MemWrite                   512     11.49%     99.73% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4455                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       81908500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     81908500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     81908500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     439135500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     81908500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             848                       # Number of branches fetched
system.cpu05.committedInsts                      4486                       # Number of instructions committed
system.cpu05.committedOps                        4492                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.981110                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.018890                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1042087                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             19684.983072                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          432                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       416                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1022402.016928                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4400                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4400                       # number of integer instructions
system.cpu05.num_int_register_reads              5076                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3262                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1096                       # Number of load instructions
system.cpu05.num_mem_refs                        1628                       # number of memory refs
system.cpu05.num_store_insts                      532                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2853     63.48%     63.71% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu05.op_class::MemRead                   1100     24.48%     88.25% # Class of executed instruction
system.cpu05.op_class::MemWrite                   516     11.48%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4494                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       75149500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     75149500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     75149500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     445894500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     75149500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             842                       # Number of branches fetched
system.cpu06.committedInsts                      4446                       # Number of instructions committed
system.cpu06.committedOps                        4452                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.981188                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.018812                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             19604.001962                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          426                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       416                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1022483.998038                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4358                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4358                       # number of integer instructions
system.cpu06.num_int_register_reads              5028                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3231                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1085                       # Number of load instructions
system.cpu06.num_mem_refs                        1613                       # number of memory refs
system.cpu06.num_store_insts                      528                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2828     63.49%     63.72% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu06.op_class::MemRead                   1089     24.45%     88.24% # Class of executed instruction
system.cpu06.op_class::MemWrite                   512     11.50%     99.73% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4454                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       67904000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     67904000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     67904000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     453140000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     67904000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             851                       # Number of branches fetched
system.cpu07.committedInsts                      4493                       # Number of instructions committed
system.cpu07.committedOps                        4499                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.981181                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.018819                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             19611.001962                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          432                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       419                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1022476.998038                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4405                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4405                       # number of integer instructions
system.cpu07.num_int_register_reads              5082                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3265                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1096                       # Number of load instructions
system.cpu07.num_mem_refs                        1629                       # number of memory refs
system.cpu07.num_store_insts                      533                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2859     63.52%     63.74% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu07.op_class::MemRead                   1100     24.44%     88.25% # Class of executed instruction
system.cpu07.op_class::MemWrite                   517     11.49%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4501                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       60621000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     60621000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     60621000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     460423000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     60621000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             848                       # Number of branches fetched
system.cpu08.committedInsts                      4481                       # Number of instructions committed
system.cpu08.committedOps                        4487                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.981416                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.018584                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             19366.001963                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          432                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       416                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1022721.998037                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4395                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4395                       # number of integer instructions
system.cpu08.num_int_register_reads              5071                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3257                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1093                       # Number of load instructions
system.cpu08.num_mem_refs                        1625                       # number of memory refs
system.cpu08.num_store_insts                      532                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2851     63.51%     63.73% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu08.op_class::MemRead                   1097     24.44%     88.24% # Class of executed instruction
system.cpu08.op_class::MemWrite                   516     11.49%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4489                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       51699500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     51699500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     51699500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     469344500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     51699500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             845                       # Number of branches fetched
system.cpu09.committedInsts                      4454                       # Number of instructions committed
system.cpu09.committedOps                        4460                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.982560                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.017440                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1042087                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             18173.984525                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          425                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       420                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1023913.015475                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4363                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4363                       # number of integer instructions
system.cpu09.num_int_register_reads              5035                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3236                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1086                       # Number of load instructions
system.cpu09.num_mem_refs                        1613                       # number of memory refs
system.cpu09.num_store_insts                      527                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2836     63.56%     63.78% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu09.op_class::MemRead                   1090     24.43%     88.28% # Class of executed instruction
system.cpu09.op_class::MemWrite                   511     11.45%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4462                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       44355000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     44355000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     44355000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     476689000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     44355000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             827                       # Number of branches fetched
system.cpu10.committedInsts                      4363                       # Number of instructions committed
system.cpu10.committedOps                        4369                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.982957                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.017043                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             17760.001966                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          417                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       410                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1024327.998034                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4275                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4275                       # number of integer instructions
system.cpu10.num_int_register_reads              4933                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3169                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1064                       # Number of load instructions
system.cpu10.num_mem_refs                        1583                       # number of memory refs
system.cpu10.num_store_insts                      519                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2775     63.49%     63.72% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu10.op_class::MemRead                   1068     24.43%     88.22% # Class of executed instruction
system.cpu10.op_class::MemWrite                   503     11.51%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4371                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       37740000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     37740000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     37740000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     483304000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     37740000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             801                       # Number of branches fetched
system.cpu11.committedInsts                      4229                       # Number of instructions committed
system.cpu11.committedOps                        4235                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.982805                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.017195                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             17919.001966                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          405                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       396                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1024168.998034                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4145                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4145                       # number of integer instructions
system.cpu11.num_int_register_reads              4784                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3070                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1031                       # Number of load instructions
system.cpu11.num_mem_refs                        1537                       # number of memory refs
system.cpu11.num_store_insts                      506                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2687     63.42%     63.65% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu11.op_class::MemRead                   1035     24.43%     88.15% # Class of executed instruction
system.cpu11.op_class::MemWrite                   490     11.56%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4237                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       30568000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     30568000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     30568000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     490476000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     30568000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             779                       # Number of branches fetched
system.cpu12.committedInsts                      4113                       # Number of instructions committed
system.cpu12.committedOps                        4119                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983307                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016693                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1042087                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             17395.985273                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          396                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       383                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1024691.014727                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4033                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4033                       # number of integer instructions
system.cpu12.num_int_register_reads              4655                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             2985                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1003                       # Number of load instructions
system.cpu12.num_mem_refs                        1496                       # number of memory refs
system.cpu12.num_store_insts                      493                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2612     63.38%     63.63% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.65% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.70% # Class of executed instruction
system.cpu12.op_class::MemRead                   1007     24.44%     88.13% # Class of executed instruction
system.cpu12.op_class::MemWrite                   477     11.57%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4121                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       23684000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     23684000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     23684000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     497360000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     23684000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             763                       # Number of branches fetched
system.cpu13.committedInsts                      4022                       # Number of instructions committed
system.cpu13.committedOps                        4028                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983369                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016631                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1042088                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             17331.001967                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          385                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       378                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1024756.998033                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                3942                       # Number of integer alu accesses
system.cpu13.num_int_insts                       3942                       # number of integer instructions
system.cpu13.num_int_register_reads              4550                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2917                       # number of times the integer registers were written
system.cpu13.num_load_insts                       978                       # Number of load instructions
system.cpu13.num_mem_refs                        1461                       # number of memory refs
system.cpu13.num_store_insts                      483                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2556     63.42%     63.67% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::MemRead                    982     24.37%     88.11% # Class of executed instruction
system.cpu13.op_class::MemWrite                   467     11.59%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4030                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       14850000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     14850000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     14850000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     506194000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     14850000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             746                       # Number of branches fetched
system.cpu14.committedInsts                      3956                       # Number of instructions committed
system.cpu14.committedOps                        3962                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.984119                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.015881                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1042087                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             16548.986088                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          379                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       367                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1025538.013912                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3882                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3882                       # number of integer instructions
system.cpu14.num_int_register_reads              4479                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2872                       # number of times the integer registers were written
system.cpu14.num_load_insts                       963                       # Number of load instructions
system.cpu14.num_mem_refs                        1441                       # number of memory refs
system.cpu14.num_store_insts                      478                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2510     63.32%     63.57% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.03%     63.60% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.65% # Class of executed instruction
system.cpu14.op_class::MemRead                    967     24.39%     88.04% # Class of executed instruction
system.cpu14.op_class::MemWrite                   462     11.65%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     3964                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        8291000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      8291000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      8291000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     512753000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      8291000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             825                       # Number of branches fetched
system.cpu15.committedInsts                      4000                       # Number of instructions committed
system.cpu15.committedOps                        4005                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.981210                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.018790                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1042087                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             19580.983172                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          476                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       349                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1022506.016828                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3937                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3937                       # number of integer instructions
system.cpu15.num_int_register_reads              4554                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2888                       # number of times the integer registers were written
system.cpu15.num_load_insts                       902                       # Number of load instructions
system.cpu15.num_mem_refs                        1350                       # number of memory refs
system.cpu15.num_store_insts                      448                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.57%      0.57% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2646     65.79%     66.36% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     66.38% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.43% # Class of executed instruction
system.cpu15.op_class::MemRead                    905     22.50%     88.94% # Class of executed instruction
system.cpu15.op_class::MemWrite                   433     10.77%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4022                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     521044000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    996361.17                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               49761.67                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    31011.67                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       63.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    63.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.04                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.49                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     63134783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             63134783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     63257614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            63257614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0       122830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              122830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          251                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.059761                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   107.155497                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    99.100961                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          126     50.20%     50.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           62     24.70%     74.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           31     12.35%     87.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           14      5.58%     92.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            7      2.79%     95.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            5      1.99%     97.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            5      1.99%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          251                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32896                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32896                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0           64                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          514                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     49761.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 63134783.242873921990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     25577500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0            1                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1151                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0            1                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   51.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    513                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  514                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        514                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                51.17                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     263                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2570000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    513126000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               25577500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    15940000                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             9301830                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      126244170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           488.692874                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      3603500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     68452500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    150302250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7019250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    276846500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1931040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       57719520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1463700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        21951600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             254630490                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           489865750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            11867970                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      168323850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           523.969866                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      2120000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     11449500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    110537250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10875500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    369161750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1496160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       42448320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2206260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         4956660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             273011355                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           489044000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    953430.43                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               47167.29                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    28417.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       66.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    66.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.06                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.52                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     66082711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             66082711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     66205541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            66205541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1       122830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              122830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          256                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   134.500000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   108.710808                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   102.443863                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          131     51.17%     51.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           54     21.09%     72.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           30     11.72%     83.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           20      7.81%     91.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           11      4.30%     96.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            4      1.56%     97.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            2      0.78%     98.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.78%     99.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      0.39%     99.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::704-767            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          256                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 34432                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  34432                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          538                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     47167.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        34432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 66082710.865109279752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     25376000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1203                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   52.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               77                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    538                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  538                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        538                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                52.42                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     282                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2690000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    513899000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               25376000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    15288500                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             9862710                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      131448840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           498.668183                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      5084000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     48829750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    155700500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7561000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    288268750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2543040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       59788800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1556520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        16689060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             259828065                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           490523500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            12086850                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      163137990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           523.490540                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1843000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      4728750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    128428250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11115500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    357768500                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1393920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       49313760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         2239380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             272761605                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           489334500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    960244.88                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               51125.70                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    32375.70                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       65.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    65.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.05                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.51                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     65714220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             65714220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     65959881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            65959881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       245661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              245661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          259                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   131.459459                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   108.420861                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    94.394281                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          127     49.03%     49.03% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           62     23.94%     72.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           38     14.67%     87.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           14      5.41%     93.05% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            7      2.70%     95.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            6      2.32%     98.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            1      0.39%     98.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            3      1.16%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          259                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 34240                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  34240                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                 128                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2          128                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total            128                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          535                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     51125.70                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        34240                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 65714219.912329860032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     27352250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            2                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1196                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            2                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 2                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   51.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               70                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              58                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    533                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  535                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        535                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                51.21                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     274                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2675000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    515651500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               27352250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    17321000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   2                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         2                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             9505890                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      144886590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           500.166934                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2799000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     52463750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    125651500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7042250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    317747500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1672320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  364320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       48248640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1406580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        17561160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             260608980                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           490510000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            12186600                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1163820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      171827640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           526.092662                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      1654000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      9548000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    104453750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     11658500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    376829750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1341600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  618585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       40113600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         4500660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             274117425                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           486825500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1006690.43                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               47104.21                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    28354.21                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       62.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    62.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.01                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.49                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     62766292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             62766292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     62889123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            62889123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3       122830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total              122830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          254                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   128.503937                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   105.450593                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    99.212382                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          128     50.39%     50.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           69     27.17%     77.56% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           27     10.63%     88.19% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           14      5.51%     93.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            5      1.97%     95.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            4      1.57%     97.24% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            2      0.79%     98.03% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            3      1.18%     99.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            1      0.39%     99.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          254                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 32704                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  32704                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3           64                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          511                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     47104.21                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        32704                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 62766292.290094502270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     24070250                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3            1                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3         0.00                       # Per-master write average memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1142                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3            1                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              58                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              31                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    508                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  511                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        511                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                50.10                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     256                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2555000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    515425500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               24070250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    14489000                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             8871480                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      123042480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           476.555473                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2848500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     91449750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    136058250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      6833500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    269814000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1626720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       52251360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1420860                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        26918760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             248306370                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           490949000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            11883360                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1178100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      182634270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           527.592161                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1322000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      6806750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     84500000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     10974000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    400541250                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1211520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  622380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       32451840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         2737980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             274898730                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           486077000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           10                      
system.ruby.Directory_Controller.Data    |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Data::total            5                      
system.ruby.Directory_Controller.Fetch   |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Fetch::total         2098                      
system.ruby.Directory_Controller.I.Fetch |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2098                      
system.ruby.Directory_Controller.IM.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2098                      
system.ruby.Directory_Controller.M.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           10                      
system.ruby.Directory_Controller.M.Data  |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            5                      
system.ruby.Directory_Controller.MI.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2098                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       189993                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      189993    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       189993                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       195325                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.731688                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.108268                      
system.ruby.IFETCH.latency_hist_seqr::stdev    20.284489                      
system.ruby.IFETCH.latency_hist_seqr     |      194315     99.48%     99.48% |         956      0.49%     99.97% |           6      0.00%     99.98% |           5      0.00%     99.98% |           7      0.00%     99.98% |           7      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          28      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       195325                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5332                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    64.436234                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    43.197440                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   105.643635                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4322     81.06%     81.06% |         956     17.93%     98.99% |           6      0.11%     99.10% |           5      0.09%     99.19% |           7      0.13%     99.32% |           7      0.13%     99.46% |           1      0.02%     99.47% |           0      0.00%     99.47% |           0      0.00%     99.47% |          28      0.53%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5332                      
system.ruby.L1Cache_Controller.Ack       |           3      4.48%      4.48% |           2      2.99%      7.46% |           4      5.97%     13.43% |           3      4.48%     17.91% |           4      5.97%     23.88% |           5      7.46%     31.34% |           3      4.48%     35.82% |           3      4.48%     40.30% |           5      7.46%     47.76% |           3      4.48%     52.24% |           4      5.97%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           3      4.48%     73.13% |           6      8.96%     82.09% |          12     17.91%    100.00%
system.ruby.L1Cache_Controller.Ack::total           67                      
system.ruby.L1Cache_Controller.Ack_all   |           3      4.69%      4.69% |           2      3.12%      7.81% |           4      6.25%     14.06% |           3      4.69%     18.75% |           4      6.25%     25.00% |           5      7.81%     32.81% |           3      4.69%     37.50% |           3      4.69%     42.19% |           5      7.81%     50.00% |           3      4.69%     54.69% |           4      6.25%     60.94% |           3      4.69%     65.62% |           4      6.25%     71.88% |           3      4.69%     76.56% |           5      7.81%     84.38% |          10     15.62%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           64                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           4     36.36%    100.00%
system.ruby.L1Cache_Controller.Data::total           11                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.56%      2.56% |           3      3.85%      6.41% |          10     12.82%     19.23% |           4      5.13%     24.36% |           4      5.13%     29.49% |           6      7.69%     37.18% |           4      5.13%     42.31% |           6      7.69%     50.00% |           5      6.41%     56.41% |           5      6.41%     62.82% |           5      6.41%     69.23% |           4      5.13%     74.36% |           5      6.41%     80.77% |           4      5.13%     85.90% |           5      6.41%     92.31% |           6      7.69%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           78                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3921     95.84%     95.84% |          17      0.42%     96.26% |           8      0.20%     96.46% |          10      0.24%     96.70% |          11      0.27%     96.97% |          11      0.27%     97.24% |          12      0.29%     97.53% |          10      0.24%     97.78% |          11      0.27%     98.04% |          13      0.32%     98.36% |          12      0.29%     98.66% |          12      0.29%     98.95% |           9      0.22%     99.17% |          11      0.27%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4091                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6436     85.56%     85.56% |          68      0.90%     86.47% |          69      0.92%     87.38% |          74      0.98%     88.37% |          73      0.97%     89.34% |          72      0.96%     90.30% |          74      0.98%     91.28% |          73      0.97%     92.25% |          73      0.97%     93.22% |          73      0.97%     94.19% |          72      0.96%     95.15% |          74      0.98%     96.13% |          71      0.94%     97.08% |          72      0.96%     98.03% |          70      0.93%     98.96% |          78      1.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7522                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     55.56%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.34%     97.34% |           5      0.15%     97.49% |           4      0.12%     97.61% |           6      0.18%     97.79% |           5      0.15%     97.94% |           6      0.18%     98.12% |           6      0.18%     98.29% |           5      0.15%     98.44% |           7      0.21%     98.65% |           7      0.21%     98.86% |           6      0.18%     99.04% |           7      0.21%     99.25% |           6      0.18%     99.43% |           6      0.18%     99.61% |           6      0.18%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3343                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7244     96.83%     96.83% |          22      0.29%     97.13% |           9      0.12%     97.25% |          14      0.19%     97.43% |          17      0.23%     97.66% |          15      0.20%     97.86% |          16      0.21%     98.08% |           9      0.12%     98.20% |          20      0.27%     98.46% |          16      0.21%     98.68% |          14      0.19%     98.86% |          17      0.23%     99.09% |          12      0.16%     99.25% |          19      0.25%     99.51% |          18      0.24%     99.75% |          19      0.25%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7481                      
system.ruby.L1Cache_Controller.E.Store   |         575     92.59%     92.59% |           4      0.64%     93.24% |           2      0.32%     93.56% |           3      0.48%     94.04% |           3      0.48%     94.52% |           3      0.48%     95.01% |           3      0.48%     95.49% |           3      0.48%     95.97% |           2      0.32%     96.30% |           4      0.64%     96.94% |           4      0.64%     97.58% |           3      0.48%     98.07% |           2      0.32%     98.39% |           3      0.48%     98.87% |           4      0.64%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          621                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          25     28.09%     28.09% |           7      7.87%     35.96% |           2      2.25%     38.20% |           5      5.62%     43.82% |           4      4.49%     48.31% |           2      2.25%     50.56% |           4      4.49%     55.06% |           4      4.49%     59.55% |           3      3.37%     62.92% |           5      5.62%     68.54% |           2      2.25%     70.79% |           5      5.62%     76.40% |           2      2.25%     78.65% |           6      6.74%     85.39% |           2      2.25%     87.64% |          11     12.36%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           89                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.27%      1.27% |           6      7.59%      8.86% |           6      7.59%     16.46% |           4      5.06%     21.52% |           4      5.06%     26.58% |           5      6.33%     32.91% |           6      7.59%     40.51% |           4      5.06%     45.57% |           6      7.59%     53.16% |           4      5.06%     58.23% |           6      7.59%     65.82% |           3      3.80%     69.62% |           6      7.59%     77.22% |           2      2.53%     79.75% |           6      7.59%     87.34% |          10     12.66%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           79                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     46.15%     46.15% |           2      5.13%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           1      2.56%     69.23% |           2      5.13%     74.36% |           2      5.13%     79.49% |           1      2.56%     82.05% |           2      5.13%     87.18% |           2      5.13%     92.31% |           0      0.00%     92.31% |           1      2.56%     94.87% |           1      2.56%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           39                      
system.ruby.L1Cache_Controller.I.LL      |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            4                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           18                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            7                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     88.52%     88.52% |           0      0.00%     88.52% |           1      1.64%     90.16% |           1      1.64%     91.80% |           0      0.00%     91.80% |           0      0.00%     91.80% |           1      1.64%     93.44% |           1      1.64%     95.08% |           0      0.00%     95.08% |           1      1.64%     96.72% |           0      0.00%     96.72% |           1      1.64%     98.36% |           0      0.00%     98.36% |           1      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           61                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            4                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1752     85.51%     85.51% |          20      0.98%     86.48% |          19      0.93%     87.41% |          19      0.93%     88.34% |          20      0.98%     89.31% |          20      0.98%     90.29% |          20      0.98%     91.26% |          20      0.98%     92.24% |          20      0.98%     93.22% |          20      0.98%     94.19% |          20      0.98%     95.17% |          20      0.98%     96.14% |          19      0.93%     97.07% |          19      0.93%     98.00% |          18      0.88%     98.88% |          23      1.12%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2049                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.56%      2.56% |           3      3.85%      6.41% |          10     12.82%     19.23% |           4      5.13%     24.36% |           4      5.13%     29.49% |           6      7.69%     37.18% |           4      5.13%     42.31% |           6      7.69%     50.00% |           5      6.41%     56.41% |           5      6.41%     62.82% |           5      6.41%     69.23% |           4      5.13%     74.36% |           5      6.41%     80.77% |           4      5.13%     85.90% |           5      6.41%     92.31% |           6      7.69%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           78                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3921     95.84%     95.84% |          17      0.42%     96.26% |           8      0.20%     96.46% |          10      0.24%     96.70% |          11      0.27%     96.97% |          11      0.27%     97.24% |          12      0.29%     97.53% |          10      0.24%     97.78% |          11      0.27%     98.04% |          13      0.32%     98.36% |          12      0.29%     98.66% |          12      0.29%     98.95% |           9      0.22%     99.17% |          11      0.27%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4091                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4630     85.55%     85.55% |          48      0.89%     86.44% |          49      0.91%     87.34% |          54      1.00%     88.34% |          53      0.98%     89.32% |          52      0.96%     90.28% |          53      0.98%     91.26% |          52      0.96%     92.22% |          53      0.98%     93.20% |          52      0.96%     94.16% |          52      0.96%     95.12% |          53      0.98%     96.10% |          52      0.96%     97.06% |          52      0.96%     98.02% |          52      0.96%     98.98% |          55      1.02%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5412                      
system.ruby.L1Cache_Controller.Ifetch    |      120285     61.58%     61.58% |        5203      2.66%     64.25% |        5195      2.66%     66.91% |        5196      2.66%     69.57% |        5117      2.62%     72.19% |        5162      2.64%     74.83% |        5116      2.62%     77.45% |        5169      2.65%     80.09% |        5156      2.64%     82.73% |        5125      2.62%     85.36% |        5021      2.57%     87.93% |        4867      2.49%     90.42% |        4735      2.42%     92.84% |        4628      2.37%     95.21% |        4553      2.33%     97.54% |        4797      2.46%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       195325                      
system.ruby.L1Cache_Controller.Inv       |          28     32.56%     32.56% |           4      4.65%     37.21% |           3      3.49%     40.70% |           5      5.81%     46.51% |           4      4.65%     51.16% |           3      3.49%     54.65% |           4      4.65%     59.30% |           4      4.65%     63.95% |           3      3.49%     67.44% |           5      5.81%     73.26% |           3      3.49%     76.74% |           4      4.65%     81.40% |           3      3.49%     84.88% |           5      5.81%     90.70% |           2      2.33%     93.02% |           6      6.98%    100.00%
system.ruby.L1Cache_Controller.Inv::total           86                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           1      9.09%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           5     45.45%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total           11                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      3.03%      3.03% |           1      3.03%      6.06% |           1      3.03%      9.09% |           1      3.03%     12.12% |           1      3.03%     15.15% |           1      3.03%     18.18% |           1      3.03%     21.21% |           1      3.03%     24.24% |           1      3.03%     27.27% |           1      3.03%     30.30% |           1      3.03%     33.33% |           1      3.03%     36.36% |           1      3.03%     39.39% |           1      3.03%     42.42% |           0      0.00%     42.42% |          19     57.58%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           33                      
system.ruby.L1Cache_Controller.L.Load    |         317     86.14%     86.14% |           2      0.54%     86.68% |           2      0.54%     87.23% |           2      0.54%     87.77% |           2      0.54%     88.32% |           2      0.54%     88.86% |           2      0.54%     89.40% |           2      0.54%     89.95% |           2      0.54%     90.49% |           2      0.54%     91.03% |           2      0.54%     91.58% |           2      0.54%     92.12% |           2      0.54%     92.66% |           2      0.54%     93.21% |           2      0.54%     93.75% |          23      6.25%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          368                      
system.ruby.L1Cache_Controller.L.Store   |         593     84.96%     84.96% |           6      0.86%     85.82% |           6      0.86%     86.68% |           6      0.86%     87.54% |           6      0.86%     88.40% |           6      0.86%     89.26% |           6      0.86%     90.11% |           6      0.86%     90.97% |           6      0.86%     91.83% |           6      0.86%     92.69% |           6      0.86%     93.55% |           6      0.86%     94.41% |           6      0.86%     95.27% |           6      0.86%     96.13% |           6      0.86%     96.99% |          21      3.01%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          698                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          326                      
system.ruby.L1Cache_Controller.L1_Replacement |       10324     92.72%     92.72% |          54      0.49%     93.21% |          52      0.47%     93.68% |          53      0.48%     94.15% |          54      0.49%     94.64% |          55      0.49%     95.13% |          55      0.49%     95.63% |          54      0.49%     96.11% |          55      0.49%     96.60% |          56      0.50%     97.11% |          55      0.49%     97.60% |          55      0.49%     98.10% |          51      0.46%     98.55% |          52      0.47%     99.02% |          54      0.49%     99.51% |          55      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11134                      
system.ruby.L1Cache_Controller.LL        |         256     71.31%     71.31% |           5      1.39%     72.70% |           5      1.39%     74.09% |           5      1.39%     75.49% |           5      1.39%     76.88% |           5      1.39%     78.27% |           5      1.39%     79.67% |           5      1.39%     81.06% |           5      1.39%     82.45% |           5      1.39%     83.84% |           5      1.39%     85.24% |           5      1.39%     86.63% |           5      1.39%     88.02% |           5      1.39%     89.42% |           4      1.11%     90.53% |          34      9.47%    100.00%
system.ruby.L1Cache_Controller.LL::total          359                      
system.ruby.L1Cache_Controller.Load      |       20028     56.08%     56.08% |        1099      3.08%     59.15% |        1098      3.07%     62.23% |        1097      3.07%     65.30% |        1080      3.02%     68.32% |        1091      3.05%     71.38% |        1080      3.02%     74.40% |        1091      3.05%     77.46% |        1088      3.05%     80.50% |        1081      3.03%     83.53% |        1059      2.97%     86.49% |        1026      2.87%     89.37% |         998      2.79%     92.16% |         973      2.72%     94.88% |         959      2.69%     97.57% |         868      2.43%    100.00%
system.ruby.L1Cache_Controller.Load::total        35716                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          25     36.23%     36.23% |           2      2.90%     39.13% |           2      2.90%     42.03% |           4      5.80%     47.83% |           3      4.35%     52.17% |           2      2.90%     55.07% |           3      4.35%     59.42% |           3      4.35%     63.77% |           2      2.90%     66.67% |           4      5.80%     72.46% |           2      2.90%     75.36% |           3      4.35%     79.71% |           2      2.90%     82.61% |           4      5.80%     88.41% |           2      2.90%     91.30% |           6      8.70%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           69                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.89%      1.89% |           4      7.55%      9.43% |           4      7.55%     16.98% |           3      5.66%     22.64% |           3      5.66%     28.30% |           3      5.66%     33.96% |           4      7.55%     41.51% |           3      5.66%     47.17% |           4      7.55%     54.72% |           3      5.66%     60.38% |           4      7.55%     67.92% |           2      3.77%     71.70% |           4      7.55%     79.25% |           1      1.89%     81.13% |           4      7.55%     88.68% |           6     11.32%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           53                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2438     92.35%     92.35% |          13      0.49%     92.84% |          12      0.45%     93.30% |          11      0.42%     93.71% |          14      0.53%     94.24% |          15      0.57%     94.81% |          14      0.53%     95.34% |          14      0.53%     95.87% |          14      0.53%     96.40% |          14      0.53%     96.93% |          14      0.53%     97.46% |          14      0.53%     97.99% |          12      0.45%     98.45% |          13      0.49%     98.94% |          14      0.53%     99.47% |          14      0.53%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2640                      
system.ruby.L1Cache_Controller.M.LL      |         110     73.83%     73.83% |           2      1.34%     75.17% |           2      1.34%     76.51% |           2      1.34%     77.85% |           2      1.34%     79.19% |           2      1.34%     80.54% |           2      1.34%     81.88% |           2      1.34%     83.22% |           2      1.34%     84.56% |           2      1.34%     85.91% |           2      1.34%     87.25% |           2      1.34%     88.59% |           2      1.34%     89.93% |           2      1.34%     91.28% |           2      1.34%     92.62% |          11      7.38%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          149                      
system.ruby.L1Cache_Controller.M.Load    |        8505     37.12%     37.12% |        1018      4.44%     41.56% |        1017      4.44%     46.00% |        1013      4.42%     50.42% |         993      4.33%     54.75% |        1003      4.38%     59.13% |         995      4.34%     63.47% |        1004      4.38%     67.85% |        1001      4.37%     72.22% |         992      4.33%     76.55% |         972      4.24%     80.79% |         943      4.12%     84.91% |         922      4.02%     88.93% |         892      3.89%     92.83% |         877      3.83%     96.65% |         767      3.35%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22914                      
system.ruby.L1Cache_Controller.M.Store   |       13342     64.84%     64.84% |         508      2.47%     67.31% |         507      2.46%     69.78% |         505      2.45%     72.23% |         497      2.42%     74.65% |         500      2.43%     77.08% |         497      2.42%     79.49% |         502      2.44%     81.93% |         501      2.43%     84.37% |         496      2.41%     86.78% |         487      2.37%     89.14% |         475      2.31%     91.45% |         464      2.26%     93.71% |         453      2.20%     95.91% |         447      2.17%     98.08% |         395      1.92%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20576                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5692     95.14%     95.14% |          18      0.30%     95.44% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.31% |          21      0.35%     96.66% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.35% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5983                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4624     86.72%     86.72% |          47      0.88%     87.60% |          47      0.88%     88.48% |          47      0.88%     89.37% |          47      0.88%     90.25% |          47      0.88%     91.13% |          47      0.88%     92.01% |          47      0.88%     92.89% |          47      0.88%     93.77% |          47      0.88%     94.65% |          47      0.88%     95.54% |          47      0.88%     96.42% |          47      0.88%     97.30% |          47      0.88%     98.18% |          47      0.88%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     92.84%     92.84% |          20      0.47%     93.31% |          19      0.45%     93.76% |          20      0.47%     94.23% |          20      0.47%     94.71% |          21      0.50%     95.20% |          21      0.50%     95.70% |          20      0.47%     96.17% |          21      0.50%     96.67% |          22      0.52%     97.19% |          21      0.50%     97.68% |          21      0.50%     98.18% |          18      0.43%     98.61% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4231                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115661     60.88%     60.88% |        5156      2.71%     63.59% |        5148      2.71%     66.30% |        5149      2.71%     69.01% |        5070      2.67%     71.68% |        5115      2.69%     74.37% |        5069      2.67%     77.04% |        5122      2.70%     79.73% |        5109      2.69%     82.42% |        5078      2.67%     85.10% |        4974      2.62%     87.71% |        4820      2.54%     90.25% |        4688      2.47%     92.72% |        4581      2.41%     95.13% |        4506      2.37%     97.50% |        4747      2.50%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       189993                      
system.ruby.L1Cache_Controller.S.Inv     |          20     32.26%     32.26% |           2      3.23%     35.48% |           3      4.84%     40.32% |           5      8.06%     48.39% |           3      4.84%     53.23% |           2      3.23%     56.45% |           3      4.84%     61.29% |           3      4.84%     66.13% |           2      3.23%     69.35% |           4      6.45%     75.81% |           2      3.23%     79.03% |           3      4.84%     83.87% |           2      3.23%     87.10% |           4      6.45%     93.55% |           2      3.23%     96.77% |           2      3.23%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           62                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4614     90.26%     90.26% |          34      0.67%     90.92% |          34      0.67%     91.59% |          34      0.67%     92.25% |          33      0.65%     92.90% |          33      0.65%     93.54% |          33      0.65%     94.19% |          33      0.65%     94.84% |          33      0.65%     95.48% |          33      0.65%     96.13% |          33      0.65%     96.77% |          34      0.67%     97.44% |          32      0.63%     98.06% |          32      0.63%     98.69% |          33      0.65%     99.33% |          34      0.67%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5112                      
system.ruby.L1Cache_Controller.S.LL      |           1      3.45%      3.45% |           1      3.45%      6.90% |           1      3.45%     10.34% |           1      3.45%     13.79% |           2      6.90%     20.69% |           2      6.90%     27.59% |           2      6.90%     34.48% |           2      6.90%     41.38% |           2      6.90%     48.28% |           2      6.90%     55.17% |           2      6.90%     62.07% |           2      6.90%     68.97% |           2      6.90%     75.86% |           2      6.90%     82.76% |           2      6.90%     89.66% |           3     10.34%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           29                      
system.ruby.L1Cache_Controller.S.Load    |          33      4.69%      4.69% |          36      5.11%      9.80% |          50      7.10%     16.90% |          47      6.68%     23.58% |          47      6.68%     30.26% |          49      6.96%     37.22% |          45      6.39%     43.61% |          55      7.81%     51.42% |          43      6.11%     57.53% |          48      6.82%     64.35% |          49      6.96%     71.31% |          42      5.97%     77.27% |          43      6.11%     83.38% |          40      5.68%     89.06% |          40      5.68%     94.74% |          37      5.26%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          704                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           2      5.13%     82.05% |           7     17.95%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           39                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.57%      3.57% |           1      3.57%      7.14% |           1      3.57%     10.71% |           1      3.57%     14.29% |           2      7.14%     21.43% |           2      7.14%     28.57% |           1      3.57%     32.14% |           1      3.57%     35.71% |           2      7.14%     42.86% |           1      3.57%     46.43% |           2      7.14%     53.57% |           1      3.57%     57.14% |           2      7.14%     64.29% |           1      3.57%     67.86% |           3     10.71%     78.57% |           6     21.43%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           28                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      4.00%      4.00% |           1      4.00%      8.00% |           1      4.00%     12.00% |           1      4.00%     16.00% |           2      8.00%     24.00% |           2      8.00%     32.00% |           1      4.00%     36.00% |           1      4.00%     40.00% |           2      8.00%     48.00% |           1      4.00%     52.00% |           2      8.00%     60.00% |           1      4.00%     64.00% |           2      8.00%     72.00% |           1      4.00%     76.00% |           2      8.00%     84.00% |           4     16.00%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           25                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total           11                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           3      7.69%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           39                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           3      7.69%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           39                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            4                      
system.ruby.L1Cache_Controller.Store     |       16264     67.81%     67.81% |         539      2.25%     70.06% |         537      2.24%     72.30% |         535      2.23%     74.53% |         528      2.20%     76.73% |         532      2.22%     78.95% |         528      2.20%     81.15% |         533      2.22%     83.38% |         532      2.22%     85.59% |         528      2.20%     87.80% |         519      2.16%     89.96% |         506      2.11%     92.07% |         493      2.06%     94.13% |         483      2.01%     96.14% |         478      1.99%     98.13% |         448      1.87%    100.00%
system.ruby.L1Cache_Controller.Store::total        23983                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          326                      
system.ruby.L1Cache_Controller.WB_Ack    |        5692     95.14%     95.14% |          18      0.30%     95.44% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.31% |          21      0.35%     96.66% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.35% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5983                      
system.ruby.L2Cache_Controller.Ack_all   |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         341      5.44%      5.44% |         587      9.37%     14.81% |         293      4.68%     19.49% |         398      6.35%     25.84% |         741     11.83%     37.67% |         332      5.30%     42.97% |         250      3.99%     46.96% |         278      4.44%     51.40% |         209      3.34%     54.73% |         223      3.56%     58.29% |         295      4.71%     63.00% |         323      5.16%     68.16% |        1000     15.96%     84.12% |         351      5.60%     89.72% |         357      5.70%     95.42% |         287      4.58%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6265                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      3.85%      3.85% |           7     26.92%     30.77% |           1      3.85%     34.62% |           2      7.69%     42.31% |           7     26.92%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           2      7.69%     76.92% |           6     23.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           26                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          62      6.25%      6.25% |          62      6.25%     12.50% |          49      4.94%     17.44% |          53      5.34%     22.78% |          54      5.44%     28.23% |          58      5.85%     34.07% |          71      7.16%     41.23% |          69      6.96%     48.19% |          66      6.65%     54.84% |          70      7.06%     61.90% |          80      8.06%     69.96% |          60      6.05%     76.01% |          63      6.35%     82.36% |          61      6.15%     88.51% |          54      5.44%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          992                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          23      7.88%      7.88% |          21      7.19%     15.07% |          16      5.48%     20.55% |          21      7.19%     27.74% |          20      6.85%     34.59% |          14      4.79%     39.38% |          13      4.45%     43.84% |          14      4.79%     48.63% |          20      6.85%     55.48% |          15      5.14%     60.62% |          22      7.53%     68.15% |          20      6.85%     75.00% |          22      7.53%     82.53% |          18      6.16%     88.70% |          18      6.16%     94.86% |          15      5.14%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         208      4.85%      4.85% |         434     10.12%     14.98% |         177      4.13%     19.10% |         315      7.35%     26.45% |         648     15.12%     41.57% |         240      5.60%     47.17% |         176      4.11%     51.27% |         165      3.85%     55.12% |         127      2.96%     58.08% |         162      3.78%     61.86% |         211      4.92%     66.78% |         223      5.20%     71.99% |         662     15.44%     87.43% |         211      4.92%     92.35% |         148      3.45%     95.80% |         180      4.20%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4287                      
system.ruby.L2Cache_Controller.L1_GETX   |         138      6.39%      6.39% |         169      7.83%     14.23% |         116      5.38%     19.60% |          85      3.94%     23.54% |          93      4.31%     27.85% |          93      4.31%     32.16% |          92      4.26%     36.42% |         113      5.24%     41.66% |          83      3.85%     45.51% |          61      2.83%     48.33% |         101      4.68%     53.01% |         119      5.51%     58.53% |         338     15.66%     74.19% |         142      6.58%     80.77% |         225     10.43%     91.20% |         190      8.80%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2158                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.79%      6.79% |         427      8.01%     14.80% |         247      4.63%     19.43% |         221      4.14%     23.57% |         434      8.14%     31.71% |         279      5.23%     36.95% |         297      5.57%     42.52% |         310      5.81%     48.33% |         267      5.01%     53.34% |         275      5.16%     58.50% |         338      6.34%     64.83% |         276      5.18%     70.01% |         477      8.95%     78.96% |         623     11.68%     90.64% |         277      5.20%     95.84% |         222      4.16%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5332                      
system.ruby.L2Cache_Controller.L1_PUTX   |         297      4.96%      4.96% |         568      9.49%     14.46% |         265      4.43%     18.89% |         391      6.54%     25.42% |         729     12.18%     37.61% |         322      5.38%     42.99% |         240      4.01%     47.00% |         266      4.45%     51.45% |         203      3.39%     54.84% |         220      3.68%     58.52% |         291      4.86%     63.38% |         302      5.05%     68.43% |         973     16.26%     84.69% |         328      5.48%     90.17% |         350      5.85%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5983                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     22.22%     22.22% |           0      0.00%     22.22% |          15     20.83%     43.06% |           0      0.00%     43.06% |           0      0.00%     43.06% |           0      0.00%     43.06% |           2      2.78%     45.83% |           0      0.00%     45.83% |           0      0.00%     45.83% |           0      0.00%     45.83% |           0      0.00%     45.83% |           1      1.39%     47.22% |           0      0.00%     47.22% |           0      0.00%     47.22% |           1      1.39%     48.61% |          37     51.39%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           72                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           2     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           2     20.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           3     30.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           10                      
system.ruby.L2Cache_Controller.M.L1_GETS |         165      4.34%      4.34% |         397     10.45%     14.79% |         146      3.84%     18.64% |         292      7.69%     26.32% |         628     16.53%     42.85% |         225      5.92%     48.78% |         143      3.76%     52.54% |         151      3.97%     56.51% |         106      2.79%     59.31% |         147      3.87%     63.17% |         172      4.53%     67.70% |         183      4.82%     72.52% |         640     16.85%     89.37% |         191      5.03%     94.39% |         113      2.97%     97.37% |         100      2.63%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3799                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.21%      5.21% |          83      6.75%     11.96% |          55      4.48%     16.44% |          54      4.39%     20.83% |          57      4.64%     25.47% |          62      5.04%     30.51% |          60      4.88%     35.39% |          75      6.10%     41.50% |          54      4.39%     45.89% |          32      2.60%     48.49% |          25      2.03%     50.53% |          59      4.80%     55.33% |         275     22.38%     77.71% |          80      6.51%     84.21% |         135     10.98%     95.20% |          59      4.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1229                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     24.36%     24.36% |           1      1.28%     25.64% |          15     19.23%     44.87% |           1      1.28%     46.15% |           0      0.00%     46.15% |           1      1.28%     47.44% |           3      3.85%     51.28% |           0      0.00%     51.28% |           1      1.28%     52.56% |           0      0.00%     52.56% |           1      1.28%     53.85% |           3      3.85%     57.69% |           0      0.00%     57.69% |           2      2.56%     60.26% |           3      3.85%     64.10% |          28     35.90%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           78                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.39%     22.39% |          14     20.90%     43.28% |           0      0.00%     43.28% |           3      4.48%     47.76% |           7     10.45%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           7     10.45%     79.10% |           1      1.49%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           1      1.49%     82.09% |          12     17.91%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           67                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         297      4.96%      4.96% |         568      9.49%     14.46% |         265      4.43%     18.89% |         391      6.54%     25.42% |         729     12.18%     37.61% |         322      5.38%     42.99% |         240      4.01%     47.00% |         266      4.45%     51.45% |         203      3.39%     54.84% |         220      3.68%     58.52% |         291      4.86%     63.38% |         302      5.05%     68.43% |         973     16.26%     84.69% |         328      5.48%     90.17% |         350      5.85%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5983                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           6     18.75%     18.75% |           0      0.00%     18.75% |           3      9.38%     28.12% |           0      0.00%     28.12% |           0      0.00%     28.12% |           0      0.00%     28.12% |           3      9.38%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           2      6.25%     43.75% |           0      0.00%     43.75% |           0      0.00%     43.75% |           2      6.25%     50.00% |          16     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           32                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            5                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |          10     83.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           12                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            4                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           7     18.92%     18.92% |           0      0.00%     18.92% |           3      8.11%     27.03% |           0      0.00%     27.03% |           0      0.00%     27.03% |           1      2.70%     29.73% |           3      8.11%     37.84% |           0      0.00%     37.84% |           0      0.00%     37.84% |           0      0.00%     37.84% |           1      2.70%     40.54% |           3      8.11%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           3      8.11%     56.76% |          16     43.24%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           37                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          12     32.43%     32.43% |           0      0.00%     32.43% |          12     32.43%     64.86% |           1      2.70%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |           0      0.00%     67.57% |          12     32.43%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           37                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            4                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         324      5.22%      5.22% |         587      9.47%     14.69% |         278      4.48%     19.17% |         398      6.42%     25.59% |         741     11.95%     37.54% |         332      5.35%     42.90% |         248      4.00%     46.90% |         278      4.48%     51.38% |         209      3.37%     54.75% |         223      3.60%     58.35% |         295      4.76%     63.10% |         322      5.19%     68.30% |        1000     16.13%     84.42% |         351      5.66%     90.08% |         356      5.74%     95.82% |         259      4.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6201                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.88%      5.88% |           1      5.88%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |          15     88.24%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           17                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |          14     93.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          12     29.27%     29.27% |           1      2.44%     31.71% |          12     29.27%     60.98% |           1      2.44%     63.41% |           0      0.00%     63.41% |           0      0.00%     63.41% |           0      0.00%     63.41% |           0      0.00%     63.41% |           1      2.44%     65.85% |           0      0.00%     65.85% |           0      0.00%     65.85% |           0      0.00%     65.85% |           0      0.00%     65.85% |           2      4.88%     70.73% |           0      0.00%     70.73% |          12     29.27%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           41                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         142      6.77%      6.77% |         155      7.39%     14.16% |         126      6.01%     20.16% |         102      4.86%     25.02% |         103      4.91%     29.93% |         100      4.77%     34.70% |         112      5.34%     40.04% |         114      5.43%     45.47% |         114      5.43%     50.91% |         114      5.43%     56.34% |         178      8.48%     64.82% |         140      6.67%     71.50% |         148      7.05%     78.55% |         141      6.72%     85.27% |         161      7.67%     92.95% |         148      7.05%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2098                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          23      7.85%      7.85% |          21      7.17%     15.02% |          16      5.46%     20.48% |          21      7.17%     27.65% |          20      6.83%     34.47% |          14      4.78%     39.25% |          14      4.78%     44.03% |          14      4.78%     48.81% |          20      6.83%     55.63% |          15      5.12%     60.75% |          22      7.51%     68.26% |          20      6.83%     75.09% |          22      7.51%     82.59% |          18      6.14%     88.74% |          18      6.14%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          62      6.26%      6.26% |          62      6.26%     12.51% |          49      4.94%     17.46% |          53      5.35%     22.81% |          54      5.45%     28.25% |          58      5.85%     34.11% |          70      7.06%     41.17% |          69      6.96%     48.13% |          66      6.66%     54.79% |          70      7.06%     61.86% |          80      8.07%     69.93% |          60      6.05%     75.98% |          63      6.36%     82.34% |          61      6.16%     88.50% |          54      5.45%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          991                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.32%      1.32% |          14     18.42%     19.74% |           0      0.00%     19.74% |           1      1.32%     21.05% |           0      0.00%     21.05% |           0      0.00%     21.05% |          13     17.11%     38.16% |           0      0.00%     38.16% |           0      0.00%     38.16% |           0      0.00%     38.16% |          14     18.42%     56.58% |          16     21.05%     77.63% |           0      0.00%     77.63% |           0      0.00%     77.63% |          14     18.42%     96.05% |           3      3.95%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           76                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |          10     90.91%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         300      6.95%      6.95% |         364      8.44%     15.39% |         191      4.43%     19.81% |         167      3.87%     23.68% |         378      8.76%     32.44% |         214      4.96%     37.40% |         227      5.26%     42.67% |         241      5.59%     48.25% |         201      4.66%     52.91% |         203      4.70%     57.61% |         252      5.84%     63.45% |         216      5.01%     68.46% |         414      9.59%     78.05% |         562     13.02%     91.08% |         223      5.17%     96.25% |         162      3.75%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4315                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     30.19%     30.19% |           0      0.00%     30.19% |          15     28.30%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           2      3.77%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           1      1.89%     64.15% |           0      0.00%     64.15% |           0      0.00%     64.15% |           1      1.89%     66.04% |          18     33.96%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           53                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     26.56%     26.56% |           0      0.00%     26.56% |          15     23.44%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2      3.12%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |           0      0.00%     54.69% |           0      0.00%     54.69% |           1      1.56%     56.25% |          28     43.75%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           64                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           15                      
system.ruby.L2Cache_Controller.Unblock   |          19     24.36%     24.36% |           1      1.28%     25.64% |          15     19.23%     44.87% |           1      1.28%     46.15% |           0      0.00%     46.15% |           1      1.28%     47.44% |           3      3.85%     51.28% |           0      0.00%     51.28% |           1      1.28%     52.56% |           0      0.00%     52.56% |           1      1.28%     53.85% |           3      3.85%     57.69% |           0      0.00%     57.69% |           2      2.56%     60.26% |           3      3.85%     64.10% |          28     35.90%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           78                      
system.ruby.L2Cache_Controller.WB_Data   |          18     26.09%     26.09% |           0      0.00%     26.09% |          15     21.74%     47.83% |           1      1.45%     49.28% |           0      0.00%     49.28% |           0      0.00%     49.28% |           3      4.35%     53.62% |           0      0.00%     53.62% |           0      0.00%     53.62% |           0      0.00%     53.62% |           0      0.00%     53.62% |           2      2.90%     56.52% |           0      0.00%     56.52% |           0      0.00%     56.52% |           2      2.90%     59.42% |          28     40.58%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           69                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            9                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        31467                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       31467    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        31467                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        35716                      
system.ruby.LD.latency_hist_seqr::mean       7.670456                      
system.ruby.LD.latency_hist_seqr::gmean      1.581613                      
system.ruby.LD.latency_hist_seqr::stdev     29.947630                      
system.ruby.LD.latency_hist_seqr         |       35690     99.93%     99.93% |          11      0.03%     99.96% |           8      0.02%     99.98% |           0      0.00%     99.98% |           5      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         35716                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4249                      
system.ruby.LD.miss_latency_hist_seqr::mean    57.070134                      
system.ruby.LD.miss_latency_hist_seqr::gmean    47.161122                      
system.ruby.LD.miss_latency_hist_seqr::stdev    69.064057                      
system.ruby.LD.miss_latency_hist_seqr    |        4223     99.39%     99.39% |          11      0.26%     99.65% |           8      0.19%     99.84% |           0      0.00%     99.84% |           5      0.12%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4249                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          273                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         273    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          273                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          359                      
system.ruby.Load_Linked.latency_hist_seqr::mean    26.261838                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.769108                      
system.ruby.Load_Linked.latency_hist_seqr::stdev    77.783315                      
system.ruby.Load_Linked.latency_hist_seqr |         342     95.26%     95.26% |           7      1.95%     97.21% |           5      1.39%     98.61% |           4      1.11%     99.72% |           0      0.00%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          359                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   106.453488                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    70.228287                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   130.100835                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          69     80.23%     80.23% |           7      8.14%     88.37% |           5      5.81%     94.19% |           4      4.65%     98.84% |           0      0.00%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21565                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21565    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21565                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23646                      
system.ruby.ST.latency_hist_seqr::mean      10.546816                      
system.ruby.ST.latency_hist_seqr::gmean      1.463770                      
system.ruby.ST.latency_hist_seqr::stdev     50.191727                      
system.ruby.ST.latency_hist_seqr         |       23606     99.83%     99.83% |          12      0.05%     99.88% |          10      0.04%     99.92% |           1      0.00%     99.93% |          14      0.06%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23646                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2081                      
system.ruby.ST.miss_latency_hist_seqr::mean   109.478616                      
system.ruby.ST.miss_latency_hist_seqr::gmean    75.898797                      
system.ruby.ST.miss_latency_hist_seqr::stdev   133.793482                      
system.ruby.ST.miss_latency_hist_seqr    |        2041     98.08%     98.08% |          12      0.58%     98.65% |          10      0.48%     99.14% |           1      0.05%     99.18% |          14      0.67%     99.86% |           3      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2081                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          337                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     5.492582                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.117790                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    31.699493                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     97.92%     97.92% |           0      0.00%     97.92% |           1      0.30%     98.22% |           5      1.48%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          337                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            7                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean   217.285714                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   212.910869                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev    53.193716                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           5     71.43%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            7                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  44327                       # delay histogram for all message
system.ruby.delayHist::mean                 14.406118                       # delay histogram for all message
system.ruby.delayHist::gmean                12.675644                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.844823                       # delay histogram for all message
system.ruby.delayHist                    |       31788     71.71%     71.71% |        9690     21.86%     93.57% |        2825      6.37%     99.95% |          16      0.04%     99.98% |           6      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    44327                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24081                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        15.164196                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.622903                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.788169                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4017     16.68%     16.68% |       13418     55.72%     72.40% |        1359      5.64%     78.04% |        2465     10.24%     88.28% |        2683     11.14%     99.42% |         126      0.52%     99.95% |           4      0.02%     99.96% |           6      0.02%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24081                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         20015                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.548938                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.789611                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.381969                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       14135     70.62%     70.62% |        5853     29.24%     99.87% |          16      0.08%     99.95% |           6      0.03%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           20015                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           231                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.649351                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        9.014213                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        3.451904                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          45     19.48%     19.48% |         119     51.52%     71.00% |          54     23.38%     94.37% |          11      4.76%     99.13% |           2      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             231                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5626.513304                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000498                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.404081                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.404561                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  1622.108229                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000516                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7470.007809                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000517                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.066777                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000671                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.067257                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   577.281398                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000513                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7211.553633                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.934267                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000672                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.934746                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   781.304955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000490                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5555.742891                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000492                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.852220                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000631                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.852700                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   666.455727                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       243628                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      243628    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       243628                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36548                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30810                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5738                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120285                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115661                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4624                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.150605                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.662443                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.104958                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4483.510983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1578.858519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   646.868595                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.015408                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8263.065111                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.031322                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62569.149633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005500                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.741385                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1643                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1600                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5203                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5156                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.006570                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   109.089636                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000548                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   301.051352                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   918.702647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   277.742390                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1476.612352                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13639.508468                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   109.054610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1583                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1537                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5021                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         4974                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.006337                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    44.736626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   173.113501                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   587.819851                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    78.490494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   710.199151                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5537.313660                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    44.703519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1537                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1491                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         4867                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         4820                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.006145                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    37.930579                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   138.401941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   527.693453                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    68.264870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   671.988848                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4638.011491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    37.893634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1496                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1454                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4735                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4688                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.005979                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    31.073672                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000523                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   201.771373                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   306.525947                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    47.665842                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   653.181417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3772.671905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    31.032889                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1461                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1418                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4628                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4581                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.005843                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.565274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000550                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   149.901449                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   241.576540                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    37.021827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   439.541115                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2666.400652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.526409                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1441                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1396                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4553                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4506                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.005752                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.895971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000583                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    86.378503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   161.302132                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    21.455004                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   275.562635                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1843.314695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.859026                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1350                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1295                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4797                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4747                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.005899                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.394601                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    67.669935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.001086                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   191.328388                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            9                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    16.363303                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   169.059158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1003.646646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.353818                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1640                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1596                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5195                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5148                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.006559                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   102.466875                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000538                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   216.885236                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1060.883541                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   193.853112                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1321.131235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12918.433090                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   102.433768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1637                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1593                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5196                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5149                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.006557                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    95.590776                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   218.313138                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1022.278357                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   180.976080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1403.023563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12035.897260                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    95.553831                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1613                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1568                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         5117                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5070                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.006458                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    88.232952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000573                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   262.644327                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   817.240009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   165.878507                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1632.964315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11083.593810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    88.196007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1628                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1581                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5162                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5115                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.006516                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    81.558852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   250.891481                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   763.105427                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   151.736707                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1364.050355                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10243.557269                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    81.523826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1613                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1567                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5116                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5069                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.006457                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    74.567120                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   221.892514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   894.683086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   141.264463                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1094.969922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9344.193685                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    74.533533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1629                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1584                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5169                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5122                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.006523                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.581625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000573                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   250.943300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   832.247864                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   120.586747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1110.325147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8450.480296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.544680                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1625                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1578                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5156                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5109                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.006507                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    58.902896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000591                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   257.468661                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   588.843753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   107.198242                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1143.082932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7326.337232                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    58.865951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1614                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1567                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5125                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5078                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.006467                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    51.283098                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000590                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   113.520645                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   581.248905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    93.123615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   907.122059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6374.832179                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    51.248072                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.004176                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   150.779493                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001019                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7765.944902                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          723                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          547                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          176                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001463                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   787.413827                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7667.069870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3164.948641                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.765148                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   103.414492                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001556                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  8553.141409                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses         1029                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          858                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          171                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002402                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   781.413854                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000150                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7290.551765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000564                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4082.727663                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000342                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.257260                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    40.671710                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000941                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 11254.681001                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          463                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          185                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   717.366480                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8188.413071                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6870.103579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.637267                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   107.575848                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 13022.718320                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001337                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   760.574443                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8083.400344                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7899.876016                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.253506                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    57.999901                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.002351                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9637.496081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses         1477                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1329                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.003632                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   796.307989                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000146                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9611.640761                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  5999.789847                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000271                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.590330                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   101.415140                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001251                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10626.428854                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          976                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          833                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002049                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   809.117369                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9867.610030                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6889.015609                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.429115                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   101.355165                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000961                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 12755.383890                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          651                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          486                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001435                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   750.489881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7244.606993                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7836.338674                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.898450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   102.221694                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.008270                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 13338.011754                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           89                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          540                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          352                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          188                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           12                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001058                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   721.947667                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7703.581673                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000302                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8572.111953                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.986565                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   109.066126                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000787                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  9466.541234                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          555                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          407                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001209                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   767.015358                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10482.574888                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000296                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5078.216527                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000196                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.818633                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   101.207384                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000971                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 11575.664429                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          621                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          514                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          107                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001469                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   701.651397                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10065.646564                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5979.191301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.922525                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    80.333907                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001827                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  7332.211389                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1063                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002878                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   803.871650                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8146.771191                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000711                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4042.644197                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.750585                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    66.526052                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000896                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  9608.391512                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          612                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          501                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          111                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001434                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   812.474571                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8235.385592                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5021.526015                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.083571                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   101.137333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000774                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 10303.292995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          567                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          445                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          122                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001403                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   772.349840                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9291.489306                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000243                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5966.553687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.440546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    66.240088                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000820                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 11239.804598                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          467                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          121                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001261                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   736.866273                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8881.058033                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6757.301683                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   998.920437                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    50.310531                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000653                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8949.543630                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          477                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          361                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000997                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   723.657695                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9186.402207                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4913.449732                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   997.098134                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000689                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10064.174996                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001073                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   713.302524                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  9077.039080                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5867.751092                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         255383                      
system.ruby.latency_hist_seqr::mean          4.182714                      
system.ruby.latency_hist_seqr::gmean         1.196733                      
system.ruby.latency_hist_seqr::stdev        26.285378                      
system.ruby.latency_hist_seqr            |      255252     99.95%     99.95% |          44      0.02%     99.97% |          33      0.01%     99.98% |           2      0.00%     99.98% |          47      0.02%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           255383                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11755                      
system.ruby.miss_latency_hist_seqr::mean    70.145980                      
system.ruby.miss_latency_hist_seqr::gmean    49.491305                      
system.ruby.miss_latency_hist_seqr::stdev   102.226843                      
system.ruby.miss_latency_hist_seqr       |       11624     98.89%     98.89% |          44      0.37%     99.26% |          33      0.28%     99.54% |           2      0.02%     99.56% |          47      0.40%     99.96% |           5      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11755                      
system.ruby.network.average_flit_latency    13.761179                      
system.ruby.network.average_flit_network_latency    11.236484                      
system.ruby.network.average_flit_queueing_latency     2.524695                      
system.ruby.network.average_flit_vnet_latency |   13.055928                       |   10.748842                       |    8.428963                      
system.ruby.network.average_flit_vqueue_latency |    4.725523                       |    1.770983                       |    1.012017                      
system.ruby.network.average_hops             2.807006                      
system.ruby.network.average_packet_latency    14.837984                      
system.ruby.network.average_packet_network_latency    11.372244                      
system.ruby.network.average_packet_queueing_latency     3.465741                      
system.ruby.network.average_packet_vnet_latency |   11.262099                       |   12.447329                       |    8.428963                      
system.ruby.network.average_packet_vqueue_latency |    6.176497                       |    1.586570                       |    1.012017                      
system.ruby.network.avg_link_utilization     0.519094                      
system.ruby.network.avg_vc_load          |    0.141106     27.18%     27.18% |    0.348291     67.10%     94.28% |    0.029697      5.72%    100.00%
system.ruby.network.avg_vc_load::total       0.519094                      
system.ruby.network.ext_in_link_utilization       112532                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       112532                      
system.ruby.network.flit_network_latency |      396848                       |      812204                       |       55412                      
system.ruby.network.flit_queueing_latency |      143637                       |      133819                       |        6653                      
system.ruby.network.flits_injected       |       30396     27.01%     27.01% |       75562     67.15%     94.16% |        6574      5.84%    100.00%
system.ruby.network.flits_injected::total       112532                      
system.ruby.network.flits_received       |       30396     27.01%     27.01% |       75562     67.15%     94.16% |        6574      5.84%    100.00%
system.ruby.network.flits_received::total       112532                      
system.ruby.network.int_link_utilization       315878                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      223395                       |      249320                       |       55412                      
system.ruby.network.packet_queueing_latency |      122517                       |       31779                       |        6653                      
system.ruby.network.packets_injected     |       19836     42.71%     42.71% |       20030     43.13%     85.84% |        6574     14.16%    100.00%
system.ruby.network.packets_injected::total        46440                      
system.ruby.network.packets_received     |       19836     42.71%     42.71% |       20030     43.13%     85.84% |        6574     14.16%    100.00%
system.ruby.network.packets_received::total        46440                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        94892                      
system.ruby.network.routers00.buffer_writes        94892                      
system.ruby.network.routers00.crossbar_activity        94892                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        94917                      
system.ruby.network.routers00.sw_output_arbiter_activity        94892                      
system.ruby.network.routers01.buffer_reads        38565                      
system.ruby.network.routers01.buffer_writes        38565                      
system.ruby.network.routers01.crossbar_activity        38565                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38599                      
system.ruby.network.routers01.sw_output_arbiter_activity        38565                      
system.ruby.network.routers02.buffer_reads        24885                      
system.ruby.network.routers02.buffer_writes        24885                      
system.ruby.network.routers02.crossbar_activity        24885                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        24915                      
system.ruby.network.routers02.sw_output_arbiter_activity        24885                      
system.ruby.network.routers03.buffer_reads        15397                      
system.ruby.network.routers03.buffer_writes        15397                      
system.ruby.network.routers03.crossbar_activity        15397                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15405                      
system.ruby.network.routers03.sw_output_arbiter_activity        15397                      
system.ruby.network.routers04.buffer_reads        56795                      
system.ruby.network.routers04.buffer_writes        56795                      
system.ruby.network.routers04.crossbar_activity        56795                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        56805                      
system.ruby.network.routers04.sw_output_arbiter_activity        56795                      
system.ruby.network.routers05.buffer_reads        18423                      
system.ruby.network.routers05.buffer_writes        18423                      
system.ruby.network.routers05.crossbar_activity        18423                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        18433                      
system.ruby.network.routers05.sw_output_arbiter_activity        18423                      
system.ruby.network.routers06.buffer_reads        15002                      
system.ruby.network.routers06.buffer_writes        15002                      
system.ruby.network.routers06.crossbar_activity        15002                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        15012                      
system.ruby.network.routers06.sw_output_arbiter_activity        15002                      
system.ruby.network.routers07.buffer_reads        11772                      
system.ruby.network.routers07.buffer_writes        11772                      
system.ruby.network.routers07.crossbar_activity        11772                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11773                      
system.ruby.network.routers07.sw_output_arbiter_activity        11772                      
system.ruby.network.routers08.buffer_reads        38721                      
system.ruby.network.routers08.buffer_writes        38721                      
system.ruby.network.routers08.crossbar_activity        38721                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        38726                      
system.ruby.network.routers08.sw_output_arbiter_activity        38721                      
system.ruby.network.routers09.buffer_reads        16210                      
system.ruby.network.routers09.buffer_writes        16210                      
system.ruby.network.routers09.crossbar_activity        16210                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16219                      
system.ruby.network.routers09.sw_output_arbiter_activity        16210                      
system.ruby.network.routers10.buffer_reads        15144                      
system.ruby.network.routers10.buffer_writes        15144                      
system.ruby.network.routers10.crossbar_activity        15144                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15155                      
system.ruby.network.routers10.sw_output_arbiter_activity        15144                      
system.ruby.network.routers11.buffer_reads        11192                      
system.ruby.network.routers11.buffer_writes        11192                      
system.ruby.network.routers11.crossbar_activity        11192                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        11200                      
system.ruby.network.routers11.sw_output_arbiter_activity        11192                      
system.ruby.network.routers12.buffer_reads        28594                      
system.ruby.network.routers12.buffer_writes        28594                      
system.ruby.network.routers12.crossbar_activity        28594                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        28596                      
system.ruby.network.routers12.sw_output_arbiter_activity        28594                      
system.ruby.network.routers13.buffer_reads        18479                      
system.ruby.network.routers13.buffer_writes        18479                      
system.ruby.network.routers13.crossbar_activity        18479                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        18487                      
system.ruby.network.routers13.sw_output_arbiter_activity        18479                      
system.ruby.network.routers14.buffer_reads        14285                      
system.ruby.network.routers14.buffer_writes        14285                      
system.ruby.network.routers14.crossbar_activity        14285                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14289                      
system.ruby.network.routers14.sw_output_arbiter_activity        14285                      
system.ruby.network.routers15.buffer_reads        10054                      
system.ruby.network.routers15.buffer_writes        10054                      
system.ruby.network.routers15.crossbar_activity        10054                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10059                      
system.ruby.network.routers15.sw_output_arbiter_activity        10054                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       255394                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      255394    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       255394                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    521044000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
