// Seed: 4026790668
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  assign id_1 = id_6;
endmodule : SymbolIdentifier
module module_2;
  assign id_2 = id_2 == -1;
  assign id_1 = id_2;
  assign id_1 = -1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_1 = -1;
  end
  tri0 id_3 = -1;
endmodule
