 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: fifo_stream_in                      Date:  4-25-2018,  5:07PM
Device Used: XC2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
14 /64  ( 22%) 6   /224  (  3%) 6   /160  (  4%) 2  /64  (  3%) 17 /33  ( 52%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       2/16      2/40     2/56     2/ 8    1/1*     0/1      0/1      0/1
FB2       3/16      3/40     3/56     3/ 9    1/1*     0/1      0/1      0/1
FB3       4/16      1/40     1/56     4/ 9    0/1      0/1      0/1      0/1
FB4       5/16      0/40     0/56     5/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    14/64      6/160    6/224   14/33    2/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :    14     25
Output        :   14          14    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     1      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     17          17

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'fifo_stream_in.ise'.
WARNING:Cpld:936 - The output buffer 'pkt_end_OBUF' is missing an input and will
   be deleted.
*************************  Summary of Mapped Logic  ************************

** 14 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
sloe                0     0     2    FB1_9   34    GTS/I/O   O       LVCMOS18           FAST         
slwr                2     2     2    FB1_13  30    GSR/I/O   O       LVCMOS18           FAST DFF/S   SET
fdata<0>            3     3     1    FB2_10  1     GCK/I/O   O       LVCMOS18           FAST DEFF    RESET
fdata<1>            0     0     1    FB2_12  2     I/O       O       LVCMOS18           FAST         
fdata<2>            0     0     1    FB2_13  3     I/O       O       LVCMOS18           FAST         
slrd                0     0     2    FB3_1   29    I/O       O       LVCMOS18           FAST         
faddr<1>            0     0     2    FB3_2   28    I/O       O       LVCMOS18           FAST         
faddr<0>            0     0     2    FB3_3   27    I/O       O       LVCMOS18           FAST         
clk_o               1     1     2    FB3_10  22    I/O       O       LVCMOS18           FAST         
fdata<3>            0     0     1    FB4_1   5     I/O       O       LVCMOS18           FAST         
fdata<4>            0     0     1    FB4_2   6     I/O       O       LVCMOS18           FAST         
fdata<5>            0     0     1    FB4_7   8     I/O       O       LVCMOS18           FAST         
fdata<6>            0     0     1    FB4_11  12    I/O       O       LVCMOS18           FAST         
fdata<7>            0     0     1    FB4_13  13    I/O       O       LVCMOS18           FAST         

** 3 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
data_in             2    FB1_2   37    I/O       I       LVCMOS18 KPR
clk                 1    FB2_2   40    I/O       I       LVCMOS18 KPR
flagd               1    FB4_15  16    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1   38   I/O           
(unused)                      0     FB1_2   37   I/O     I     
(unused)                      0     FB1_3   36   I/O           
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
(unused)                      0     FB1_7        (b)           
(unused)                      0     FB1_8        (b)           
sloe                          0     FB1_9   34   GTS/I/O O                 
(unused)                      0     FB1_10  33   GTS/I/O       
(unused)                      0     FB1_11  32   GTS/I/O       
(unused)                      0     FB1_12  31   GTS/I/O       
slwr                          2     FB1_13  30   GSR/I/O O      +          
(unused)                      0     FB1_14       (b)           
(unused)                      0     FB1_15       (b)           
(unused)                      0     FB1_16       (b)           

Signals Used by Logic in Function Block
  1: clk                2: flagd            

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
sloe              ........................................ 0       
slwr              XX...................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               3/37
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
(unused)                      0     FB2_2   40   I/O     I     
(unused)                      0     FB2_3        (b)           
(unused)                      0     FB2_4        (b)           
(unused)                      0     FB2_5   41   I/O           
(unused)                      0     FB2_6   42   I/O           
(unused)                      0     FB2_7   43   GCK/I/O       
(unused)                      0     FB2_8   44   GCK/I/O       
(unused)                      0     FB2_9        (b)           
fdata<0>                      3     FB2_10  1    GCK/I/O O      +          
(unused)                      0     FB2_11       (b)           
fdata<1>                      0     FB2_12  2    I/O     O                 
fdata<2>                      0     FB2_13  3    I/O     O                 
(unused)                      0     FB2_14       (b)           
(unused)                      0     FB2_15       (b)           
(unused)                      0     FB2_16       (b)           

Signals Used by Logic in Function Block
  1: clk                2: data_in            3: flagd 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
fdata<0>          XXX..................................... 3       
fdata<1>          ........................................ 0       
fdata<2>          ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               1/39
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
slrd                          0     FB3_1   29   I/O     O                 
faddr<1>                      0     FB3_2   28   I/O     O                 
faddr<0>                      0     FB3_3   27   I/O     O                 
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
clk_o                         1     FB3_10  22   I/O     O                 
(unused)                      0     FB3_11  21   I/O           
(unused)                      0     FB3_12  20   I/O           
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O           
(unused)                      0     FB3_15  18   I/O           
(unused)                      0     FB3_16       (b)           

Signals Used by Logic in Function Block
  1: clk              

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
slrd              ........................................ 0       
faddr<1>          ........................................ 0       
faddr<0>          ........................................ 0       
clk_o             X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
fdata<3>                      0     FB4_1   5    I/O     O                 
fdata<4>                      0     FB4_2   6    I/O     O                 
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
fdata<5>                      0     FB4_7   8    I/O     O                 
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
fdata<6>                      0     FB4_11  12   I/O     O                 
(unused)                      0     FB4_12       (b)           
fdata<7>                      0     FB4_13  13   I/O     O                 
(unused)                      0     FB4_14  14   I/O           
(unused)                      0     FB4_15  16   I/O     I     
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
fdata<3>          ........................................ 0       
fdata<4>          ........................................ 0       
fdata<5>          ........................................ 0       
fdata<6>          ........................................ 0       
fdata<7>          ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


clk_o <= clk;


faddr(0) <= '0';


faddr(1) <= NOT ('0');

FDCPE_fdata0: FDCPE port map (fdata(0),data_in,clk,'0','0',flagd);


fdata(1) <= '0';


fdata(2) <= '0';


fdata(3) <= '0';


fdata(4) <= '0';


fdata(5) <= '0';


fdata(6) <= '0';


fdata(7) <= '0';


sloe <= NOT ('0');


slrd <= NOT ('0');

FDCPE_slwr: FDCPE port map (slwr,NOT flagd,clk,'0','0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 fdata<0>                         23 KPR                           
  2 fdata<1>                         24 TDO                           
  3 fdata<2>                         25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 fdata<3>                         27 faddr<0>                      
  6 fdata<4>                         28 faddr<1>                      
  7 VCCIO-1.8                        29 slrd                          
  8 fdata<5>                         30 slwr                          
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 fdata<6>                         34 sloe                          
 13 fdata<7>                         35 VCCAUX                        
 14 KPR                              36 KPR                           
 15 VCC                              37 data_in                       
 16 flagd                            38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 clk                           
 19 KPR                              41 KPR                           
 20 KPR                              42 KPR                           
 21 KPR                              43 KPR                           
 22 clk_o                            44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
