$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Thu Mar 07 11:34:55 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [5] $end
$var wire 1 9 Palavra_Controle [4] $end
$var wire 1 : Palavra_Controle [3] $end
$var wire 1 ; Palavra_Controle [2] $end
$var wire 1 < Palavra_Controle [1] $end
$var wire 1 = Palavra_Controle [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [8] $end
$var wire 1 V ww_PC_OUT [7] $end
$var wire 1 W ww_PC_OUT [6] $end
$var wire 1 X ww_PC_OUT [5] $end
$var wire 1 Y ww_PC_OUT [4] $end
$var wire 1 Z ww_PC_OUT [3] $end
$var wire 1 [ ww_PC_OUT [2] $end
$var wire 1 \ ww_PC_OUT [1] $end
$var wire 1 ] ww_PC_OUT [0] $end
$var wire 1 ^ ww_LEDR [9] $end
$var wire 1 _ ww_LEDR [8] $end
$var wire 1 ` ww_LEDR [7] $end
$var wire 1 a ww_LEDR [6] $end
$var wire 1 b ww_LEDR [5] $end
$var wire 1 c ww_LEDR [4] $end
$var wire 1 d ww_LEDR [3] $end
$var wire 1 e ww_LEDR [2] $end
$var wire 1 f ww_LEDR [1] $end
$var wire 1 g ww_LEDR [0] $end
$var wire 1 h ww_EntradaB_ULA [7] $end
$var wire 1 i ww_EntradaB_ULA [6] $end
$var wire 1 j ww_EntradaB_ULA [5] $end
$var wire 1 k ww_EntradaB_ULA [4] $end
$var wire 1 l ww_EntradaB_ULA [3] $end
$var wire 1 m ww_EntradaB_ULA [2] $end
$var wire 1 n ww_EntradaB_ULA [1] $end
$var wire 1 o ww_EntradaB_ULA [0] $end
$var wire 1 p ww_Palavra_Controle [5] $end
$var wire 1 q ww_Palavra_Controle [4] $end
$var wire 1 r ww_Palavra_Controle [3] $end
$var wire 1 s ww_Palavra_Controle [2] $end
$var wire 1 t ww_Palavra_Controle [1] $end
$var wire 1 u ww_Palavra_Controle [0] $end
$var wire 1 v \CLOCK_50~input_o\ $end
$var wire 1 w \KEY[1]~input_o\ $end
$var wire 1 x \KEY[2]~input_o\ $end
$var wire 1 y \KEY[3]~input_o\ $end
$var wire 1 z \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 { \KEY[0]~input_o\ $end
$var wire 1 | \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 } \PC|DOUT[0]~0_combout\ $end
$var wire 1 ~ \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 !! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 "! \incrementaPC|Add0~2\ $end
$var wire 1 #! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 $! \incrementaPC|Add0~6\ $end
$var wire 1 %! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 &! \incrementaPC|Add0~10\ $end
$var wire 1 '! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 (! \incrementaPC|Add0~14\ $end
$var wire 1 )! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 *! \incrementaPC|Add0~18\ $end
$var wire 1 +! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 ,! \incrementaPC|Add0~22\ $end
$var wire 1 -! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 .! \incrementaPC|Add0~26\ $end
$var wire 1 /! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 0! \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 1! \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 2! \ROM1|memROM~0_combout\ $end
$var wire 1 3! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 4! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 5! \ROM1|memROM~1_combout\ $end
$var wire 1 6! \decoderInstru1|Equal5~0_combout\ $end
$var wire 1 7! \decoderInstru1|Equal5~1_combout\ $end
$var wire 1 8! \ROM1|memROM~7_combout\ $end
$var wire 1 9! \ROM1|memROM~2_combout\ $end
$var wire 1 :! \decoderInstru1|saida~1_combout\ $end
$var wire 1 ;! \ROM1|memROM~4_combout\ $end
$var wire 1 <! \ROM1|memROM~5_combout\ $end
$var wire 1 =! \RAM1|ram~88_combout\ $end
$var wire 1 >! \RAM1|ram~89_combout\ $end
$var wire 1 ?! \RAM1|ram~17_q\ $end
$var wire 1 @! \ROM1|memROM~3_combout\ $end
$var wire 1 A! \RAM1|ram~90_combout\ $end
$var wire 1 B! \RAM1|ram~25_q\ $end
$var wire 1 C! \RAM1|ram~91_combout\ $end
$var wire 1 D! \ULA1|Add0~34_cout\ $end
$var wire 1 E! \ULA1|Add0~1_sumout\ $end
$var wire 1 F! \RAM1|ram~81_combout\ $end
$var wire 1 G! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 H! \decoderInstru1|saida[3]~0_combout\ $end
$var wire 1 I! \ULA1|saida[0]~0_combout\ $end
$var wire 1 J! \decoderInstru1|saida~2_combout\ $end
$var wire 1 K! \ROM1|memROM~6_combout\ $end
$var wire 1 L! \RAM1|ram~18_q\ $end
$var wire 1 M! \RAM1|ram~26_q\ $end
$var wire 1 N! \RAM1|ram~92_combout\ $end
$var wire 1 O! \ULA1|Add0~2\ $end
$var wire 1 P! \ULA1|Add0~5_sumout\ $end
$var wire 1 Q! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 R! \RAM1|ram~19_q\ $end
$var wire 1 S! \RAM1|ram~27_q\ $end
$var wire 1 T! \RAM1|ram~93_combout\ $end
$var wire 1 U! \ULA1|Add0~6\ $end
$var wire 1 V! \ULA1|Add0~9_sumout\ $end
$var wire 1 W! \RAM1|ram~82_combout\ $end
$var wire 1 X! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 Y! \RAM1|ram~28_q\ $end
$var wire 1 Z! \RAM1|ram~20_q\ $end
$var wire 1 [! \RAM1|ram~83_combout\ $end
$var wire 1 \! \RAM1|ram~94_combout\ $end
$var wire 1 ]! \ULA1|Add0~10\ $end
$var wire 1 ^! \ULA1|Add0~13_sumout\ $end
$var wire 1 _! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 `! \RAM1|ram~29_q\ $end
$var wire 1 a! \RAM1|ram~21_q\ $end
$var wire 1 b! \RAM1|ram~84_combout\ $end
$var wire 1 c! \RAM1|ram~95_combout\ $end
$var wire 1 d! \ULA1|Add0~14\ $end
$var wire 1 e! \ULA1|Add0~17_sumout\ $end
$var wire 1 f! \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 g! \RAM1|ram~30_q\ $end
$var wire 1 h! \RAM1|ram~22_q\ $end
$var wire 1 i! \RAM1|ram~85_combout\ $end
$var wire 1 j! \RAM1|ram~96_combout\ $end
$var wire 1 k! \ULA1|Add0~18\ $end
$var wire 1 l! \ULA1|Add0~21_sumout\ $end
$var wire 1 m! \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 n! \RAM1|ram~31_q\ $end
$var wire 1 o! \RAM1|ram~23_q\ $end
$var wire 1 p! \RAM1|ram~86_combout\ $end
$var wire 1 q! \RAM1|ram~97_combout\ $end
$var wire 1 r! \ULA1|Add0~22\ $end
$var wire 1 s! \ULA1|Add0~25_sumout\ $end
$var wire 1 t! \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 u! \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 v! \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 w! \RAM1|ram~32feeder_combout\ $end
$var wire 1 x! \RAM1|ram~32_q\ $end
$var wire 1 y! \RAM1|ram~24_q\ $end
$var wire 1 z! \RAM1|ram~87_combout\ $end
$var wire 1 {! \RAM1|ram~98_combout\ $end
$var wire 1 |! \ULA1|Add0~26\ $end
$var wire 1 }! \ULA1|Add0~29_sumout\ $end
$var wire 1 ~! \decoderInstru1|Equal5~2_combout\ $end
$var wire 1 !" \REGA|DOUT\ [7] $end
$var wire 1 "" \REGA|DOUT\ [6] $end
$var wire 1 #" \REGA|DOUT\ [5] $end
$var wire 1 $" \REGA|DOUT\ [4] $end
$var wire 1 %" \REGA|DOUT\ [3] $end
$var wire 1 &" \REGA|DOUT\ [2] $end
$var wire 1 '" \REGA|DOUT\ [1] $end
$var wire 1 (" \REGA|DOUT\ [0] $end
$var wire 1 )" \PC|DOUT\ [8] $end
$var wire 1 *" \PC|DOUT\ [7] $end
$var wire 1 +" \PC|DOUT\ [6] $end
$var wire 1 ," \PC|DOUT\ [5] $end
$var wire 1 -" \PC|DOUT\ [4] $end
$var wire 1 ." \PC|DOUT\ [3] $end
$var wire 1 /" \PC|DOUT\ [2] $end
$var wire 1 0" \PC|DOUT\ [1] $end
$var wire 1 1" \PC|DOUT\ [0] $end
$var wire 1 2" \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 3" \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 4" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 5" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 6" \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 7" \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 8" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 9" \RAM1|ALT_INV_ram~98_combout\ $end
$var wire 1 :" \RAM1|ALT_INV_ram~97_combout\ $end
$var wire 1 ;" \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 <" \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 =" \RAM1|ALT_INV_ram~94_combout\ $end
$var wire 1 >" \RAM1|ALT_INV_ram~93_combout\ $end
$var wire 1 ?" \RAM1|ALT_INV_ram~92_combout\ $end
$var wire 1 @" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 A" \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 B" \RAM1|ALT_INV_ram~88_combout\ $end
$var wire 1 C" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 D" \decoderInstru1|ALT_INV_saida~1_combout\ $end
$var wire 1 E" \RAM1|ALT_INV_ram~87_combout\ $end
$var wire 1 F" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 G" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 H" \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 I" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 J" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 K" \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 L" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 M" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 N" \RAM1|ALT_INV_ram~84_combout\ $end
$var wire 1 O" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 P" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 Q" \RAM1|ALT_INV_ram~83_combout\ $end
$var wire 1 R" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 S" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~82_combout\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 Y" \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 \" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 ]" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 ^" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 _" \decoderInstru1|ALT_INV_Equal5~1_combout\ $end
$var wire 1 `" \decoderInstru1|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 a" \decoderInstru1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 b" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 c" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 d" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 e" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 f" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 g" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 h" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 i" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 j" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 k" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 l" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 m" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 n" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 o" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 p" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 q" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 r" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 s" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 t" \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
xv
xw
xx
xy
xz
1{
1|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
17!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
1H!
1I!
1J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
1U!
1V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
12"
13"
14"
15"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
0\"
0]"
1^"
0_"
0`"
1a"
1b"
0c"
x*
x+
x,
1-
0>
0?
0@
0A
0B
0C
0D
0E
0F
1.
0/
00
01
02
03
04
05
06
07
0"
0#
0$
0%
0&
1'
0(
0)
18
19
1:
0;
0<
0=
xQ
xR
xS
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
0o
1p
1q
1r
0s
0t
0u
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
$end
#10000
0-
0T
0{
0|
#20000
1-
1T
1{
1|
11"
1~
1&"
0r"
06"
0l"
0}
1!!
15!
18!
0;!
1<!
0@!
0V!
1]!
1]"
0C"
1\"
08"
0b"
1e
1]
0^!
1d!
07!
0H!
0J!
1~!
19!
1=!
1V!
0X!
15
1F
0e!
1k!
0B"
0^"
1`"
1_"
0I!
0l!
1r!
0m
1u
0q
0^
0r
0p
0s!
1|!
0'
1=
0:
09
08
0.
0}!
#30000
0-
0T
0{
0|
#40000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1;!
0<!
1K!
05!
1b"
0@"
1C"
0\"
1\
0]
0=!
17!
1H!
1J!
0~!
0F
1E
0`"
0_"
1B"
1E!
0O!
1G!
1P!
0U!
1Q!
1I!
0u
1q
1^
1r
1p
0V!
0P!
0=
1:
19
18
1.
1n
1o
1)
1(
#50000
0-
0T
0{
0|
#60000
1-
1T
1{
1|
11"
1~
1("
1'"
0&"
1r"
0s"
0t"
06"
0l"
0}
0!!
1"!
15!
08!
0;!
1<!
0K!
0E!
1O!
1P!
1V!
0]!
1@"
0C"
1\"
18"
0b"
0e
1f
1g
1]
1^!
0d!
0P!
1U!
1#!
07!
0H!
0J!
1~!
09!
0Q!
1=!
1P!
17
16
05
1F
0V!
1]!
1e!
0k!
0B"
1^"
1`"
1_"
0I!
1E!
0G!
1l!
0r!
0^!
1d!
0n
1u
0q
0^
0r
0p
0e!
1k!
1s!
0|!
0(
1=
0:
09
08
0.
1}!
0l!
1r!
0o
0s!
1|!
0)
0}!
#70000
0-
0T
0{
0|
#80000
1-
1T
1{
1|
01"
0~
00"
1/"
04!
15"
0j"
1k"
16"
1l"
1}
0"!
0#!
1$!
1:!
1J!
0~!
05!
1b"
0D"
1[
0\
0]
1%!
1#!
0$!
1>!
16!
0F
0E
1D
0%!
0a"
0u
1q
1t
0D!
0E!
0P!
1V!
0]!
1^!
0d!
1e!
0k!
1l!
0r!
1s!
0|!
1}!
0=
1<
19
1_
1s
0}!
0s!
0l!
0e!
0^!
1E!
0O!
1/
1;
1P!
0U!
0V!
#90000
0-
0T
0{
0|
#100000
1-
1T
1{
1|
11"
1~
1?!
1L!
0X"
0["
06"
0l"
0}
1!!
1C!
1F!
1N!
1Q!
0?"
0Y"
0A"
1]
0E!
1O!
1G!
0P!
1U!
1F
1n
1V!
1P!
1(
1o
1)
#110000
0-
0T
0{
0|
#120000
1-
1T
1{
1|
01"
0~
10"
14!
0("
1&"
0r"
1t"
05"
0k"
16"
1l"
1}
1E!
0O!
0V!
1]!
1e
0g
1\
0]
1^!
0P!
07
15
0F
1E
#130000
0-
0T
0{
0|
#140000
1-
1T
1{
1|
11"
1~
0?!
1("
0'"
1R!
0&"
1%"
0q"
1r"
0V"
1s"
0t"
1["
06"
0l"
0}
0!!
1"!
15!
18!
0C!
0F!
0E!
1O!
1P!
0U!
1T!
1W!
1V!
0]!
0^!
1d!
0T"
0>"
1Y"
1A"
08"
0b"
1d
0e
0f
1g
1]
1e!
1^!
0d!
0V!
0P!
1U!
0#!
1$!
06!
19!
1E!
0O!
0G!
1V!
1X!
17
06
05
14
1F
1%!
0V!
1]!
0e!
0^"
1a"
1P!
0U!
1D!
0P!
1V!
0]!
1e!
1l!
1s!
1}!
0>!
1A!
0E!
1O!
0N!
0Q!
0T!
0W!
1d!
0V!
1T"
1>"
1?"
1m
0o
0_
0s
0e!
1k!
1P!
0^!
1E!
0P!
1U!
1V!
0X!
0)
1'
0/
0;
0l!
1r!
0n
0V!
1]!
0s!
1|!
0(
1^!
0m
0}!
0'
#150000
0-
0T
0{
0|
#160000
1-
1T
1{
1|
01"
0~
00"
0/"
1."
13!
04!
1B!
1Y!
0R"
0Z"
15"
04"
0i"
1j"
1k"
16"
1l"
1}
0"!
1#!
0$!
0%!
1&!
0<!
1H!
05!
08!
1C!
1F!
1[!
0Q"
0Y"
0A"
18"
1b"
0`"
1C"
1Z
0[
0\
0]
1'!
1%!
0&!
0#!
0=!
1I!
0:!
0H!
0J!
09!
0E!
1G!
1\!
1_!
0F
0E
0D
1C
0'!
0="
1^"
1`"
1D"
1B"
1^
1r
0I!
0A!
0C!
0F!
1N!
1Q!
1T!
1W!
0[!
0^!
1.
1:
1Q"
0T"
0>"
0?"
1Y"
1A"
1l
1o
0q
0^
0r
0t
1E!
0G!
1P!
0U!
1V!
0]!
1X!
0\!
0_!
1)
1&
0<
0:
09
0.
1="
1n
1^!
0d!
0V!
0^!
1d!
1(
1e!
0k!
0l
1m
0o
0e!
1k!
1l!
0r!
0)
1'
0&
0l!
1r!
1s!
0|!
0s!
1|!
1}!
0}!
#170000
0-
0T
0{
0|
#180000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#190000
0-
0T
0{
0|
#200000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#210000
0-
0T
0{
0|
#220000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
1]
1#!
1F
#230000
0-
0T
0{
0|
#240000
1-
1T
1{
1|
01"
0~
00"
1/"
04!
15"
0j"
1k"
16"
1l"
1}
0"!
0#!
1$!
1[
0\
0]
0%!
1&!
1#!
0$!
0F
0E
1D
1%!
0&!
1'!
0'!
#250000
0-
0T
0{
0|
#260000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#270000
0-
0T
0{
0|
#280000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#290000
0-
0T
0{
0|
#300000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
1]
0#!
1$!
1F
0%!
1&!
1'!
#310000
0-
0T
0{
0|
#320000
1-
1T
1{
1|
01"
0~
00"
0/"
0."
1-"
10!
03!
04!
15"
14"
03"
0h"
1i"
1j"
1k"
16"
1l"
1}
0"!
1#!
0$!
1%!
0&!
0'!
1(!
02!
17!
1;!
1H!
1J!
1@!
0]"
0`"
0\"
0_"
1c"
1Y
0Z
0[
0\
0]
1)!
1'!
0(!
0%!
0#!
07!
0;!
0@!
0H!
0J!
0P!
1U!
0Q!
0W!
1I!
0N!
0T!
0F
0E
0D
0C
1B
0)!
1>"
1?"
1T"
1`"
1]"
1\"
1_"
1q
1^
1r
1p
1V!
1Q!
1W!
1N!
1T!
0I!
0X!
0V!
1]!
1:
19
18
1.
0>"
0?"
0T"
0n
0q
0^
0r
0p
1^!
1X!
1P!
0U!
1V!
0]!
0(
0:
09
08
0.
0m
1n
0^!
0V!
1(
0'
1m
1'
#330000
0-
0T
0{
0|
#340000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
15!
18!
08"
0b"
1]
1F
#350000
0-
0T
0{
0|
#360000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
05!
1b"
1\
0]
0F
1E
#370000
0-
0T
0{
0|
#380000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
15!
08!
18"
0b"
1]
1#!
1F
#390000
0-
0T
0{
0|
#400000
1-
1T
1{
1|
01"
0~
00"
1/"
04!
15"
0j"
1k"
16"
1l"
1}
0"!
0#!
1$!
05!
1b"
1[
0\
0]
1%!
1#!
0$!
0F
0E
1D
0%!
#410000
0-
0T
0{
0|
#420000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#430000
0-
0T
0{
0|
#440000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#450000
0-
0T
0{
0|
#460000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
15!
18!
08"
0b"
1]
0#!
1$!
1F
1%!
#470000
0-
0T
0{
0|
#480000
1-
1T
1{
1|
01"
0~
00"
0/"
1."
13!
04!
15"
04"
0i"
1j"
1k"
16"
1l"
1}
0"!
1#!
0$!
0%!
1&!
05!
08!
18"
1b"
1Z
0[
0\
0]
0'!
1(!
1%!
0&!
0#!
0F
0E
0D
1C
1'!
0(!
1)!
0)!
#490000
0-
0T
0{
0|
#500000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#510000
0-
0T
0{
0|
#520000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#530000
0-
0T
0{
0|
#540000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
1]
1#!
1F
#550000
0-
0T
0{
0|
#560000
1-
1T
1{
1|
01"
0~
00"
1/"
04!
15"
0j"
1k"
16"
1l"
1}
0"!
0#!
1$!
1[
0\
0]
0%!
1&!
1#!
0$!
0F
0E
1D
1%!
0&!
0'!
1(!
1)!
1'!
0(!
0)!
#570000
0-
0T
0{
0|
#580000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#590000
0-
0T
0{
0|
#600000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#610000
0-
0T
0{
0|
#620000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
1]
0#!
1$!
1F
0%!
1&!
0'!
1(!
1)!
#630000
0-
0T
0{
0|
#640000
1-
1T
1{
1|
01"
0~
00"
0/"
0."
0-"
1,"
00!
03!
04!
15"
14"
13"
0g"
1h"
1i"
1j"
1k"
16"
1l"
1}
0"!
1#!
0$!
1%!
0&!
1'!
0(!
0)!
1*!
1X
0Y
0Z
0[
0\
0]
1+!
1)!
0*!
0'!
0%!
0#!
0F
0E
0D
0C
0B
1A
0+!
#650000
0-
0T
0{
0|
#660000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
15!
18!
1<!
0C"
08"
0b"
1]
1F
#670000
0-
0T
0{
0|
#680000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
0<!
05!
1b"
1C"
1\
0]
0F
1E
#690000
0-
0T
0{
0|
#700000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
15!
08!
1<!
0C"
18"
0b"
1]
1#!
1F
#710000
0-
0T
0{
0|
#720000
1-
1T
1{
1|
01"
0~
00"
1/"
04!
15"
0j"
1k"
16"
1l"
1}
0"!
0#!
1$!
05!
1b"
1[
0\
0]
1%!
1#!
0$!
0F
0E
1D
0%!
#730000
0-
0T
0{
0|
#740000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#750000
0-
0T
0{
0|
#760000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#770000
0-
0T
0{
0|
#780000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
15!
18!
08"
0b"
1]
0#!
1$!
1F
1%!
#790000
0-
0T
0{
0|
#800000
1-
1T
1{
1|
01"
0~
00"
0/"
1."
13!
04!
15"
04"
0i"
1j"
1k"
16"
1l"
1}
0"!
1#!
0$!
0%!
1&!
0<!
05!
08!
18"
1b"
1C"
1Z
0[
0\
0]
1'!
1%!
0&!
0#!
0F
0E
0D
1C
0'!
#810000
0-
0T
0{
0|
#820000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#830000
0-
0T
0{
0|
#840000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#850000
0-
0T
0{
0|
#860000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
1]
1#!
1F
#870000
0-
0T
0{
0|
#880000
1-
1T
1{
1|
01"
0~
00"
1/"
04!
15"
0j"
1k"
16"
1l"
1}
0"!
0#!
1$!
1[
0\
0]
0%!
1&!
1#!
0$!
0F
0E
1D
1%!
0&!
1'!
0'!
#890000
0-
0T
0{
0|
#900000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
1]
1F
#910000
0-
0T
0{
0|
#920000
1-
1T
1{
1|
01"
0~
10"
14!
05"
0k"
16"
1l"
1}
1\
0]
0F
1E
#930000
0-
0T
0{
0|
#940000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
0!!
1"!
1]
0#!
1$!
1F
0%!
1&!
1'!
#950000
0-
0T
0{
0|
#960000
1-
1T
1{
1|
01"
0~
00"
0/"
0."
1-"
10!
03!
04!
15"
14"
03"
0h"
1i"
1j"
1k"
16"
1l"
1}
0"!
1#!
0$!
1%!
0&!
0'!
1(!
1Y
0Z
0[
0\
0]
0)!
1*!
1'!
0(!
0%!
0#!
0F
0E
0D
0C
1B
1)!
0*!
1+!
0+!
#970000
0-
0T
0{
0|
#980000
1-
1T
1{
1|
11"
1~
06"
0l"
0}
1!!
15!
18!
08"
0b"
1]
1F
#990000
0-
0T
0{
0|
#1000000
