<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xcvc1802-viva1596-1LHP-i-L" LaunchTime="1624020231">
  <File Type="BITSTR-BMM" Name="NEXYS4_DDR_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="NEXYS4_DDR_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="NEXYS4_DDR_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="NEXYS4_DDR_power_routed.rpt"/>
  <File Type="PA-TCL" Name="NEXYS4_DDR.tcl"/>
  <File Type="OPT-TIMING" Name="NEXYS4_DDR_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="NEXYS4_DDR_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="NEXYS4_DDR_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="NEXYS4_DDR_reports.tcl"/>
  <File Type="OPT-DRC" Name="NEXYS4_DDR_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="NEXYS4_DDR.hwdef"/>
  <File Type="PWROPT-DCP" Name="NEXYS4_DDR_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="NEXYS4_DDR_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="NEXYS4_DDR_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="NEXYS4_DDR_placed.dcp"/>
  <File Type="PLACE-IO" Name="NEXYS4_DDR_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="NEXYS4_DDR_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="NEXYS4_DDR_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="NEXYS4_DDR_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="NEXYS4_DDR_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="NEXYS4_DDR_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="NEXYS4_DDR_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="NEXYS4_DDR_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="NEXYS4_DDR_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="NEXYS4_DDR.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="NEXYS4_DDR_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="NEXYS4_DDR_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="NEXYS4_DDR_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="NEXYS4_DDR.msk"/>
  <File Type="PHYSOPT-TIMING" Name="NEXYS4_DDR_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="NEXYS4_DDR_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="NEXYS4_DDR_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="NEXYS4_DDR_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="NEXYS4_DDR_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="NEXYS4_DDR_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="NEXYS4_DDR_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="NEXYS4_DDR.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="NEXYS4_DDR_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="NEXYS4_DDR_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="NEXYS4_DDR_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="NEXYS4_DDR_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="NEXYS4_DDR_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="NEXYS4_DDR_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="NEXYS4_DDR_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="NEXYS4_DDR_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="NEXYS4_DDR_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="NEXYS4_DDR_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="NEXYS4_DDR_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="NEXYS4_DDR_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="NEXYS4_DDR_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="NEXYS4_DDR_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="NEXYS4_DDR_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="NEXYS4_DDR_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="NEXYS4_DDR_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="NEXYS4_DDR_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="NEXYS4_DDR_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="NEXYS4_DDR_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="NEXYS4_DDR_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="NEXYS4_DDR.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="NEXYS4_DDR_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="NEXYS4_DDR.rbt"/>
  <File Type="BITSTR-NKY" Name="NEXYS4_DDR.nky"/>
  <File Type="PDI-FILE" Name="NEXYS4_DDR.pdi"/>
  <File Type="RCFI_FILE" Name="NEXYS4_DDR.rcfi"/>
  <File Type="CFI_FILE" Name="NEXYS4_DDR.cfi"/>
  <File Type="RNPI_FILE" Name="NEXYS4_DDR.rnpi"/>
  <File Type="NPI_FILE" Name="NEXYS4_DDR.npi"/>
  <File Type="RBD_FILE" Name="NEXYS4_DDR.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="NEXYS4_DDR.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="NEXYS4_DDR.sysdef"/>
  <File Type="BG-BGN" Name="NEXYS4_DDR.bgn"/>
  <File Type="BG-DRC" Name="NEXYS4_DDR.drc"/>
  <File Type="RDI-RDI" Name="NEXYS4_DDR.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../../../debouncer/debouncer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ram/ram_dual.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ram/ram_dual_memsplit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../reset_sync/reset_sync.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../udm/hdl/uart_rx.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../udm/hdl/uart_tx.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../udm/hdl/udm.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../udm/hdl/udm_controller.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/sigma_tile.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/arb_1m2s.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/arb_2m1s.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/arb_2m3s.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/cpu_stub.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/irq_adapter.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/sfr.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../hw/sigma.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/sigma_tile.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/NEXYS4_DDR.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../ram/ram.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../sigma_tile/hw/cpu_wrapper.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="NEXYS4_DDR"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/NEXYS4_DDR.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="sys_clk"/>
</GenRun>
