{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574743770935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574743770936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 12:49:29 2019 " "Processing started: Tue Nov 26 12:49:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574743770936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574743770936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574743770936 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1574743771304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574743771586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574743771717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574743771717 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1574743772462 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772469 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772469 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1574743772469 ""}
{ "Info" "ISTA_SDC_FOUND" "Altpll/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Altpll/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1574743772479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_ADCLRCK " "Node: AUD_ADCLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudRecorder:recorder0\|flag_r AUD_ADCLRCK " "Register Top:top0\|AudRecorder:recorder0\|flag_r is being clocked by AUD_ADCLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574743772533 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574743772533 "|DE2_115|AUD_ADCLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] AUD_DACLRCK " "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574743772534 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574743772534 "|DE2_115|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772873 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574743772876 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1574743772906 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743772928 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743772930 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743772935 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743772936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1574743772938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574743772938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.096 " "Worst-case setup slack is -6.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.096            -123.846 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -6.096            -123.846 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622            -118.959 AUD_BCLK  " "   -3.622            -118.959 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9989.466               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 9989.466               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743772948 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743772952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.386               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 AUD_BCLK  " "    0.440               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743772968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743772968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574743772984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574743772995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.819 " "Worst-case minimum pulse width slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.146               0.000 AUD_BCLK  " "   41.146               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.364               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.364               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.762               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.762               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743773009 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743773369 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1574743773410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1574743773473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1574743774308 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_ADCLRCK " "Node: AUD_ADCLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudRecorder:recorder0\|flag_r AUD_ADCLRCK " "Register Top:top0\|AudRecorder:recorder0\|flag_r is being clocked by AUD_ADCLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574743774435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574743774435 "|DE2_115|AUD_ADCLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] AUD_DACLRCK " "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574743774435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574743774435 "|DE2_115|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774436 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743774461 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743774462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1574743774463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574743774463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.578 " "Worst-case setup slack is -5.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.578            -112.615 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.578            -112.615 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509            -114.243 AUD_BCLK  " "   -3.509            -114.243 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9990.529               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 9990.529               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743774476 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743774479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.339               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743774507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574743774525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574743774542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.799 " "Worst-case minimum pulse width slack is 9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.203               0.000 AUD_BCLK  " "   41.203               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.352               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.352               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.754               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.754               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743774560 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743775078 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1574743775112 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_ADCLRCK " "Node: AUD_ADCLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudRecorder:recorder0\|flag_r AUD_ADCLRCK " "Register Top:top0\|AudRecorder:recorder0\|flag_r is being clocked by AUD_ADCLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574743775500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574743775500 "|DE2_115|AUD_ADCLRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] AUD_DACLRCK " "Register Top:top0\|AudDSP:dsp0\|o_addr_r\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1574743775501 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574743775501 "|DE2_115|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775502 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743775505 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743775506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1574743775507 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574743775507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.139 " "Worst-case setup slack is -3.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.139             -63.235 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -3.139             -63.235 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568             -64.528 AUD_BCLK  " "   -1.568             -64.528 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9994.796               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 9994.796               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743775534 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743775538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.175               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.179               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 AUD_BCLK  " "    0.199               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743775569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574743775614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574743775650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.661               0.000 AUD_BCLK  " "   40.661               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.446               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.446               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.773               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.773               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574743775683 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1574743776229 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574743777597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574743777599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574743778052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 12:49:38 2019 " "Processing ended: Tue Nov 26 12:49:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574743778052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574743778052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574743778052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574743778052 ""}
