{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 19:52:32 2014 " "Info: Processing started: Tue Dec 09 19:52:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Subway_Signal_Control_Logic_II -c Subway_Signal_Control_Logic_II " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Subway_Signal_Control_Logic_II -c Subway_Signal_Control_Logic_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subway_signal_control_logic_ii.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file subway_signal_control_logic_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subway_Signal_Control_Logic_II " "Info: Found entity 1: Subway_Signal_Control_Logic_II" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 state " "Info: Found entity 2: state" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 stated " "Info: Found entity 3: stated" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Subway_Signal_Control_Logic_II.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at Subway_Signal_Control_Logic_II.v(7): instance has no name" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Subway_Signal_Control_Logic_II " "Info: Elaborating entity \"Subway_Signal_Control_Logic_II\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cur_state Subway_Signal_Control_Logic_II.v(3) " "Warning (10034): Output port \"cur_state\" at Subway_Signal_Control_Logic_II.v(3) has no driver" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:comb_3 " "Info: Elaborating entity \"state\" for hierarchy \"state:comb_3\"" {  } { { "Subway_Signal_Control_Logic_II.v" "comb_3" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "cur_state\[0\] GND " "Warning (13410): Pin \"cur_state\[0\]\" is stuck at GND" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cur_state\[1\] GND " "Warning (13410): Pin \"cur_state\[1\]\" is stuck at GND" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "cur_state\[2\] GND " "Warning (13410): Pin \"cur_state\[2\]\" is stuck at GND" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8Corrected/Subway_Signal_Control_Logic_II.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 19:52:35 2014 " "Info: Processing ended: Tue Dec 09 19:52:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
