// Seed: 2376449040
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_7 = 0;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd40
) (
    output supply0 id_0,
    input wand id_1,
    input wor id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    input wand id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10
    , _id_14,
    output logic id_11,
    input wand id_12
);
  always_comb @(-1 or negedge -1) id_11 = id_3;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  wire  [  !  id_14  :  id_14  ]  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
endmodule
