# ðŸ§  RV64I + Zba 5-Stage Pipelined Processor

This repository contains a **5-stage pipelined RISC-V processor** implementing the **RV64I base ISA** with support for the **Zba address-generation extension** (`SH1ADD`, `SH2ADD`, `SH3ADD`).  
The project was developed as part of the **LFX Mentorship Coding Challenge** and focuses on **pipeline microarchitecture, hazard handling, and RTL verification** using SystemVerilog.

---

## ðŸš€ Features

- **5-stage pipeline**: IF / ID / EX / MEM / WB  
- **RV64I base instruction set**
- **Zba extension support**:
  - `SH1ADD` â€” `(rs1 << 1) + rs2`
  - `SH2ADD` â€” `(rs1 << 2) + rs2`
  - `SH3ADD` â€” `(rs1 << 3) + rs2`
- **Hazard handling**:
  - EX-stage forwarding
  - **ID-stage bypass** for two-source RAW hazards
  - Load-use hazard detection and stalling
- **Separate instruction and data memories**
- **Self-checking testbench** with automatic PASS / FAIL
- Fully synthesizable **SystemVerilog RTL**

---

## ðŸ—ï¸ Pipeline Overview

The processor follows a classic 5-stage RISC pipeline:

IF â†’ IF/ID â†’ ID â†’ ID/EX â†’ EX â†’ EX/MEM â†’ MEM â†’ MEM/WB â†’ WB

markdown
Copy code

### Key Architectural Highlights
- Control signals are generated in the **ID stage**
- Zba instructions are decoded as **R-type** and executed in the **EX stage**
- **ID-stage bypassing** ensures correct execution of back-to-back dependent instructions without inserting NOPs
- Branch resolution and pipeline flushing are handled in the **EX stage**

A single-page pipeline diagram is available in the `docs/` directory.

## ðŸ“ Repository Structure

```text
.
â”œâ”€â”€ rtl
â”‚   â”œâ”€â”€ cpu_top.sv
â”‚   â”œâ”€â”€ alu.sv
â”‚   â”œâ”€â”€ control_unit.sv
â”‚   â”œâ”€â”€ program_counter.sv
â”‚   â”œâ”€â”€ instruction_memory.sv
â”‚   â”œâ”€â”€ data_memory.sv
â”‚   â”œâ”€â”€ register_file.sv
â”‚   â”œâ”€â”€ immediate_generator.sv
â”‚   â”œâ”€â”€ if_id_pipeline_register.sv
â”‚   â”œâ”€â”€ id_ex_pipeline_register.sv
â”‚   â”œâ”€â”€ ex_mem_pipeline_register.sv
â”‚   â”œâ”€â”€ mem_wb_pipeline_register.sv
â”‚   â”œâ”€â”€ forwarding_unit.sv
â”‚   â”œâ”€â”€ hazard_detection_unit.sv
â”‚   â””â”€â”€ shared_types.sv
â”‚
â”œâ”€â”€ tb
â”‚   â””â”€â”€ tb_processor.sv
â”‚
â”œâ”€â”€ software
â”‚   â”œâ”€â”€ test.c
â”‚   â”œâ”€â”€ instr2_mem_init.hex
â”‚   â””â”€â”€ build_commands.txt
â”‚
â”œâ”€â”€ docs
â”‚   â”œâ”€â”€ pipeline_diagram.pdf
â”‚   â”œâ”€â”€ module_hierarchy.txt
â”‚   â””â”€â”€ submission_explanation.txt
â”‚
â””â”€â”€ README.md

---

## ðŸ§ª Verification

Verification is performed using a **self-checking SystemVerilog testbench**.

### Test Program Highlights
- Basic arithmetic (`ADD`, `SUB`, `ADDI`)
- Memory access (`LD`, `SD`)
- Branching logic (`if` â†’ `BLT`)
- **Three distinct Zba instructions**
- Back-to-back dependent instructions to stress hazard handling

At the end of simulation, the testbench checks the architectural register file and prints:

ALL TESTS PASSED âœ”

yaml
Copy code

Any mismatch triggers a `$fatal`, ensuring deterministic verification.

---

## ðŸ§¾ Test Program (C)

A C test program (`test.c`) is included to demonstrate:
- Arithmetic operations
- Memory load / store
- Branching logic
- Zba instruction usage

The build flow used to generate the instruction memory image is documented in `build_commands.txt`.

---

## ðŸ”§ Build & Simulation

The processor is intended to be simulated using **ModelSim / Questa**.

Typical simulation flow:

```tcl
vlog *.sv
vsim work.tb_processor
run -all
Instruction memory initialization:

systemverilog
Copy code
$readmemh("instr2_mem_init.hex", dut.IMEM.memory);
ðŸ“Œ Notes
This is not an OS-capable core (no CSR, exceptions, or virtual memory)

The design focuses on pipeline correctness and hazard resolution, not performance optimization

Zba instructions are implemented according to the RISC-V specification

ðŸ™Œ Acknowledgments
Special thanks to Prof. Michael Dubois (University of Southern California) for foundational insights into processor pipeline architecture and hazard handling, which influenced the overall microarchitectural design of this project.
Additional thanks to ChatGPT for acting as a technical assistant throughout the design, debugging, and verification process ðŸ™‚

ðŸ“¬ Author
Harshavardhan Reddy Narra
Masterâ€™s in Electrical Engineering (Computer Architecture)
ðŸ“§ Email: hnarra@usc.edu
ðŸ”— LinkedIn: https://linkedin.com/in/harsha240
