The encoding info is scattered in the source I'm gonna organize it all soon.

MicroRISC II Instruction Set

Arithmetic:
ADD
SUB
MUL(U) // Optional / By default it is included
DIV(U) // Optional
MOD(U) // Optional
SHR
SHL
ROR
ROL
PCNT // Population One Count
PCNTZ // Population Zero Count
PCNTC // Population Change Count
RND // Random Number Generator
Arguments: reg,reg,reg
Arguments: reg,reg,imm16

| OP(4) | ALUOP(4) | REGD(4) | REGA(4) | REGB(4) | VOID(12) |
| OP(4) | ALUOP(4) | REGD(4) | REGA(4) | IMM(16) |

Logic:
OR
AND
XOR
NOT
Arguments: reg,reg,reg

| OP(4) | LOGICOP(2) | VOID(2) | REGD(4) | REGA(4) | REGB(4) | VOID(12) |

Memory:
LB/LW/LD(S)
SB/SW/SD
Arguments: reg,[reg+imm16]

| OP(4) | STORE/LOAD(1) | SIGNED(1) | SIZE(2) | REGD(4) | REGA(4) | IMM(16) |

Branch:
BEQ(L)
BNE(L)
BZ(L)
BNZ(L)
BC(L)
BNC(L)
J(L)
JR(L)

| OP(4) | REGD(4) | REGA(4) | REGB(4) | IMM(16) |

BLT(L)
BLTU(L)
BNL(L)
BNLU(L)
BGT(L)
BGTU(L)
BNG(L)
BNGU(L)

| OP(4) | BranchOP(4) | REGD(4) | REGA(4) | REGB(4) | VOID(4) | IMM(8) |

Interupts/Special:
NOP // No Operation
LLW imm16 // Load Low Word // Erases register and places 16bit value
LHW	imm16 // Load High Word // Erases register and places the 16bit value
SIV reg // Set Interupt Vector
GIV reg	// Get Interupt Vector
THROW reg // Throw and load soft cause(16 bits)
THROW imm16 // Throw
CAUSE reg // Get Cause(32 bits)
IRET reg // Interupt Return
GPRSR reg // Get Program Restore State Register(Carry,etc.)
SPRSR reg // Set Program Restore State Register

| OP(4) | SOP(4) | REGD(4) | REGA(4) | IMM(16) |