## DAY 3 – Wire Declaration and 7458 Chip



This document contains image references and descriptions for Verilog simulations and circuit diagrams developed on Day 3.



## wire_decl

**Description:**  

The `wire_decl.v` module demonstrates how wires are declared and utilized in Verilog. It focuses on signal connectivity between logic components and how continuous assignments propagate values through different modules.



![wire_decl output](https://github.com/<elakkiya-07>/hardware-101-coding-repo/blob/main/TASK%20I/day%20three%20task/wire_decl.jpeg)


## 7458 chip

**Description:**  

The `7458_chip.v` module represents the logic design of the 7458 IC, a combination logic chip containing multiple AND-OR gates. This implementation verifies the chip’s functionality and output logic using Verilog simulation.



![7458 chip output](https://github.com/<elakkiya-07>/hardware-101-coding-repo/blob/main/TASK%20I/day%20three%20task/7458chip.jpeg)



