// Seed: 2102057107
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout supply1 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1'b0;
  assign id_3 = id_3;
  assign id_3 = (id_3 == 1);
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  logic [-1 : -1] id_5 = id_5;
  wand [-1 : -1 'b0] id_6;
  logic [id_4 : -1] id_7 = id_6, id_8;
  assign id_6 = -1 ==? id_6;
endmodule
