

================================================================
== Vivado HLS Report for 'latcher'
================================================================
* Date:           Fri Apr  5 17:39:05 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        latcher32
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Block_codeRepl1_proc_U0  |Block_codeRepl1_proc  |    0|    0|    0|    0|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|      37|      63|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      37|      63|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |Block_codeRepl1_proc_U0  |Block_codeRepl1_proc  |        0|      0|  37|  63|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|      0|  37|  63|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|in_V_V_TDATA    |  in |   32|     axis     |    in_V_V    |    pointer   |
|in_V_V_TVALID   |  in |    1|     axis     |    in_V_V    |    pointer   |
|in_V_V_TREADY   | out |    1|     axis     |    in_V_V    |    pointer   |
|out_V_V_TDATA   | out |   32|     axis     |    out_V_V   |    pointer   |
|out_V_V_TVALID  | out |    1|     axis     |    out_V_V   |    pointer   |
|out_V_V_TREADY  |  in |    1|     axis     |    out_V_V   |    pointer   |
|latch_V         |  in |    1|    ap_none   |    latch_V   |    scalar    |
|ap_clk          |  in |    1| ap_ctrl_none |    latcher   | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none |    latcher   | return value |
+----------------+-----+-----+--------------+--------------+--------------+

