Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 13 16:03:17 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys_hdmi_timing_summary_routed.rpt -pb nexys_hdmi_timing_summary_routed.pb -rpx nexys_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_hdmi
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (3302)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3302)
---------------------------------
 There are 3302 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.096        0.000                      0                 9445        0.008        0.000                      0                 9445        2.633        0.000                       0                  3315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    CLKFBIN             {0.000 12.500}       25.000          40.000          
    PixelClkIO          {0.000 12.500}       25.000          40.000          
    SerialClkIO         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    CLKFBIN_1           {0.000 12.500}       25.000          40.000          
    PixelClkIO_1        {0.000 12.500}       25.000          40.000          
    SerialClkIO_1       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.096        0.000                      0                 9403        0.181        0.000                      0                 9403        7.500        0.000                       0                  3289  
    CLKFBIN                                                                                                                                                              23.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           22.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.102        0.000                      0                 9403        0.181        0.000                      0                 9403        7.500        0.000                       0                  3289  
    CLKFBIN_1                                                                                                                                                            23.751        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                         22.845        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                         2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.096        0.000                      0                 9403        0.008        0.000                      0                 9403  
clk_out1_clk_wiz_0    PixelClkIO                 18.242        0.000                      0                   38        0.209        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 18.244        0.000                      0                   38        0.211        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.096        0.000                      0                 9403        0.008        0.000                      0                 9403  
clk_out1_clk_wiz_0    PixelClkIO_1               18.242        0.000                      0                   38        0.209        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               18.244        0.000                      0                   38        0.211        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.171        0.000                      0                    4        0.463        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.171        0.000                      0                    4        0.290        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.171        0.000                      0                    4        0.290        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.178        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[610]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.541ns  (logic 0.518ns (2.522%)  route 20.023ns (97.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 22.884 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.023    17.903    mem_dina
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.695    22.884    clk_out1
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/C
                         clock pessimism             -0.507    22.377    
                         clock uncertainty           -0.173    22.204    
    SLICE_X77Y60         FDRE (Setup_fdre_C_CE)      -0.205    21.999    mem_dina_reg[610]
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[608]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.524ns  (logic 0.518ns (2.524%)  route 20.006ns (97.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.006    17.885    mem_dina
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.698    22.887    clk_out1
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.173    22.207    
    SLICE_X75Y60         FDRE (Setup_fdre_C_CE)      -0.205    22.002    mem_dina_reg[608]
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[609]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.378ns  (logic 0.518ns (2.542%)  route 19.860ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.860    17.740    mem_dina
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.696    22.885    clk_out1
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.173    22.205    
    SLICE_X77Y58         FDRE (Setup_fdre_C_CE)      -0.205    22.000    mem_dina_reg[609]
  -------------------------------------------------------------------
                         required time                         22.000    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[607]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.212ns  (logic 0.518ns (2.563%)  route 19.694ns (97.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.694    17.573    mem_dina
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.700    22.889    clk_out1
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.173    22.209    
    SLICE_X75Y55         FDRE (Setup_fdre_C_CE)      -0.205    22.004    mem_dina_reg[607]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -17.573    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[596]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[596]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[604]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[604]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[605]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[605]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[606]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[606]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[614]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.094ns  (logic 0.518ns (2.578%)  route 19.576ns (97.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.576    17.455    mem_dina
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.702    22.891    clk_out1
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.173    22.211    
    SLICE_X73Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.006    mem_dina_reg[614]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[603]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.069ns  (logic 0.518ns (2.581%)  route 19.551ns (97.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.551    17.430    mem_dina
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X75Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.003    mem_dina_reg[603]
  -------------------------------------------------------------------
                         required time                         22.003    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  4.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.581    -0.667    clk_out1
    SLICE_X63Y145        FDRE                                         r  si_ad_calc_picture_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  si_ad_calc_picture_reg[-1111111111]/Q
                         net (fo=1, routed)           0.139    -0.387    si_ad_calc_picture_reg[-_n_0_1111111111]
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.852    -0.441    clk_out1
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/C
                         clock pessimism             -0.213    -0.654    
    SLICE_X62Y145        FDRE (Hold_fdre_C_D)         0.086    -0.568    si_ad_value_picture_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.610    -0.638    clk_out1
    SLICE_X151Y128       FDRE                                         r  si_ad_change_buffer_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  si_ad_change_buffer_reg[390]/Q
                         net (fo=1, routed)           0.116    -0.381    si_ad_change_buffer_reg_n_0_[390]
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.880    -0.413    clk_out1
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/C
                         clock pessimism             -0.212    -0.625    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.565    mem_dina_reg[390]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.579    -0.669    clk_out1
    SLICE_X65Y107        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.116    -0.412    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.850    -0.443    clk_out1
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.656    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.060    -0.596    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[333]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.683    -0.564    clk_out1
    SLICE_X147Y87        FDRE                                         r  si_ad_change_buffer_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  si_ad_change_buffer_reg[333]/Q
                         net (fo=1, routed)           0.116    -0.307    si_ad_change_buffer_reg_n_0_[333]
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.958    -0.335    clk_out1
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X146Y87        FDRE (Hold_fdre_C_D)         0.059    -0.492    mem_dina_reg[333]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.645    -0.602    clk_out1
    SLICE_X93Y58         FDRE                                         r  si_ad_change_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  si_ad_change_buffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.345    si_ad_change_buffer_reg_n_0_[11]
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.919    -0.374    clk_out1
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/C
                         clock pessimism             -0.215    -0.589    
    SLICE_X92Y58         FDRE (Hold_fdre_C_D)         0.059    -0.530    mem_dina_reg[11]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.650    -0.597    clk_out1
    SLICE_X129Y71        FDRE                                         r  si_ad_change_buffer_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  si_ad_change_buffer_reg[236]/Q
                         net (fo=1, routed)           0.116    -0.340    si_ad_change_buffer_reg_n_0_[236]
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.923    -0.370    clk_out1
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/C
                         clock pessimism             -0.214    -0.584    
    SLICE_X128Y71        FDRE (Hold_fdre_C_D)         0.059    -0.525    mem_dina_reg[236]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[297]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.677    -0.570    clk_out1
    SLICE_X141Y81        FDRE                                         r  si_ad_change_buffer_reg[297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  si_ad_change_buffer_reg[297]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[297]
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.951    -0.342    clk_out1
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/C
                         clock pessimism             -0.215    -0.557    
    SLICE_X140Y81        FDRE (Hold_fdre_C_D)         0.059    -0.498    mem_dina_reg[297]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.416ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.608    -0.640    clk_out1
    SLICE_X153Y125       FDRE                                         r  si_ad_change_buffer_reg[371]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  si_ad_change_buffer_reg[371]/Q
                         net (fo=1, routed)           0.116    -0.383    si_ad_change_buffer_reg_n_0_[371]
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.877    -0.416    clk_out1
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/C
                         clock pessimism             -0.211    -0.627    
    SLICE_X152Y125       FDRE (Hold_fdre_C_D)         0.059    -0.568    mem_dina_reg[371]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.648    -0.599    clk_out1
    SLICE_X101Y58        FDRE                                         r  si_ad_change_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  si_ad_change_buffer_reg[38]/Q
                         net (fo=1, routed)           0.116    -0.342    si_ad_change_buffer_reg_n_0_[38]
    SLICE_X100Y58        FDRE                                         r  mem_dina_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.923    -0.370    clk_out1
    SLICE_X100Y58        FDRE                                         r  mem_dina_reg[38]/C
                         clock pessimism             -0.216    -0.586    
    SLICE_X100Y58        FDRE (Hold_fdre_C_D)         0.059    -0.527    mem_dina_reg[38]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[764]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[764]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.651    -0.596    clk_out1
    SLICE_X53Y92         FDRE                                         r  si_ad_change_buffer_reg[764]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  si_ad_change_buffer_reg[764]/Q
                         net (fo=1, routed)           0.116    -0.339    si_ad_change_buffer_reg_n_0_[764]
    SLICE_X52Y92         FDRE                                         r  mem_dina_reg[764]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.925    -0.368    clk_out1
    SLICE_X52Y92         FDRE                                         r  mem_dina_reg[764]/C
                         clock pessimism             -0.215    -0.583    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.059    -0.524    mem_dina_reg[764]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y11    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y11    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y69    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y65    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y65    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y67    LED_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X93Y59    si_ad_change_buffer_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X101Y63   si_ad_change_buffer_reg[89]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X93Y59    si_ad_change_buffer_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X102Y65   si_ad_change_buffer_reg[98]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y146   FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y146   FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y65    LED_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[610]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.541ns  (logic 0.518ns (2.522%)  route 20.023ns (97.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 22.884 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.023    17.903    mem_dina
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.695    22.884    clk_out1
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/C
                         clock pessimism             -0.507    22.377    
                         clock uncertainty           -0.167    22.210    
    SLICE_X77Y60         FDRE (Setup_fdre_C_CE)      -0.205    22.005    mem_dina_reg[610]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[608]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.524ns  (logic 0.518ns (2.524%)  route 20.006ns (97.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.006    17.885    mem_dina
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.698    22.887    clk_out1
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.167    22.213    
    SLICE_X75Y60         FDRE (Setup_fdre_C_CE)      -0.205    22.008    mem_dina_reg[608]
  -------------------------------------------------------------------
                         required time                         22.008    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[609]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.378ns  (logic 0.518ns (2.542%)  route 19.860ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.860    17.740    mem_dina
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.696    22.885    clk_out1
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.167    22.211    
    SLICE_X77Y58         FDRE (Setup_fdre_C_CE)      -0.205    22.006    mem_dina_reg[609]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[607]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.212ns  (logic 0.518ns (2.563%)  route 19.694ns (97.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.694    17.573    mem_dina
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.700    22.889    clk_out1
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.167    22.215    
    SLICE_X75Y55         FDRE (Setup_fdre_C_CE)      -0.205    22.010    mem_dina_reg[607]
  -------------------------------------------------------------------
                         required time                         22.010    
                         arrival time                         -17.573    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[596]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.167    22.214    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.045    mem_dina_reg[596]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[604]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.167    22.214    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.045    mem_dina_reg[604]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[605]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.167    22.214    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.045    mem_dina_reg[605]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[606]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.167    22.214    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.045    mem_dina_reg[606]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[614]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.094ns  (logic 0.518ns (2.578%)  route 19.576ns (97.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.576    17.455    mem_dina
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.702    22.891    clk_out1
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.167    22.217    
    SLICE_X73Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.012    mem_dina_reg[614]
  -------------------------------------------------------------------
                         required time                         22.012    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[603]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.069ns  (logic 0.518ns (2.581%)  route 19.551ns (97.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.551    17.430    mem_dina
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.167    22.214    
    SLICE_X75Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.009    mem_dina_reg[603]
  -------------------------------------------------------------------
                         required time                         22.009    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  4.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.581    -0.667    clk_out1
    SLICE_X63Y145        FDRE                                         r  si_ad_calc_picture_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  si_ad_calc_picture_reg[-1111111111]/Q
                         net (fo=1, routed)           0.139    -0.387    si_ad_calc_picture_reg[-_n_0_1111111111]
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.852    -0.441    clk_out1
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/C
                         clock pessimism             -0.213    -0.654    
    SLICE_X62Y145        FDRE (Hold_fdre_C_D)         0.086    -0.568    si_ad_value_picture_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.610    -0.638    clk_out1
    SLICE_X151Y128       FDRE                                         r  si_ad_change_buffer_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  si_ad_change_buffer_reg[390]/Q
                         net (fo=1, routed)           0.116    -0.381    si_ad_change_buffer_reg_n_0_[390]
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.880    -0.413    clk_out1
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/C
                         clock pessimism             -0.212    -0.625    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.565    mem_dina_reg[390]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.579    -0.669    clk_out1
    SLICE_X65Y107        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.116    -0.412    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.850    -0.443    clk_out1
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.656    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.060    -0.596    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[333]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.683    -0.564    clk_out1
    SLICE_X147Y87        FDRE                                         r  si_ad_change_buffer_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  si_ad_change_buffer_reg[333]/Q
                         net (fo=1, routed)           0.116    -0.307    si_ad_change_buffer_reg_n_0_[333]
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.958    -0.335    clk_out1
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/C
                         clock pessimism             -0.216    -0.551    
    SLICE_X146Y87        FDRE (Hold_fdre_C_D)         0.059    -0.492    mem_dina_reg[333]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.645    -0.602    clk_out1
    SLICE_X93Y58         FDRE                                         r  si_ad_change_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  si_ad_change_buffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.345    si_ad_change_buffer_reg_n_0_[11]
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.919    -0.374    clk_out1
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/C
                         clock pessimism             -0.215    -0.589    
    SLICE_X92Y58         FDRE (Hold_fdre_C_D)         0.059    -0.530    mem_dina_reg[11]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.650    -0.597    clk_out1
    SLICE_X129Y71        FDRE                                         r  si_ad_change_buffer_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  si_ad_change_buffer_reg[236]/Q
                         net (fo=1, routed)           0.116    -0.340    si_ad_change_buffer_reg_n_0_[236]
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.923    -0.370    clk_out1
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/C
                         clock pessimism             -0.214    -0.584    
    SLICE_X128Y71        FDRE (Hold_fdre_C_D)         0.059    -0.525    mem_dina_reg[236]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[297]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.677    -0.570    clk_out1
    SLICE_X141Y81        FDRE                                         r  si_ad_change_buffer_reg[297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  si_ad_change_buffer_reg[297]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[297]
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.951    -0.342    clk_out1
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/C
                         clock pessimism             -0.215    -0.557    
    SLICE_X140Y81        FDRE (Hold_fdre_C_D)         0.059    -0.498    mem_dina_reg[297]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.416ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.608    -0.640    clk_out1
    SLICE_X153Y125       FDRE                                         r  si_ad_change_buffer_reg[371]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  si_ad_change_buffer_reg[371]/Q
                         net (fo=1, routed)           0.116    -0.383    si_ad_change_buffer_reg_n_0_[371]
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.877    -0.416    clk_out1
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/C
                         clock pessimism             -0.211    -0.627    
    SLICE_X152Y125       FDRE (Hold_fdre_C_D)         0.059    -0.568    mem_dina_reg[371]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.648    -0.599    clk_out1
    SLICE_X101Y58        FDRE                                         r  si_ad_change_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  si_ad_change_buffer_reg[38]/Q
                         net (fo=1, routed)           0.116    -0.342    si_ad_change_buffer_reg_n_0_[38]
    SLICE_X100Y58        FDRE                                         r  mem_dina_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.923    -0.370    clk_out1
    SLICE_X100Y58        FDRE                                         r  mem_dina_reg[38]/C
                         clock pessimism             -0.216    -0.586    
    SLICE_X100Y58        FDRE (Hold_fdre_C_D)         0.059    -0.527    mem_dina_reg[38]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[764]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[764]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.651    -0.596    clk_out1
    SLICE_X53Y92         FDRE                                         r  si_ad_change_buffer_reg[764]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  si_ad_change_buffer_reg[764]/Q
                         net (fo=1, routed)           0.116    -0.339    si_ad_change_buffer_reg_n_0_[764]
    SLICE_X52Y92         FDRE                                         r  mem_dina_reg[764]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.925    -0.368    clk_out1
    SLICE_X52Y92         FDRE                                         r  mem_dina_reg[764]/C
                         clock pessimism             -0.215    -0.583    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.059    -0.524    mem_dina_reg[764]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y11    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y11    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y69    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y65    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y65    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X83Y67    LED_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X93Y59    si_ad_change_buffer_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X101Y63   si_ad_change_buffer_reg[89]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X93Y59    si_ad_change_buffer_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X102Y65   si_ad_change_buffer_reg[98]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y146   FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X43Y146   FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y149  FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y65    LED_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[610]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.541ns  (logic 0.518ns (2.522%)  route 20.023ns (97.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 22.884 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.023    17.903    mem_dina
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.695    22.884    clk_out1
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/C
                         clock pessimism             -0.507    22.377    
                         clock uncertainty           -0.173    22.204    
    SLICE_X77Y60         FDRE (Setup_fdre_C_CE)      -0.205    21.999    mem_dina_reg[610]
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[608]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.524ns  (logic 0.518ns (2.524%)  route 20.006ns (97.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.006    17.885    mem_dina
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.698    22.887    clk_out1
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.173    22.207    
    SLICE_X75Y60         FDRE (Setup_fdre_C_CE)      -0.205    22.002    mem_dina_reg[608]
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[609]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.378ns  (logic 0.518ns (2.542%)  route 19.860ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.860    17.740    mem_dina
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.696    22.885    clk_out1
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.173    22.205    
    SLICE_X77Y58         FDRE (Setup_fdre_C_CE)      -0.205    22.000    mem_dina_reg[609]
  -------------------------------------------------------------------
                         required time                         22.000    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[607]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.212ns  (logic 0.518ns (2.563%)  route 19.694ns (97.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.694    17.573    mem_dina
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.700    22.889    clk_out1
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.173    22.209    
    SLICE_X75Y55         FDRE (Setup_fdre_C_CE)      -0.205    22.004    mem_dina_reg[607]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -17.573    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[596]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[596]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[604]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[604]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[605]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[605]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[606]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[606]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[614]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.094ns  (logic 0.518ns (2.578%)  route 19.576ns (97.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.576    17.455    mem_dina
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.702    22.891    clk_out1
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.173    22.211    
    SLICE_X73Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.006    mem_dina_reg[614]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[603]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.069ns  (logic 0.518ns (2.581%)  route 19.551ns (97.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.551    17.430    mem_dina
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X75Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.003    mem_dina_reg[603]
  -------------------------------------------------------------------
                         required time                         22.003    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  4.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.581    -0.667    clk_out1
    SLICE_X63Y145        FDRE                                         r  si_ad_calc_picture_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  si_ad_calc_picture_reg[-1111111111]/Q
                         net (fo=1, routed)           0.139    -0.387    si_ad_calc_picture_reg[-_n_0_1111111111]
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.852    -0.441    clk_out1
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/C
                         clock pessimism             -0.213    -0.654    
                         clock uncertainty            0.173    -0.481    
    SLICE_X62Y145        FDRE (Hold_fdre_C_D)         0.086    -0.395    si_ad_value_picture_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.610    -0.638    clk_out1
    SLICE_X151Y128       FDRE                                         r  si_ad_change_buffer_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  si_ad_change_buffer_reg[390]/Q
                         net (fo=1, routed)           0.116    -0.381    si_ad_change_buffer_reg_n_0_[390]
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.880    -0.413    clk_out1
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/C
                         clock pessimism             -0.212    -0.625    
                         clock uncertainty            0.173    -0.452    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.392    mem_dina_reg[390]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.579    -0.669    clk_out1
    SLICE_X65Y107        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.116    -0.412    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.850    -0.443    clk_out1
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.656    
                         clock uncertainty            0.173    -0.483    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.060    -0.423    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[297]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.677    -0.570    clk_out1
    SLICE_X141Y81        FDRE                                         r  si_ad_change_buffer_reg[297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  si_ad_change_buffer_reg[297]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[297]
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.951    -0.342    clk_out1
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/C
                         clock pessimism             -0.215    -0.557    
                         clock uncertainty            0.173    -0.384    
    SLICE_X140Y81        FDRE (Hold_fdre_C_D)         0.059    -0.325    mem_dina_reg[297]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[333]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.683    -0.564    clk_out1
    SLICE_X147Y87        FDRE                                         r  si_ad_change_buffer_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  si_ad_change_buffer_reg[333]/Q
                         net (fo=1, routed)           0.116    -0.307    si_ad_change_buffer_reg_n_0_[333]
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.958    -0.335    clk_out1
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/C
                         clock pessimism             -0.216    -0.551    
                         clock uncertainty            0.173    -0.378    
    SLICE_X146Y87        FDRE (Hold_fdre_C_D)         0.059    -0.319    mem_dina_reg[333]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.604    clk_out1
    SLICE_X103Y70        FDRE                                         r  si_ad_change_buffer_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  si_ad_change_buffer_reg[119]/Q
                         net (fo=1, routed)           0.116    -0.347    si_ad_change_buffer_reg_n_0_[119]
    SLICE_X102Y70        FDRE                                         r  mem_dina_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.915    -0.378    clk_out1
    SLICE_X102Y70        FDRE                                         r  mem_dina_reg[119]/C
                         clock pessimism             -0.213    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.059    -0.359    mem_dina_reg[119]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.645    -0.602    clk_out1
    SLICE_X93Y58         FDRE                                         r  si_ad_change_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  si_ad_change_buffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.345    si_ad_change_buffer_reg_n_0_[11]
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.919    -0.374    clk_out1
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/C
                         clock pessimism             -0.215    -0.589    
                         clock uncertainty            0.173    -0.416    
    SLICE_X92Y58         FDRE (Hold_fdre_C_D)         0.059    -0.357    mem_dina_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.650    -0.597    clk_out1
    SLICE_X129Y71        FDRE                                         r  si_ad_change_buffer_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  si_ad_change_buffer_reg[236]/Q
                         net (fo=1, routed)           0.116    -0.340    si_ad_change_buffer_reg_n_0_[236]
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.923    -0.370    clk_out1
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/C
                         clock pessimism             -0.214    -0.584    
                         clock uncertainty            0.173    -0.411    
    SLICE_X128Y71        FDRE (Hold_fdre_C_D)         0.059    -0.352    mem_dina_reg[236]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[323]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.681    -0.566    clk_out1
    SLICE_X143Y85        FDRE                                         r  si_ad_change_buffer_reg[323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  si_ad_change_buffer_reg[323]/Q
                         net (fo=1, routed)           0.116    -0.309    si_ad_change_buffer_reg_n_0_[323]
    SLICE_X142Y85        FDRE                                         r  mem_dina_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.956    -0.337    clk_out1
    SLICE_X142Y85        FDRE                                         r  mem_dina_reg[323]/C
                         clock pessimism             -0.216    -0.553    
                         clock uncertainty            0.173    -0.380    
    SLICE_X142Y85        FDRE (Hold_fdre_C_D)         0.059    -0.321    mem_dina_reg[323]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.416ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.608    -0.640    clk_out1
    SLICE_X153Y125       FDRE                                         r  si_ad_change_buffer_reg[371]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  si_ad_change_buffer_reg[371]/Q
                         net (fo=1, routed)           0.116    -0.383    si_ad_change_buffer_reg_n_0_[371]
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.877    -0.416    clk_out1
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/C
                         clock pessimism             -0.211    -0.627    
                         clock uncertainty            0.173    -0.454    
    SLICE_X152Y125       FDRE (Hold_fdre_C_D)         0.059    -0.395    mem_dina_reg[371]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.012    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 0.419ns (4.267%)  route 9.401ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.401     7.307    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 18.242    

Slack (MET) :             18.381ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 0.419ns (4.328%)  route 9.263ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.263     7.168    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 18.381    

Slack (MET) :             18.582ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.419ns (4.420%)  route 9.060ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.060     6.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 18.582    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.419ns (4.486%)  route 8.921ns (95.514%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.921     6.827    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 0.419ns (4.636%)  route 8.618ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.618     6.523    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.169ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 0.419ns (4.714%)  route 8.470ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.470     6.375    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 19.169    

Slack (MET) :             19.316ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.321     6.227    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                 19.316    

Slack (MET) :             19.464ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 0.419ns (4.877%)  route 8.173ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.173     6.078    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 19.464    

Slack (MET) :             20.016ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.518ns (6.146%)  route 7.910ns (93.854%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           7.910     5.926    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    25.942    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.942    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                 20.016    

Slack (MET) :             20.260ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 0.456ns (5.574%)  route 7.725ns (94.426%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.725     5.686    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    25.946    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.946    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 20.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.128ns (4.148%)  route 2.958ns (95.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.958     2.482    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     2.273    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.128ns (4.146%)  route 2.959ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.959     2.483    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.164ns (5.219%)  route 2.978ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.978     2.539    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.481%)  route 3.006ns (95.519%))
  Logic Levels:           0  
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.006     2.540    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.164ns (5.210%)  route 2.984ns (94.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.984     2.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.480%)  route 3.006ns (95.520%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.006     2.543    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.141ns (4.477%)  route 3.008ns (95.523%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.008     2.548    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.164ns (5.205%)  route 2.987ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.987     2.547    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.141ns (4.474%)  route 3.010ns (95.526%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.010     2.550    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.148ns (4.762%)  route 2.960ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.960     2.503    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.244ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 0.419ns (4.267%)  route 9.401ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.401     7.307    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 18.244    

Slack (MET) :             18.383ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 0.419ns (4.328%)  route 9.263ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.263     7.168    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 18.383    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.419ns (4.420%)  route 9.060ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.060     6.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.722ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.419ns (4.486%)  route 8.921ns (95.514%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.921     6.827    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.722    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 0.419ns (4.636%)  route 8.618ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.618     6.523    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 0.419ns (4.714%)  route 8.470ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.470     6.375    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 19.171    

Slack (MET) :             19.318ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.321     6.227    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                 19.318    

Slack (MET) :             19.467ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 0.419ns (4.877%)  route 8.173ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.173     6.078    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 19.467    

Slack (MET) :             20.018ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.518ns (6.146%)  route 7.910ns (93.854%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           7.910     5.926    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    25.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.944    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                 20.018    

Slack (MET) :             20.263ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 0.456ns (5.574%)  route 7.725ns (94.426%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.725     5.686    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    25.948    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 20.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.128ns (4.148%)  route 2.958ns (95.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.958     2.482    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     2.271    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.128ns (4.146%)  route 2.959ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.959     2.483    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.164ns (5.219%)  route 2.978ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.978     2.539    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.481%)  route 3.006ns (95.519%))
  Logic Levels:           0  
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.006     2.540    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.164ns (5.210%)  route 2.984ns (94.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.984     2.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.480%)  route 3.006ns (95.520%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.006     2.543    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.141ns (4.477%)  route 3.008ns (95.523%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.008     2.548    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.164ns (5.205%)  route 2.987ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.987     2.547    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.141ns (4.474%)  route 3.010ns (95.526%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.010     2.550    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.148ns (4.762%)  route 2.960ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.960     2.503    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[610]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.541ns  (logic 0.518ns (2.522%)  route 20.023ns (97.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.116ns = ( 22.884 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.023    17.903    mem_dina
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.695    22.884    clk_out1
    SLICE_X77Y60         FDRE                                         r  mem_dina_reg[610]/C
                         clock pessimism             -0.507    22.377    
                         clock uncertainty           -0.173    22.204    
    SLICE_X77Y60         FDRE (Setup_fdre_C_CE)      -0.205    21.999    mem_dina_reg[610]
  -------------------------------------------------------------------
                         required time                         21.999    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[608]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.524ns  (logic 0.518ns (2.524%)  route 20.006ns (97.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        20.006    17.885    mem_dina
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.698    22.887    clk_out1
    SLICE_X75Y60         FDRE                                         r  mem_dina_reg[608]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.173    22.207    
    SLICE_X75Y60         FDRE (Setup_fdre_C_CE)      -0.205    22.002    mem_dina_reg[608]
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[609]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.378ns  (logic 0.518ns (2.542%)  route 19.860ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.860    17.740    mem_dina
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.696    22.885    clk_out1
    SLICE_X77Y58         FDRE                                         r  mem_dina_reg[609]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.173    22.205    
    SLICE_X77Y58         FDRE (Setup_fdre_C_CE)      -0.205    22.000    mem_dina_reg[609]
  -------------------------------------------------------------------
                         required time                         22.000    
                         arrival time                         -17.740    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[607]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.212ns  (logic 0.518ns (2.563%)  route 19.694ns (97.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.694    17.573    mem_dina
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.700    22.889    clk_out1
    SLICE_X75Y55         FDRE                                         r  mem_dina_reg[607]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.173    22.209    
    SLICE_X75Y55         FDRE (Setup_fdre_C_CE)      -0.205    22.004    mem_dina_reg[607]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -17.573    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[596]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[596]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[596]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[604]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[604]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[604]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[605]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[605]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[605]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[606]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.233ns  (logic 0.518ns (2.560%)  route 19.715ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.715    17.595    mem_dina
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X74Y58         FDRE                                         r  mem_dina_reg[606]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X74Y58         FDRE (Setup_fdre_C_CE)      -0.169    22.039    mem_dina_reg[606]
  -------------------------------------------------------------------
                         required time                         22.039    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[614]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.094ns  (logic 0.518ns (2.578%)  route 19.576ns (97.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.576    17.455    mem_dina
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.702    22.891    clk_out1
    SLICE_X73Y57         FDRE                                         r  mem_dina_reg[614]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.173    22.211    
    SLICE_X73Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.006    mem_dina_reg[614]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FSM_onehot_si_state_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[603]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.069ns  (logic 0.518ns (2.581%)  route 19.551ns (97.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.639ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.687    -2.639    clk_out1
    SLICE_X112Y149       FDRE                                         r  FSM_onehot_si_state_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.518    -2.121 r  FSM_onehot_si_state_frame_reg[2]/Q
                         net (fo=804, routed)        19.551    17.430    mem_dina
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.699    22.888    clk_out1
    SLICE_X75Y57         FDRE                                         r  mem_dina_reg[603]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X75Y57         FDRE (Setup_fdre_C_CE)      -0.205    22.003    mem_dina_reg[603]
  -------------------------------------------------------------------
                         required time                         22.003    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  4.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.581    -0.667    clk_out1
    SLICE_X63Y145        FDRE                                         r  si_ad_calc_picture_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.526 r  si_ad_calc_picture_reg[-1111111111]/Q
                         net (fo=1, routed)           0.139    -0.387    si_ad_calc_picture_reg[-_n_0_1111111111]
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.852    -0.441    clk_out1
    SLICE_X62Y145        FDRE                                         r  si_ad_value_picture_reg[0]/C
                         clock pessimism             -0.213    -0.654    
                         clock uncertainty            0.173    -0.481    
    SLICE_X62Y145        FDRE (Hold_fdre_C_D)         0.086    -0.395    si_ad_value_picture_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.610    -0.638    clk_out1
    SLICE_X151Y128       FDRE                                         r  si_ad_change_buffer_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  si_ad_change_buffer_reg[390]/Q
                         net (fo=1, routed)           0.116    -0.381    si_ad_change_buffer_reg_n_0_[390]
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.880    -0.413    clk_out1
    SLICE_X150Y128       FDRE                                         r  mem_dina_reg[390]/C
                         clock pessimism             -0.212    -0.625    
                         clock uncertainty            0.173    -0.452    
    SLICE_X150Y128       FDRE (Hold_fdre_C_D)         0.060    -0.392    mem_dina_reg[390]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.579    -0.669    clk_out1
    SLICE_X65Y107        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.116    -0.412    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.850    -0.443    clk_out1
    SLICE_X64Y107        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.656    
                         clock uncertainty            0.173    -0.483    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.060    -0.423    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[297]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.677    -0.570    clk_out1
    SLICE_X141Y81        FDRE                                         r  si_ad_change_buffer_reg[297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  si_ad_change_buffer_reg[297]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[297]
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.951    -0.342    clk_out1
    SLICE_X140Y81        FDRE                                         r  mem_dina_reg[297]/C
                         clock pessimism             -0.215    -0.557    
                         clock uncertainty            0.173    -0.384    
    SLICE_X140Y81        FDRE (Hold_fdre_C_D)         0.059    -0.325    mem_dina_reg[297]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[333]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.683    -0.564    clk_out1
    SLICE_X147Y87        FDRE                                         r  si_ad_change_buffer_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  si_ad_change_buffer_reg[333]/Q
                         net (fo=1, routed)           0.116    -0.307    si_ad_change_buffer_reg_n_0_[333]
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.958    -0.335    clk_out1
    SLICE_X146Y87        FDRE                                         r  mem_dina_reg[333]/C
                         clock pessimism             -0.216    -0.551    
                         clock uncertainty            0.173    -0.378    
    SLICE_X146Y87        FDRE (Hold_fdre_C_D)         0.059    -0.319    mem_dina_reg[333]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.604    clk_out1
    SLICE_X103Y70        FDRE                                         r  si_ad_change_buffer_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  si_ad_change_buffer_reg[119]/Q
                         net (fo=1, routed)           0.116    -0.347    si_ad_change_buffer_reg_n_0_[119]
    SLICE_X102Y70        FDRE                                         r  mem_dina_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.915    -0.378    clk_out1
    SLICE_X102Y70        FDRE                                         r  mem_dina_reg[119]/C
                         clock pessimism             -0.213    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.059    -0.359    mem_dina_reg[119]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.645    -0.602    clk_out1
    SLICE_X93Y58         FDRE                                         r  si_ad_change_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  si_ad_change_buffer_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.345    si_ad_change_buffer_reg_n_0_[11]
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.919    -0.374    clk_out1
    SLICE_X92Y58         FDRE                                         r  mem_dina_reg[11]/C
                         clock pessimism             -0.215    -0.589    
                         clock uncertainty            0.173    -0.416    
    SLICE_X92Y58         FDRE (Hold_fdre_C_D)         0.059    -0.357    mem_dina_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.650    -0.597    clk_out1
    SLICE_X129Y71        FDRE                                         r  si_ad_change_buffer_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  si_ad_change_buffer_reg[236]/Q
                         net (fo=1, routed)           0.116    -0.340    si_ad_change_buffer_reg_n_0_[236]
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.923    -0.370    clk_out1
    SLICE_X128Y71        FDRE                                         r  mem_dina_reg[236]/C
                         clock pessimism             -0.214    -0.584    
                         clock uncertainty            0.173    -0.411    
    SLICE_X128Y71        FDRE (Hold_fdre_C_D)         0.059    -0.352    mem_dina_reg[236]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[323]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.681    -0.566    clk_out1
    SLICE_X143Y85        FDRE                                         r  si_ad_change_buffer_reg[323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  si_ad_change_buffer_reg[323]/Q
                         net (fo=1, routed)           0.116    -0.309    si_ad_change_buffer_reg_n_0_[323]
    SLICE_X142Y85        FDRE                                         r  mem_dina_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.956    -0.337    clk_out1
    SLICE_X142Y85        FDRE                                         r  mem_dina_reg[323]/C
                         clock pessimism             -0.216    -0.553    
                         clock uncertainty            0.173    -0.380    
    SLICE_X142Y85        FDRE (Hold_fdre_C_D)         0.059    -0.321    mem_dina_reg[323]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[371]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.416ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.608    -0.640    clk_out1
    SLICE_X153Y125       FDRE                                         r  si_ad_change_buffer_reg[371]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  si_ad_change_buffer_reg[371]/Q
                         net (fo=1, routed)           0.116    -0.383    si_ad_change_buffer_reg_n_0_[371]
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.877    -0.416    clk_out1
    SLICE_X152Y125       FDRE                                         r  mem_dina_reg[371]/C
                         clock pessimism             -0.211    -0.627    
                         clock uncertainty            0.173    -0.454    
    SLICE_X152Y125       FDRE (Hold_fdre_C_D)         0.059    -0.395    mem_dina_reg[371]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.012    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 0.419ns (4.267%)  route 9.401ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.401     7.307    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 18.242    

Slack (MET) :             18.381ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 0.419ns (4.328%)  route 9.263ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.263     7.168    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 18.381    

Slack (MET) :             18.582ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.419ns (4.420%)  route 9.060ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.060     6.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 18.582    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.419ns (4.486%)  route 8.921ns (95.514%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.921     6.827    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 0.419ns (4.636%)  route 8.618ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.618     6.523    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.169ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 0.419ns (4.714%)  route 8.470ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.470     6.375    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 19.169    

Slack (MET) :             19.316ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.321     6.227    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                 19.316    

Slack (MET) :             19.464ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 0.419ns (4.877%)  route 8.173ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.173     6.078    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 19.464    

Slack (MET) :             20.016ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.518ns (6.146%)  route 7.910ns (93.854%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           7.910     5.926    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    25.942    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.942    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                 20.016    

Slack (MET) :             20.260ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 0.456ns (5.574%)  route 7.725ns (94.426%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.725     5.686    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    25.946    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.946    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 20.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.128ns (4.148%)  route 2.958ns (95.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.958     2.482    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     2.273    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.128ns (4.146%)  route 2.959ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.959     2.483    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.164ns (5.219%)  route 2.978ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.978     2.539    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.481%)  route 3.006ns (95.519%))
  Logic Levels:           0  
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.006     2.540    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.164ns (5.210%)  route 2.984ns (94.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.984     2.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.480%)  route 3.006ns (95.520%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.006     2.543    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.141ns (4.477%)  route 3.008ns (95.523%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.008     2.548    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.164ns (5.205%)  route 2.987ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.987     2.547    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.141ns (4.474%)  route 3.010ns (95.526%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.010     2.550    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.148ns (4.762%)  route 2.960ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.960     2.503    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.244ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 0.419ns (4.267%)  route 9.401ns (95.733%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.401     7.307    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 18.244    

Slack (MET) :             18.383ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 0.419ns (4.328%)  route 9.263ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        4.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.263     7.168    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 18.383    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.419ns (4.420%)  route 9.060ns (95.580%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.060     6.965    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.722ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.419ns (4.486%)  route 8.921ns (95.514%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.921     6.827    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.722    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 0.419ns (4.636%)  route 8.618ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.618     6.523    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 0.419ns (4.714%)  route 8.470ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.470     6.375    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                 19.171    

Slack (MET) :             19.318ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 0.419ns (4.794%)  route 8.321ns (95.206%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.321     6.227    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                 19.318    

Slack (MET) :             19.467ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 0.419ns (4.877%)  route 8.173ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.812    -2.514    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDPE (Prop_fdpe_C_Q)         0.419    -2.095 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.173     6.078    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                 19.467    

Slack (MET) :             20.018ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.518ns (6.146%)  route 7.910ns (93.854%))
  Logic Levels:           0  
  Clock Path Skew:        4.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           7.910     5.926    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    25.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.944    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                 20.018    

Slack (MET) :             20.263ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 0.456ns (5.574%)  route 7.725ns (94.426%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           7.725     5.686    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    25.948    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 20.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.128ns (4.148%)  route 2.958ns (95.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.958     2.482    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     2.271    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.128ns (4.146%)  route 2.959ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.959     2.483    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.164ns (5.219%)  route 2.978ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.978     2.539    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.481%)  route 3.006ns (95.519%))
  Logic Levels:           0  
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.006     2.540    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.164ns (5.210%)  route 2.984ns (94.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.984     2.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.480%)  route 3.006ns (95.520%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.006     2.543    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.141ns (4.477%)  route 3.008ns (95.523%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.008     2.548    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.164ns (5.205%)  route 2.987ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.987     2.547    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.141ns (4.474%)  route 3.010ns (95.526%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.010     2.550    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.148ns (4.762%)  route 2.960ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.960     2.503    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.151    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3287, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.466    





