
pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000155c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001720  08001720  00011720  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001730  08001730  00011730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001734  08001734  00011734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000009c  20000004  0800173c  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000a0  0800173c  000200a0  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_line   000048e3  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000c05d  00000000  00000000  00024917  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001e85  00000000  00000000  00030974  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000850  00000000  00000000  00032800  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d08  00000000  00000000  00033050  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00006638  00000000  00000000  00033d58  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003005  00000000  00000000  0003a390  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003d395  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001710  00000000  00000000  0003d414  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08001708 	.word	0x08001708

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08001708 	.word	0x08001708

08000204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000204:	f8df d034 	ldr.w	sp, [pc, #52]	; 800023c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000208:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800020a:	e003      	b.n	8000214 <LoopCopyDataInit>

0800020c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800020c:	4b0c      	ldr	r3, [pc, #48]	; (8000240 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800020e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000210:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000212:	3104      	adds	r1, #4

08000214 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000214:	480b      	ldr	r0, [pc, #44]	; (8000244 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000216:	4b0c      	ldr	r3, [pc, #48]	; (8000248 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000218:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800021a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800021c:	d3f6      	bcc.n	800020c <CopyDataInit>
  ldr  r2, =_sbss
 800021e:	4a0b      	ldr	r2, [pc, #44]	; (800024c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000220:	e002      	b.n	8000228 <LoopFillZerobss>

08000222 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000222:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000224:	f842 3b04 	str.w	r3, [r2], #4

08000228 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000228:	4b09      	ldr	r3, [pc, #36]	; (8000250 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800022a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800022c:	d3f9      	bcc.n	8000222 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800022e:	f000 f813 	bl	8000258 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000232:	f001 fa43 	bl	80016bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000236:	f001 f91d 	bl	8001474 <main>
  bx  lr    
 800023a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800023c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000240:	08001738 	.word	0x08001738
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000244:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000248:	20000004 	.word	0x20000004
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800024c:	20000004 	.word	0x20000004
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000250:	200000a0 	.word	0x200000a0

08000254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000254:	e7fe      	b.n	8000254 <ADC_IRQHandler>
	...

08000258 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000258:	490f      	ldr	r1, [pc, #60]	; (8000298 <SystemInit+0x40>)
 800025a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800025e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000266:	4b0d      	ldr	r3, [pc, #52]	; (800029c <SystemInit+0x44>)
 8000268:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800026a:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800026c:	f042 0201 	orr.w	r2, r2, #1
 8000270:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000272:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800027a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800027e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000280:	4a07      	ldr	r2, [pc, #28]	; (80002a0 <SystemInit+0x48>)
 8000282:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800028a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800028c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800028e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000292:	608b      	str	r3, [r1, #8]
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00
 800029c:	40023800 	.word	0x40023800
 80002a0:	24003010 	.word	0x24003010

080002a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002a4:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002a6:	4b08      	ldr	r3, [pc, #32]	; (80002c8 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002a8:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002aa:	6818      	ldr	r0, [r3, #0]
 80002ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002b0:	fbb0 f0f3 	udiv	r0, r0, r3
 80002b4:	f000 f878 	bl	80003a8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80002b8:	2200      	movs	r2, #0
 80002ba:	4621      	mov	r1, r4
 80002bc:	f04f 30ff 	mov.w	r0, #4294967295
 80002c0:	f000 f83e 	bl	8000340 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80002c4:	2000      	movs	r0, #0
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	20000000 	.word	0x20000000

080002cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002cc:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80002ce:	4b0b      	ldr	r3, [pc, #44]	; (80002fc <HAL_Init+0x30>)
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80002d6:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80002d8:	681a      	ldr	r2, [r3, #0]
 80002da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80002de:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80002e6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002e8:	2003      	movs	r0, #3
 80002ea:	f000 f817 	bl	800031c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002ee:	2000      	movs	r0, #0
 80002f0:	f7ff ffd8 	bl	80002a4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80002f4:	f001 f8d1 	bl	800149a <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 80002f8:	2000      	movs	r0, #0
 80002fa:	bd08      	pop	{r3, pc}
 80002fc:	40023c00 	.word	0x40023c00

08000300 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000300:	4a02      	ldr	r2, [pc, #8]	; (800030c <HAL_IncTick+0xc>)
 8000302:	6813      	ldr	r3, [r2, #0]
 8000304:	3301      	adds	r3, #1
 8000306:	6013      	str	r3, [r2, #0]
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	20000020 	.word	0x20000020

08000310 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000310:	4b01      	ldr	r3, [pc, #4]	; (8000318 <HAL_GetTick+0x8>)
 8000312:	6818      	ldr	r0, [r3, #0]
}
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	20000020 	.word	0x20000020

0800031c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800031c:	4a07      	ldr	r2, [pc, #28]	; (800033c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800031e:	68d3      	ldr	r3, [r2, #12]
 8000320:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000324:	041b      	lsls	r3, r3, #16
 8000326:	0c1b      	lsrs	r3, r3, #16
 8000328:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800032c:	0200      	lsls	r0, r0, #8
 800032e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000332:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000336:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000338:	60d3      	str	r3, [r2, #12]
 800033a:	4770      	bx	lr
 800033c:	e000ed00 	.word	0xe000ed00

08000340 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000340:	4b17      	ldr	r3, [pc, #92]	; (80003a0 <HAL_NVIC_SetPriority+0x60>)
 8000342:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000344:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000348:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800034a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800034e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000350:	2c04      	cmp	r4, #4
 8000352:	bf28      	it	cs
 8000354:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000356:	2d06      	cmp	r5, #6

  return (
 8000358:	f04f 0501 	mov.w	r5, #1
 800035c:	fa05 f404 	lsl.w	r4, r5, r4
 8000360:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000364:	bf8c      	ite	hi
 8000366:	3b03      	subhi	r3, #3
 8000368:	2300      	movls	r3, #0

  return (
 800036a:	400c      	ands	r4, r1
 800036c:	409c      	lsls	r4, r3
 800036e:	fa05 f303 	lsl.w	r3, r5, r3
 8000372:	3b01      	subs	r3, #1
 8000374:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000376:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000378:	ea42 0204 	orr.w	r2, r2, r4
 800037c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000380:	bfaf      	iteee	ge
 8000382:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000386:	f000 000f 	andlt.w	r0, r0, #15
 800038a:	4b06      	ldrlt	r3, [pc, #24]	; (80003a4 <HAL_NVIC_SetPriority+0x64>)
 800038c:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800038e:	bfa5      	ittet	ge
 8000390:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000394:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000396:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000398:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	bf00      	nop
 80003a0:	e000ed00 	.word	0xe000ed00
 80003a4:	e000ed14 	.word	0xe000ed14

080003a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003a8:	3801      	subs	r0, #1
 80003aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80003ae:	d20a      	bcs.n	80003c6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003b0:	4b06      	ldr	r3, [pc, #24]	; (80003cc <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003b2:	4a07      	ldr	r2, [pc, #28]	; (80003d0 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003b4:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003b6:	21f0      	movs	r1, #240	; 0xf0
 80003b8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003be:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003c0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003c2:	601a      	str	r2, [r3, #0]
 80003c4:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80003c6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	e000e010 	.word	0xe000e010
 80003d0:	e000ed00 	.word	0xe000ed00

080003d4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80003d4:	4b04      	ldr	r3, [pc, #16]	; (80003e8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80003d6:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80003d8:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80003da:	bf0c      	ite	eq
 80003dc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80003e0:	f022 0204 	bicne.w	r2, r2, #4
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	4770      	bx	lr
 80003e8:	e000e010 	.word	0xe000e010

080003ec <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80003ec:	4770      	bx	lr

080003ee <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80003ee:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80003f0:	f7ff fffc 	bl	80003ec <HAL_SYSTICK_Callback>
 80003f4:	bd08      	pop	{r3, pc}
	...

080003f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80003fc:	4f67      	ldr	r7, [pc, #412]	; (800059c <HAL_GPIO_Init+0x1a4>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003fe:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000400:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80005a4 <HAL_GPIO_Init+0x1ac>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000404:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80005a8 <HAL_GPIO_Init+0x1b0>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000408:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800040a:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800040c:	9301      	str	r3, [sp, #4]
 800040e:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000410:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000412:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000414:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8000416:	ea34 0303 	bics.w	r3, r4, r3
 800041a:	f040 80b7 	bne.w	800058c <HAL_GPIO_Init+0x194>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800041e:	684d      	ldr	r5, [r1, #4]
 8000420:	f025 0a10 	bic.w	sl, r5, #16
 8000424:	f1ba 0f02 	cmp.w	sl, #2
 8000428:	d114      	bne.n	8000454 <HAL_GPIO_Init+0x5c>
 800042a:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 800042e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000432:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000436:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800043a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800043e:	230f      	movs	r3, #15
 8000440:	fa03 f30b 	lsl.w	r3, r3, fp
 8000444:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000448:	690b      	ldr	r3, [r1, #16]
 800044a:	fa03 f30b 	lsl.w	r3, r3, fp
 800044e:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 8000450:	f8c9 3020 	str.w	r3, [r9, #32]
 8000454:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000458:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800045c:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800045e:	fa09 f90b 	lsl.w	r9, r9, fp
 8000462:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000466:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800046a:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800046e:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000472:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000476:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000478:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 800047c:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800047e:	d80f      	bhi.n	80004a0 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000480:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000482:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000484:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000488:	fa06 f60b 	lsl.w	r6, r6, fp
 800048c:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 800048e:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000490:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000492:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000496:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800049a:	4096      	lsls	r6, r2
 800049c:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 800049e:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80004a0:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80004a2:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80004a6:	688b      	ldr	r3, [r1, #8]
 80004a8:	fa03 f30b 	lsl.w	r3, r3, fp
 80004ac:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 80004b0:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80004b2:	00eb      	lsls	r3, r5, #3
 80004b4:	d56a      	bpl.n	800058c <HAL_GPIO_Init+0x194>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b6:	2300      	movs	r3, #0
 80004b8:	9303      	str	r3, [sp, #12]
 80004ba:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004be:	4b38      	ldr	r3, [pc, #224]	; (80005a0 <HAL_GPIO_Init+0x1a8>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004c0:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80004c4:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 80004c8:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 80004cc:	f022 0903 	bic.w	r9, r2, #3
 80004d0:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80004d4:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80004d8:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 80004dc:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80004de:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004e2:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80004e4:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80004e8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80004ec:	260f      	movs	r6, #15
 80004ee:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004f2:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80004f4:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004f8:	d018      	beq.n	800052c <HAL_GPIO_Init+0x134>
 80004fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80004fe:	4298      	cmp	r0, r3
 8000500:	d016      	beq.n	8000530 <HAL_GPIO_Init+0x138>
 8000502:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000506:	4298      	cmp	r0, r3
 8000508:	d014      	beq.n	8000534 <HAL_GPIO_Init+0x13c>
 800050a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800050e:	4298      	cmp	r0, r3
 8000510:	d012      	beq.n	8000538 <HAL_GPIO_Init+0x140>
 8000512:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000516:	4298      	cmp	r0, r3
 8000518:	d010      	beq.n	800053c <HAL_GPIO_Init+0x144>
 800051a:	4540      	cmp	r0, r8
 800051c:	d010      	beq.n	8000540 <HAL_GPIO_Init+0x148>
 800051e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000522:	4298      	cmp	r0, r3
 8000524:	bf14      	ite	ne
 8000526:	2308      	movne	r3, #8
 8000528:	2306      	moveq	r3, #6
 800052a:	e00a      	b.n	8000542 <HAL_GPIO_Init+0x14a>
 800052c:	2300      	movs	r3, #0
 800052e:	e008      	b.n	8000542 <HAL_GPIO_Init+0x14a>
 8000530:	2301      	movs	r3, #1
 8000532:	e006      	b.n	8000542 <HAL_GPIO_Init+0x14a>
 8000534:	2302      	movs	r3, #2
 8000536:	e004      	b.n	8000542 <HAL_GPIO_Init+0x14a>
 8000538:	2303      	movs	r3, #3
 800053a:	e002      	b.n	8000542 <HAL_GPIO_Init+0x14a>
 800053c:	2304      	movs	r3, #4
 800053e:	e000      	b.n	8000542 <HAL_GPIO_Init+0x14a>
 8000540:	2305      	movs	r3, #5
 8000542:	fa03 f30a 	lsl.w	r3, r3, sl
 8000546:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000548:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800054c:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 800054e:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000550:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8000554:	bf0c      	ite	eq
 8000556:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8000558:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 800055a:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800055e:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000562:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8000566:	bf0c      	ite	eq
 8000568:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 800056a:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 800056c:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800056e:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000570:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8000574:	bf0c      	ite	eq
 8000576:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8000578:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 800057a:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800057e:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000582:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8000584:	bf54      	ite	pl
 8000586:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8000588:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 800058a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800058c:	3201      	adds	r2, #1
 800058e:	2a10      	cmp	r2, #16
 8000590:	f47f af3e 	bne.w	8000410 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8000594:	b005      	add	sp, #20
 8000596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800059a:	bf00      	nop
 800059c:	40013c00 	.word	0x40013c00
 80005a0:	40020000 	.word	0x40020000
 80005a4:	40023800 	.word	0x40023800
 80005a8:	40021400 	.word	0x40021400

080005ac <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80005ac:	4b55      	ldr	r3, [pc, #340]	; (8000704 <HAL_RCC_ClockConfig+0x158>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	f002 020f 	and.w	r2, r2, #15
 80005b4:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80005b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80005ba:	4605      	mov	r5, r0
 80005bc:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80005be:	d30a      	bcc.n	80005d6 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80005c0:	6829      	ldr	r1, [r5, #0]
 80005c2:	0788      	lsls	r0, r1, #30
 80005c4:	d511      	bpl.n	80005ea <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80005c6:	4850      	ldr	r0, [pc, #320]	; (8000708 <HAL_RCC_ClockConfig+0x15c>)
 80005c8:	6883      	ldr	r3, [r0, #8]
 80005ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80005ce:	68ab      	ldr	r3, [r5, #8]
 80005d0:	4313      	orrs	r3, r2
 80005d2:	6083      	str	r3, [r0, #8]
 80005d4:	e009      	b.n	80005ea <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80005d6:	b2ca      	uxtb	r2, r1
 80005d8:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	f003 030f 	and.w	r3, r3, #15
 80005e0:	4299      	cmp	r1, r3
 80005e2:	d0ed      	beq.n	80005c0 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80005e4:	2001      	movs	r0, #1
 80005e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80005ea:	07c9      	lsls	r1, r1, #31
 80005ec:	d406      	bmi.n	80005fc <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80005ee:	4b45      	ldr	r3, [pc, #276]	; (8000704 <HAL_RCC_ClockConfig+0x158>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	f002 020f 	and.w	r2, r2, #15
 80005f6:	4296      	cmp	r6, r2
 80005f8:	d351      	bcc.n	800069e <HAL_RCC_ClockConfig+0xf2>
 80005fa:	e057      	b.n	80006ac <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80005fc:	686b      	ldr	r3, [r5, #4]
 80005fe:	4a42      	ldr	r2, [pc, #264]	; (8000708 <HAL_RCC_ClockConfig+0x15c>)
 8000600:	2b01      	cmp	r3, #1
 8000602:	d103      	bne.n	800060c <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000604:	6812      	ldr	r2, [r2, #0]
 8000606:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800060a:	e008      	b.n	800061e <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800060c:	1e99      	subs	r1, r3, #2
 800060e:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000610:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000612:	d802      	bhi.n	800061a <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000614:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000618:	e001      	b.n	800061e <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800061a:	f012 0f02 	tst.w	r2, #2
 800061e:	d0e1      	beq.n	80005e4 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000620:	4c39      	ldr	r4, [pc, #228]	; (8000708 <HAL_RCC_ClockConfig+0x15c>)
 8000622:	68a2      	ldr	r2, [r4, #8]
 8000624:	f022 0203 	bic.w	r2, r2, #3
 8000628:	4313      	orrs	r3, r2
 800062a:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800062c:	f7ff fe70 	bl	8000310 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000630:	686b      	ldr	r3, [r5, #4]
 8000632:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000634:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000636:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800063a:	d10c      	bne.n	8000656 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800063c:	68a3      	ldr	r3, [r4, #8]
 800063e:	f003 030c 	and.w	r3, r3, #12
 8000642:	2b04      	cmp	r3, #4
 8000644:	d0d3      	beq.n	80005ee <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000646:	f7ff fe63 	bl	8000310 <HAL_GetTick>
 800064a:	1bc0      	subs	r0, r0, r7
 800064c:	4540      	cmp	r0, r8
 800064e:	d9f5      	bls.n	800063c <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8000650:	2003      	movs	r0, #3
 8000652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000656:	2b02      	cmp	r3, #2
 8000658:	d10a      	bne.n	8000670 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800065a:	68a3      	ldr	r3, [r4, #8]
 800065c:	f003 030c 	and.w	r3, r3, #12
 8000660:	2b08      	cmp	r3, #8
 8000662:	d0c4      	beq.n	80005ee <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000664:	f7ff fe54 	bl	8000310 <HAL_GetTick>
 8000668:	1bc0      	subs	r0, r0, r7
 800066a:	4540      	cmp	r0, r8
 800066c:	d9f5      	bls.n	800065a <HAL_RCC_ClockConfig+0xae>
 800066e:	e7ef      	b.n	8000650 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000670:	2b03      	cmp	r3, #3
 8000672:	d10f      	bne.n	8000694 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000674:	68a3      	ldr	r3, [r4, #8]
 8000676:	f003 030c 	and.w	r3, r3, #12
 800067a:	2b0c      	cmp	r3, #12
 800067c:	d0b7      	beq.n	80005ee <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800067e:	f7ff fe47 	bl	8000310 <HAL_GetTick>
 8000682:	1bc0      	subs	r0, r0, r7
 8000684:	4540      	cmp	r0, r8
 8000686:	d9f5      	bls.n	8000674 <HAL_RCC_ClockConfig+0xc8>
 8000688:	e7e2      	b.n	8000650 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800068a:	f7ff fe41 	bl	8000310 <HAL_GetTick>
 800068e:	1bc0      	subs	r0, r0, r7
 8000690:	4540      	cmp	r0, r8
 8000692:	d8dd      	bhi.n	8000650 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000694:	68a3      	ldr	r3, [r4, #8]
 8000696:	f013 0f0c 	tst.w	r3, #12
 800069a:	d1f6      	bne.n	800068a <HAL_RCC_ClockConfig+0xde>
 800069c:	e7a7      	b.n	80005ee <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800069e:	b2f2      	uxtb	r2, r6
 80006a0:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	429e      	cmp	r6, r3
 80006aa:	d19b      	bne.n	80005e4 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80006ac:	6829      	ldr	r1, [r5, #0]
 80006ae:	074a      	lsls	r2, r1, #29
 80006b0:	d506      	bpl.n	80006c0 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80006b2:	4815      	ldr	r0, [pc, #84]	; (8000708 <HAL_RCC_ClockConfig+0x15c>)
 80006b4:	6883      	ldr	r3, [r0, #8]
 80006b6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80006ba:	68eb      	ldr	r3, [r5, #12]
 80006bc:	4313      	orrs	r3, r2
 80006be:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80006c0:	070b      	lsls	r3, r1, #28
 80006c2:	d507      	bpl.n	80006d4 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80006c4:	4a10      	ldr	r2, [pc, #64]	; (8000708 <HAL_RCC_ClockConfig+0x15c>)
 80006c6:	6929      	ldr	r1, [r5, #16]
 80006c8:	6893      	ldr	r3, [r2, #8]
 80006ca:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80006ce:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80006d2:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80006d4:	f000 f9d6 	bl	8000a84 <HAL_RCC_GetSysClockFreq>
 80006d8:	4b0b      	ldr	r3, [pc, #44]	; (8000708 <HAL_RCC_ClockConfig+0x15c>)
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006da:	22f0      	movs	r2, #240	; 0xf0
 80006dc:	689b      	ldr	r3, [r3, #8]
 80006de:	fa92 f2a2 	rbit	r2, r2
 80006e2:	fab2 f282 	clz	r2, r2
 80006e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80006ea:	40d3      	lsrs	r3, r2
 80006ec:	4a07      	ldr	r2, [pc, #28]	; (800070c <HAL_RCC_ClockConfig+0x160>)
 80006ee:	5cd3      	ldrb	r3, [r2, r3]
 80006f0:	40d8      	lsrs	r0, r3
 80006f2:	4b07      	ldr	r3, [pc, #28]	; (8000710 <HAL_RCC_ClockConfig+0x164>)
 80006f4:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff fdd4 	bl	80002a4 <HAL_InitTick>
  
  return HAL_OK;
 80006fc:	2000      	movs	r0, #0
}
 80006fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000702:	bf00      	nop
 8000704:	40023c00 	.word	0x40023c00
 8000708:	40023800 	.word	0x40023800
 800070c:	08001720 	.word	0x08001720
 8000710:	20000000 	.word	0x20000000

08000714 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000714:	4b01      	ldr	r3, [pc, #4]	; (800071c <HAL_RCC_GetHCLKFreq+0x8>)
 8000716:	6818      	ldr	r0, [r3, #0]
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	20000000 	.word	0x20000000

08000720 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000720:	4b08      	ldr	r3, [pc, #32]	; (8000744 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000722:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000726:	689b      	ldr	r3, [r3, #8]
 8000728:	fa92 f2a2 	rbit	r2, r2
 800072c:	fab2 f282 	clz	r2, r2
 8000730:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000734:	40d3      	lsrs	r3, r2
 8000736:	4a04      	ldr	r2, [pc, #16]	; (8000748 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000738:	5cd3      	ldrb	r3, [r2, r3]
 800073a:	4a04      	ldr	r2, [pc, #16]	; (800074c <HAL_RCC_GetPCLK1Freq+0x2c>)
 800073c:	6810      	ldr	r0, [r2, #0]
}
 800073e:	40d8      	lsrs	r0, r3
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	40023800 	.word	0x40023800
 8000748:	08001720 	.word	0x08001720
 800074c:	20000000 	.word	0x20000000

08000750 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8000750:	4b08      	ldr	r3, [pc, #32]	; (8000774 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000752:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	fa92 f2a2 	rbit	r2, r2
 800075c:	fab2 f282 	clz	r2, r2
 8000760:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000764:	40d3      	lsrs	r3, r2
 8000766:	4a04      	ldr	r2, [pc, #16]	; (8000778 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000768:	5cd3      	ldrb	r3, [r2, r3]
 800076a:	4a04      	ldr	r2, [pc, #16]	; (800077c <HAL_RCC_GetPCLK2Freq+0x2c>)
 800076c:	6810      	ldr	r0, [r2, #0]
} 
 800076e:	40d8      	lsrs	r0, r3
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800
 8000778:	08001720 	.word	0x08001720
 800077c:	20000000 	.word	0x20000000

08000780 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000780:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000782:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000786:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000788:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800078a:	d403      	bmi.n	8000794 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800078c:	6823      	ldr	r3, [r4, #0]
 800078e:	079d      	lsls	r5, r3, #30
 8000790:	d440      	bmi.n	8000814 <HAL_RCC_OscConfig+0x94>
 8000792:	e099      	b.n	80008c8 <HAL_RCC_OscConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000794:	4ba6      	ldr	r3, [pc, #664]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 8000796:	689a      	ldr	r2, [r3, #8]
 8000798:	f002 020c 	and.w	r2, r2, #12
 800079c:	2a04      	cmp	r2, #4
 800079e:	d010      	beq.n	80007c2 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80007a0:	689a      	ldr	r2, [r3, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80007a2:	f002 020c 	and.w	r2, r2, #12
 80007a6:	2a08      	cmp	r2, #8
 80007a8:	d102      	bne.n	80007b0 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	0258      	lsls	r0, r3, #9
 80007ae:	d408      	bmi.n	80007c2 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80007b0:	4a9f      	ldr	r2, [pc, #636]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 80007b2:	6893      	ldr	r3, [r2, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80007b4:	f003 030c 	and.w	r3, r3, #12
 80007b8:	2b0c      	cmp	r3, #12
 80007ba:	d10b      	bne.n	80007d4 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80007bc:	6853      	ldr	r3, [r2, #4]
 80007be:	0259      	lsls	r1, r3, #9
 80007c0:	d508      	bpl.n	80007d4 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007c2:	4b9b      	ldr	r3, [pc, #620]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	039a      	lsls	r2, r3, #14
 80007c8:	d5e0      	bpl.n	800078c <HAL_RCC_OscConfig+0xc>
 80007ca:	6863      	ldr	r3, [r4, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d1dd      	bne.n	800078c <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 80007d0:	2001      	movs	r0, #1
 80007d2:	e154      	b.n	8000a7e <HAL_RCC_OscConfig+0x2fe>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007d4:	4b97      	ldr	r3, [pc, #604]	; (8000a34 <HAL_RCC_OscConfig+0x2b4>)
 80007d6:	7922      	ldrb	r2, [r4, #4]
 80007d8:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80007da:	6863      	ldr	r3, [r4, #4]
 80007dc:	b16b      	cbz	r3, 80007fa <HAL_RCC_OscConfig+0x7a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80007de:	f7ff fd97 	bl	8000310 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007e2:	4d93      	ldr	r5, [pc, #588]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80007e4:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007e6:	682b      	ldr	r3, [r5, #0]
 80007e8:	039b      	lsls	r3, r3, #14
 80007ea:	d4cf      	bmi.n	800078c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007ec:	f7ff fd90 	bl	8000310 <HAL_GetTick>
 80007f0:	1b80      	subs	r0, r0, r6
 80007f2:	2864      	cmp	r0, #100	; 0x64
 80007f4:	d9f7      	bls.n	80007e6 <HAL_RCC_OscConfig+0x66>
          {
            return HAL_TIMEOUT;
 80007f6:	2003      	movs	r0, #3
 80007f8:	e141      	b.n	8000a7e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80007fa:	f7ff fd89 	bl	8000310 <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007fe:	4d8c      	ldr	r5, [pc, #560]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000800:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000802:	682b      	ldr	r3, [r5, #0]
 8000804:	039f      	lsls	r7, r3, #14
 8000806:	d5c1      	bpl.n	800078c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000808:	f7ff fd82 	bl	8000310 <HAL_GetTick>
 800080c:	1b80      	subs	r0, r0, r6
 800080e:	2864      	cmp	r0, #100	; 0x64
 8000810:	d9f7      	bls.n	8000802 <HAL_RCC_OscConfig+0x82>
 8000812:	e7f0      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000814:	4b86      	ldr	r3, [pc, #536]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 8000816:	689a      	ldr	r2, [r3, #8]
 8000818:	f012 0f0c 	tst.w	r2, #12
 800081c:	d010      	beq.n	8000840 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800081e:	689a      	ldr	r2, [r3, #8]
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000820:	f002 020c 	and.w	r2, r2, #12
 8000824:	2a08      	cmp	r2, #8
 8000826:	d102      	bne.n	800082e <HAL_RCC_OscConfig+0xae>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	0258      	lsls	r0, r3, #9
 800082c:	d508      	bpl.n	8000840 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800082e:	4a80      	ldr	r2, [pc, #512]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 8000830:	6893      	ldr	r3, [r2, #8]
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000832:	f003 030c 	and.w	r3, r3, #12
 8000836:	2b0c      	cmp	r3, #12
 8000838:	d117      	bne.n	800086a <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800083a:	6853      	ldr	r3, [r2, #4]
 800083c:	0259      	lsls	r1, r3, #9
 800083e:	d414      	bmi.n	800086a <HAL_RCC_OscConfig+0xea>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000840:	4b7b      	ldr	r3, [pc, #492]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	0792      	lsls	r2, r2, #30
 8000846:	d502      	bpl.n	800084e <HAL_RCC_OscConfig+0xce>
 8000848:	68e2      	ldr	r2, [r4, #12]
 800084a:	2a01      	cmp	r2, #1
 800084c:	d1c0      	bne.n	80007d0 <HAL_RCC_OscConfig+0x50>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	21f8      	movs	r1, #248	; 0xf8
 8000852:	fa91 f1a1 	rbit	r1, r1
 8000856:	6920      	ldr	r0, [r4, #16]
 8000858:	fab1 f181 	clz	r1, r1
 800085c:	fa00 f101 	lsl.w	r1, r0, r1
 8000860:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000864:	430a      	orrs	r2, r1
 8000866:	601a      	str	r2, [r3, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000868:	e02e      	b.n	80008c8 <HAL_RCC_OscConfig+0x148>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800086a:	68e2      	ldr	r2, [r4, #12]
 800086c:	4b72      	ldr	r3, [pc, #456]	; (8000a38 <HAL_RCC_OscConfig+0x2b8>)
 800086e:	b1ea      	cbz	r2, 80008ac <HAL_RCC_OscConfig+0x12c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000870:	2201      	movs	r2, #1
 8000872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000874:	f7ff fd4c 	bl	8000310 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000878:	4d6d      	ldr	r5, [pc, #436]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800087a:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800087c:	682b      	ldr	r3, [r5, #0]
 800087e:	486c      	ldr	r0, [pc, #432]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 8000880:	079b      	lsls	r3, r3, #30
 8000882:	d405      	bmi.n	8000890 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000884:	f7ff fd44 	bl	8000310 <HAL_GetTick>
 8000888:	1b80      	subs	r0, r0, r6
 800088a:	2802      	cmp	r0, #2
 800088c:	d9f6      	bls.n	800087c <HAL_RCC_OscConfig+0xfc>
 800088e:	e7b2      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000890:	6803      	ldr	r3, [r0, #0]
 8000892:	22f8      	movs	r2, #248	; 0xf8
 8000894:	fa92 f2a2 	rbit	r2, r2
 8000898:	6921      	ldr	r1, [r4, #16]
 800089a:	fab2 f282 	clz	r2, r2
 800089e:	fa01 f202 	lsl.w	r2, r1, r2
 80008a2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80008a6:	4313      	orrs	r3, r2
 80008a8:	6003      	str	r3, [r0, #0]
 80008aa:	e00d      	b.n	80008c8 <HAL_RCC_OscConfig+0x148>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80008ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008ae:	f7ff fd2f 	bl	8000310 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008b2:	4d5f      	ldr	r5, [pc, #380]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008b4:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008b6:	682b      	ldr	r3, [r5, #0]
 80008b8:	079f      	lsls	r7, r3, #30
 80008ba:	d505      	bpl.n	80008c8 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008bc:	f7ff fd28 	bl	8000310 <HAL_GetTick>
 80008c0:	1b80      	subs	r0, r0, r6
 80008c2:	2802      	cmp	r0, #2
 80008c4:	d9f7      	bls.n	80008b6 <HAL_RCC_OscConfig+0x136>
 80008c6:	e796      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008c8:	6823      	ldr	r3, [r4, #0]
 80008ca:	071e      	lsls	r6, r3, #28
 80008cc:	d403      	bmi.n	80008d6 <HAL_RCC_OscConfig+0x156>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008ce:	6823      	ldr	r3, [r4, #0]
 80008d0:	075d      	lsls	r5, r3, #29
 80008d2:	d545      	bpl.n	8000960 <HAL_RCC_OscConfig+0x1e0>
 80008d4:	e01f      	b.n	8000916 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80008d6:	6962      	ldr	r2, [r4, #20]
 80008d8:	4b58      	ldr	r3, [pc, #352]	; (8000a3c <HAL_RCC_OscConfig+0x2bc>)
 80008da:	b172      	cbz	r2, 80008fa <HAL_RCC_OscConfig+0x17a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008dc:	2201      	movs	r2, #1
 80008de:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80008e0:	f7ff fd16 	bl	8000310 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008e4:	4d52      	ldr	r5, [pc, #328]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80008e6:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008e8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80008ea:	0798      	lsls	r0, r3, #30
 80008ec:	d4ef      	bmi.n	80008ce <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008ee:	f7ff fd0f 	bl	8000310 <HAL_GetTick>
 80008f2:	1b80      	subs	r0, r0, r6
 80008f4:	2802      	cmp	r0, #2
 80008f6:	d9f7      	bls.n	80008e8 <HAL_RCC_OscConfig+0x168>
 80008f8:	e77d      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80008fa:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80008fc:	f7ff fd08 	bl	8000310 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000900:	4d4b      	ldr	r5, [pc, #300]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000902:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000904:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000906:	0799      	lsls	r1, r3, #30
 8000908:	d5e1      	bpl.n	80008ce <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800090a:	f7ff fd01 	bl	8000310 <HAL_GetTick>
 800090e:	1b80      	subs	r0, r0, r6
 8000910:	2802      	cmp	r0, #2
 8000912:	d9f7      	bls.n	8000904 <HAL_RCC_OscConfig+0x184>
 8000914:	e76f      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	9301      	str	r3, [sp, #4]
 800091a:	4b45      	ldr	r3, [pc, #276]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800091c:	4d48      	ldr	r5, [pc, #288]	; (8000a40 <HAL_RCC_OscConfig+0x2c0>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800091e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000920:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000924:	641a      	str	r2, [r3, #64]	; 0x40
 8000926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000930:	682b      	ldr	r3, [r5, #0]
 8000932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000936:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000938:	f7ff fcea 	bl	8000310 <HAL_GetTick>
 800093c:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800093e:	682b      	ldr	r3, [r5, #0]
 8000940:	05da      	lsls	r2, r3, #23
 8000942:	d510      	bpl.n	8000966 <HAL_RCC_OscConfig+0x1e6>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000944:	4b3f      	ldr	r3, [pc, #252]	; (8000a44 <HAL_RCC_OscConfig+0x2c4>)
 8000946:	7a22      	ldrb	r2, [r4, #8]
 8000948:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800094a:	68a3      	ldr	r3, [r4, #8]
 800094c:	b1bb      	cbz	r3, 800097e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800094e:	f7ff fcdf 	bl	8000310 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000952:	4d37      	ldr	r5, [pc, #220]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000954:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000956:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800095a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800095c:	079b      	lsls	r3, r3, #30
 800095e:	d508      	bpl.n	8000972 <HAL_RCC_OscConfig+0x1f2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000960:	69a2      	ldr	r2, [r4, #24]
 8000962:	b9da      	cbnz	r2, 800099c <HAL_RCC_OscConfig+0x21c>
 8000964:	e062      	b.n	8000a2c <HAL_RCC_OscConfig+0x2ac>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000966:	f7ff fcd3 	bl	8000310 <HAL_GetTick>
 800096a:	1b80      	subs	r0, r0, r6
 800096c:	2802      	cmp	r0, #2
 800096e:	d9e6      	bls.n	800093e <HAL_RCC_OscConfig+0x1be>
 8000970:	e741      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000972:	f7ff fccd 	bl	8000310 <HAL_GetTick>
 8000976:	1b80      	subs	r0, r0, r6
 8000978:	42b8      	cmp	r0, r7
 800097a:	d9ee      	bls.n	800095a <HAL_RCC_OscConfig+0x1da>
 800097c:	e73b      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800097e:	f7ff fcc7 	bl	8000310 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000982:	4d2b      	ldr	r5, [pc, #172]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000984:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000986:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800098a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800098c:	0798      	lsls	r0, r3, #30
 800098e:	d5e7      	bpl.n	8000960 <HAL_RCC_OscConfig+0x1e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000990:	f7ff fcbe 	bl	8000310 <HAL_GetTick>
 8000994:	1b80      	subs	r0, r0, r6
 8000996:	42b8      	cmp	r0, r7
 8000998:	d9f7      	bls.n	800098a <HAL_RCC_OscConfig+0x20a>
 800099a:	e72c      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800099c:	4d24      	ldr	r5, [pc, #144]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 800099e:	68ab      	ldr	r3, [r5, #8]
 80009a0:	f003 030c 	and.w	r3, r3, #12
 80009a4:	2b08      	cmp	r3, #8
 80009a6:	f43f af13 	beq.w	80007d0 <HAL_RCC_OscConfig+0x50>
 80009aa:	4e27      	ldr	r6, [pc, #156]	; (8000a48 <HAL_RCC_OscConfig+0x2c8>)
 80009ac:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009ae:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80009b0:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009b2:	d158      	bne.n	8000a66 <HAL_RCC_OscConfig+0x2e6>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009b4:	f7ff fcac 	bl	8000310 <HAL_GetTick>
 80009b8:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80009ba:	682b      	ldr	r3, [r5, #0]
 80009bc:	4f1c      	ldr	r7, [pc, #112]	; (8000a30 <HAL_RCC_OscConfig+0x2b0>)
 80009be:	0199      	lsls	r1, r3, #6
 80009c0:	d444      	bmi.n	8000a4c <HAL_RCC_OscConfig+0x2cc>
 80009c2:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80009c6:	fa92 f2a2 	rbit	r2, r2
 80009ca:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009ce:	fab2 fc82 	clz	ip, r2
 80009d2:	fa93 f3a3 	rbit	r3, r3
 80009d6:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80009da:	fab3 fe83 	clz	lr, r3
 80009de:	fa91 f1a1 	rbit	r1, r1
 80009e2:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80009e6:	fab1 f581 	clz	r5, r1
 80009ea:	fa92 f2a2 	rbit	r2, r2
 80009ee:	69e3      	ldr	r3, [r4, #28]
 80009f0:	fab2 f082 	clz	r0, r2
 80009f4:	6a22      	ldr	r2, [r4, #32]
 80009f6:	ea43 0102 	orr.w	r1, r3, r2
 80009fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80009fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80009fe:	fa02 f20c 	lsl.w	r2, r2, ip
 8000a02:	4311      	orrs	r1, r2
 8000a04:	085a      	lsrs	r2, r3, #1
 8000a06:	3a01      	subs	r2, #1
 8000a08:	fa02 f30e 	lsl.w	r3, r2, lr
 8000a0c:	430b      	orrs	r3, r1
 8000a0e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000a10:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000a12:	40a9      	lsls	r1, r5
 8000a14:	430b      	orrs	r3, r1
 8000a16:	4082      	lsls	r2, r0
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	607b      	str	r3, [r7, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a20:	f7ff fc76 	bl	8000310 <HAL_GetTick>
 8000a24:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	019a      	lsls	r2, r3, #6
 8000a2a:	d516      	bpl.n	8000a5a <HAL_RCC_OscConfig+0x2da>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	e026      	b.n	8000a7e <HAL_RCC_OscConfig+0x2fe>
 8000a30:	40023800 	.word	0x40023800
 8000a34:	40023802 	.word	0x40023802
 8000a38:	42470000 	.word	0x42470000
 8000a3c:	42470e80 	.word	0x42470e80
 8000a40:	40007000 	.word	0x40007000
 8000a44:	40023870 	.word	0x40023870
 8000a48:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a4c:	f7ff fc60 	bl	8000310 <HAL_GetTick>
 8000a50:	ebc8 0000 	rsb	r0, r8, r0
 8000a54:	2802      	cmp	r0, #2
 8000a56:	d9b0      	bls.n	80009ba <HAL_RCC_OscConfig+0x23a>
 8000a58:	e6cd      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a5a:	f7ff fc59 	bl	8000310 <HAL_GetTick>
 8000a5e:	1b00      	subs	r0, r0, r4
 8000a60:	2802      	cmp	r0, #2
 8000a62:	d9e0      	bls.n	8000a26 <HAL_RCC_OscConfig+0x2a6>
 8000a64:	e6c7      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a66:	f7ff fc53 	bl	8000310 <HAL_GetTick>
 8000a6a:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a6c:	682b      	ldr	r3, [r5, #0]
 8000a6e:	019b      	lsls	r3, r3, #6
 8000a70:	d5dc      	bpl.n	8000a2c <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a72:	f7ff fc4d 	bl	8000310 <HAL_GetTick>
 8000a76:	1b00      	subs	r0, r0, r4
 8000a78:	2802      	cmp	r0, #2
 8000a7a:	d9f7      	bls.n	8000a6c <HAL_RCC_OscConfig+0x2ec>
 8000a7c:	e6bb      	b.n	80007f6 <HAL_RCC_OscConfig+0x76>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000a7e:	b002      	add	sp, #8
 8000a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000a84 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000a84:	4930      	ldr	r1, [pc, #192]	; (8000b48 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000a86:	6888      	ldr	r0, [r1, #8]
 8000a88:	f000 000c 	and.w	r0, r0, #12
 8000a8c:	2808      	cmp	r0, #8
 8000a8e:	d008      	beq.n	8000aa2 <HAL_RCC_GetSysClockFreq+0x1e>
 8000a90:	280c      	cmp	r0, #12
 8000a92:	d02f      	beq.n	8000af4 <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000a94:	4a2d      	ldr	r2, [pc, #180]	; (8000b4c <HAL_RCC_GetSysClockFreq+0xc8>)
 8000a96:	4b2e      	ldr	r3, [pc, #184]	; (8000b50 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000a98:	2804      	cmp	r0, #4
 8000a9a:	bf0c      	ite	eq
 8000a9c:	4618      	moveq	r0, r3
 8000a9e:	4610      	movne	r0, r2
 8000aa0:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000aa2:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000aa4:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000aa6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000aaa:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000aae:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000ab2:	684b      	ldr	r3, [r1, #4]
 8000ab4:	fa92 f2a2 	rbit	r2, r2
 8000ab8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000abc:	fab2 f282 	clz	r2, r2
 8000ac0:	ea01 0103 	and.w	r1, r1, r3
 8000ac4:	fa21 f102 	lsr.w	r1, r1, r2
 8000ac8:	bf14      	ite	ne
 8000aca:	4a21      	ldrne	r2, [pc, #132]	; (8000b50 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000acc:	4a1f      	ldreq	r2, [pc, #124]	; (8000b4c <HAL_RCC_GetSysClockFreq+0xc8>)
 8000ace:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000ad2:	4a1d      	ldr	r2, [pc, #116]	; (8000b48 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000ad4:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000ad8:	6852      	ldr	r2, [r2, #4]
 8000ada:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8000ade:	fa90 f0a0 	rbit	r0, r0
 8000ae2:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8000ae6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8000aea:	fa22 f000 	lsr.w	r0, r2, r0
 8000aee:	3001      	adds	r0, #1
 8000af0:	0040      	lsls	r0, r0, #1
 8000af2:	e025      	b.n	8000b40 <HAL_RCC_GetSysClockFreq+0xbc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000af4:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000af6:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000af8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000afc:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000b00:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000b04:	684b      	ldr	r3, [r1, #4]
 8000b06:	fa92 f2a2 	rbit	r2, r2
 8000b0a:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000b0e:	fab2 f282 	clz	r2, r2
 8000b12:	ea01 0103 	and.w	r1, r1, r3
 8000b16:	fa21 f102 	lsr.w	r1, r1, r2
 8000b1a:	bf14      	ite	ne
 8000b1c:	4a0c      	ldrne	r2, [pc, #48]	; (8000b50 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000b1e:	4a0b      	ldreq	r2, [pc, #44]	; (8000b4c <HAL_RCC_GetSysClockFreq+0xc8>)
 8000b20:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000b24:	4a08      	ldr	r2, [pc, #32]	; (8000b48 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000b26:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000b2a:	6852      	ldr	r2, [r2, #4]
 8000b2c:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8000b30:	fa90 f0a0 	rbit	r0, r0
 8000b34:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllr;
 8000b38:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8000b3c:	fa22 f000 	lsr.w	r0, r2, r0
 8000b40:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	00f42400 	.word	0x00f42400
 8000b50:	007a1200 	.word	0x007a1200

08000b54 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b54:	6a03      	ldr	r3, [r0, #32]
 8000b56:	f023 0301 	bic.w	r3, r3, #1
 8000b5a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b5c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8000b5e:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000b60:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000b62:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000b64:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000b66:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000b6a:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8000b6c:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000b70:	688b      	ldr	r3, [r1, #8]
 8000b72:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000b74:	4c0c      	ldr	r4, [pc, #48]	; (8000ba8 <TIM_OC1_SetConfig+0x54>)
 8000b76:	42a0      	cmp	r0, r4
 8000b78:	d009      	beq.n	8000b8e <TIM_OC1_SetConfig+0x3a>
 8000b7a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000b7e:	42a0      	cmp	r0, r4
 8000b80:	d005      	beq.n	8000b8e <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000b82:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000b84:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000b86:	6185      	str	r5, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000b88:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8000b8a:	6203      	str	r3, [r0, #32]
} 
 8000b8c:	bd70      	pop	{r4, r5, r6, pc}
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000b8e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000b90:	694e      	ldr	r6, [r1, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8000b92:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000b96:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000b98:	698c      	ldr	r4, [r1, #24]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000b9a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000b9e:	4334      	orrs	r4, r6
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8000ba0:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ba4:	4322      	orrs	r2, r4
 8000ba6:	e7ec      	b.n	8000b82 <TIM_OC1_SetConfig+0x2e>
 8000ba8:	40010000 	.word	0x40010000

08000bac <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000bac:	6a03      	ldr	r3, [r0, #32]
 8000bae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bb2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000bb4:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8000bb6:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000bb8:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000bba:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000bbc:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8000bbe:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000bc2:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000bc4:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8000bc6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000bca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000bce:	4d0e      	ldr	r5, [pc, #56]	; (8000c08 <TIM_OC3_SetConfig+0x5c>)
 8000bd0:	42a8      	cmp	r0, r5
 8000bd2:	d009      	beq.n	8000be8 <TIM_OC3_SetConfig+0x3c>
 8000bd4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bd8:	42a8      	cmp	r0, r5
 8000bda:	d005      	beq.n	8000be8 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000bdc:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000bde:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000be0:	61c4      	str	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000be2:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000be4:	6203      	str	r3, [r0, #32]
}
 8000be6:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000be8:	68cd      	ldr	r5, [r1, #12]
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8000bea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000bee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000bf2:	694d      	ldr	r5, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000bf4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000bf8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000bfc:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8000bfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000c02:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8000c06:	e7e9      	b.n	8000bdc <TIM_OC3_SetConfig+0x30>
 8000c08:	40010000 	.word	0x40010000

08000c0c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000c0c:	6a03      	ldr	r3, [r0, #32]
 8000c0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c12:	6203      	str	r3, [r0, #32]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000c14:	b530      	push	{r4, r5, lr}

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000c16:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8000c18:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000c1a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000c1c:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000c1e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000c22:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000c26:	688d      	ldr	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8000c28:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000c2c:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000c30:	4d09      	ldr	r5, [pc, #36]	; (8000c58 <TIM_OC4_SetConfig+0x4c>)
 8000c32:	42a8      	cmp	r0, r5
 8000c34:	d009      	beq.n	8000c4a <TIM_OC4_SetConfig+0x3e>
 8000c36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c3a:	42a8      	cmp	r0, r5
 8000c3c:	d005      	beq.n	8000c4a <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000c3e:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000c40:	684b      	ldr	r3, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000c42:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000c44:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000c46:	6204      	str	r4, [r0, #32]
}
 8000c48:	bd30      	pop	{r4, r5, pc}
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000c4a:	694d      	ldr	r5, [r1, #20]
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000c4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000c50:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8000c54:	e7f3      	b.n	8000c3e <TIM_OC4_SetConfig+0x32>
 8000c56:	bf00      	nop
 8000c58:	40010000 	.word	0x40010000

08000c5c <HAL_TIM_PWM_MspInit>:
 8000c5c:	4770      	bx	lr

08000c5e <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000c5e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000c62:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8000c64:	b570      	push	{r4, r5, r6, lr}
 8000c66:	f04f 0302 	mov.w	r3, #2
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000c6a:	f000 80b0 	beq.w	8000dce <HAL_TIM_ConfigClockSource+0x170>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8000c6e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8000c72:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000c74:	2201      	movs	r2, #1
 8000c76:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8000c7a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c7c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000c80:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000c84:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8000c86:	680a      	ldr	r2, [r1, #0]
 8000c88:	2a40      	cmp	r2, #64	; 0x40
 8000c8a:	d077      	beq.n	8000d7c <HAL_TIM_ConfigClockSource+0x11e>
 8000c8c:	d818      	bhi.n	8000cc0 <HAL_TIM_ConfigClockSource+0x62>
 8000c8e:	2a10      	cmp	r2, #16
 8000c90:	f000 808b 	beq.w	8000daa <HAL_TIM_ConfigClockSource+0x14c>
 8000c94:	d808      	bhi.n	8000ca8 <HAL_TIM_ConfigClockSource+0x4a>
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	f040 8093 	bne.w	8000dc2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000c9c:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000c9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000ca2:	f042 0207 	orr.w	r2, r2, #7
 8000ca6:	e08b      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8000ca8:	2a20      	cmp	r2, #32
 8000caa:	f000 8084 	beq.w	8000db6 <HAL_TIM_ConfigClockSource+0x158>
 8000cae:	2a30      	cmp	r2, #48	; 0x30
 8000cb0:	f040 8087 	bne.w	8000dc2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000cb4:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cb6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000cba:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000cbe:	e07f      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8000cc0:	2a70      	cmp	r2, #112	; 0x70
 8000cc2:	d035      	beq.n	8000d30 <HAL_TIM_ConfigClockSource+0xd2>
 8000cc4:	d81b      	bhi.n	8000cfe <HAL_TIM_ConfigClockSource+0xa0>
 8000cc6:	2a50      	cmp	r2, #80	; 0x50
 8000cc8:	d041      	beq.n	8000d4e <HAL_TIM_ConfigClockSource+0xf0>
 8000cca:	2a60      	cmp	r2, #96	; 0x60
 8000ccc:	d179      	bne.n	8000dc2 <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cce:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 8000cd0:	684d      	ldr	r5, [r1, #4]
 8000cd2:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cd4:	f024 0410 	bic.w	r4, r4, #16
 8000cd8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000cda:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000cdc:	6a1a      	ldr	r2, [r3, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000cde:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000ce2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000ce6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000cea:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8000cee:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000cf0:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000cf2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cf4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000cf8:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000cfc:	e060      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8000cfe:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000d02:	d011      	beq.n	8000d28 <HAL_TIM_ConfigClockSource+0xca>
 8000d04:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000d08:	d15b      	bne.n	8000dc2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000d0a:	689c      	ldr	r4, [r3, #8]
 8000d0c:	688d      	ldr	r5, [r1, #8]
 8000d0e:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000d10:	68c9      	ldr	r1, [r1, #12]
 8000d12:	432a      	orrs	r2, r5
 8000d14:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8000d18:	4322      	orrs	r2, r4
 8000d1a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000d1e:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000d20:	689a      	ldr	r2, [r3, #8]
 8000d22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d26:	e04b      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000d28:	689a      	ldr	r2, [r3, #8]
 8000d2a:	f022 0207 	bic.w	r2, r2, #7
 8000d2e:	e047      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000d30:	689c      	ldr	r4, [r3, #8]
 8000d32:	688d      	ldr	r5, [r1, #8]
 8000d34:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000d36:	68c9      	ldr	r1, [r1, #12]
 8000d38:	432a      	orrs	r2, r5
 8000d3a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8000d3e:	4322      	orrs	r2, r4
 8000d40:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000d44:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8000d46:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000d48:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000d4c:	e038      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8000d4e:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d50:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8000d52:	684d      	ldr	r5, [r1, #4]
 8000d54:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d56:	f024 0401 	bic.w	r4, r4, #1
 8000d5a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8000d5c:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000d5e:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d62:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8000d66:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d68:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000d6c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000d6e:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000d70:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d72:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000d76:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000d7a:	e021      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8000d7c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d7e:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8000d80:	684d      	ldr	r5, [r1, #4]
 8000d82:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d84:	f024 0401 	bic.w	r4, r4, #1
 8000d88:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8000d8a:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000d8c:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d90:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8000d94:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d96:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000d9a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000d9c:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000d9e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000da0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000da4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000da8:	e00a      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000daa:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000db0:	f042 0217 	orr.w	r2, r2, #23
 8000db4:	e004      	b.n	8000dc0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000db6:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000db8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000dbc:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8000dc0:	609a      	str	r2, [r3, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000dce:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 8000dd0:	bd70      	pop	{r4, r5, r6, pc}
	...

08000dd4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000dd4:	4a2e      	ldr	r2, [pc, #184]	; (8000e90 <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8000dd6:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000dd8:	4290      	cmp	r0, r2
 8000dda:	d012      	beq.n	8000e02 <TIM_Base_SetConfig+0x2e>
 8000ddc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000de0:	d00f      	beq.n	8000e02 <TIM_Base_SetConfig+0x2e>
 8000de2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d00b      	beq.n	8000e02 <TIM_Base_SetConfig+0x2e>
 8000dea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000dee:	4290      	cmp	r0, r2
 8000df0:	d007      	beq.n	8000e02 <TIM_Base_SetConfig+0x2e>
 8000df2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000df6:	4290      	cmp	r0, r2
 8000df8:	d003      	beq.n	8000e02 <TIM_Base_SetConfig+0x2e>
 8000dfa:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000dfe:	4290      	cmp	r0, r2
 8000e00:	d118      	bne.n	8000e34 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000e02:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000e08:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000e0a:	4a21      	ldr	r2, [pc, #132]	; (8000e90 <TIM_Base_SetConfig+0xbc>)
 8000e0c:	4290      	cmp	r0, r2
 8000e0e:	d037      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e14:	d034      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e16:	4a1f      	ldr	r2, [pc, #124]	; (8000e94 <TIM_Base_SetConfig+0xc0>)
 8000e18:	4290      	cmp	r0, r2
 8000e1a:	d031      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e20:	4290      	cmp	r0, r2
 8000e22:	d02d      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e28:	4290      	cmp	r0, r2
 8000e2a:	d029      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e2c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000e30:	4290      	cmp	r0, r2
 8000e32:	d025      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e34:	4a18      	ldr	r2, [pc, #96]	; (8000e98 <TIM_Base_SetConfig+0xc4>)
 8000e36:	4290      	cmp	r0, r2
 8000e38:	d022      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e3e:	4290      	cmp	r0, r2
 8000e40:	d01e      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e46:	4290      	cmp	r0, r2
 8000e48:	d01a      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e4a:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000e4e:	4290      	cmp	r0, r2
 8000e50:	d016      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e56:	4290      	cmp	r0, r2
 8000e58:	d012      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
 8000e5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e5e:	4290      	cmp	r0, r2
 8000e60:	d00e      	beq.n	8000e80 <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8000e62:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000e64:	688b      	ldr	r3, [r1, #8]
 8000e66:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000e68:	680b      	ldr	r3, [r1, #0]
 8000e6a:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000e6c:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <TIM_Base_SetConfig+0xbc>)
 8000e6e:	4298      	cmp	r0, r3
 8000e70:	d00b      	beq.n	8000e8a <TIM_Base_SetConfig+0xb6>
 8000e72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e76:	4298      	cmp	r0, r3
 8000e78:	d007      	beq.n	8000e8a <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	6143      	str	r3, [r0, #20]
}
 8000e7e:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e80:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000e82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e86:	4313      	orrs	r3, r2
 8000e88:	e7eb      	b.n	8000e62 <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000e8a:	690b      	ldr	r3, [r1, #16]
 8000e8c:	6303      	str	r3, [r0, #48]	; 0x30
 8000e8e:	e7f4      	b.n	8000e7a <TIM_Base_SetConfig+0xa6>
 8000e90:	40010000 	.word	0x40010000
 8000e94:	40000400 	.word	0x40000400
 8000e98:	40014000 	.word	0x40014000

08000e9c <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8000e9c:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8000e9e:	4604      	mov	r4, r0
 8000ea0:	b1a0      	cbz	r0, 8000ecc <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8000ea2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000ea6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000eaa:	b91b      	cbnz	r3, 8000eb4 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000eac:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000eb0:	f000 fb32 	bl	8001518 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000eba:	6820      	ldr	r0, [r4, #0]
 8000ebc:	1d21      	adds	r1, r4, #4
 8000ebe:	f7ff ff89 	bl	8000dd4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8000ec8:	2000      	movs	r0, #0
 8000eca:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8000ecc:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8000ece:	bd10      	pop	{r4, pc}

08000ed0 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8000ed0:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8000ed2:	4604      	mov	r4, r0
 8000ed4:	b1a0      	cbz	r0, 8000f00 <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8000ed6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000eda:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ede:	b91b      	cbnz	r3, 8000ee8 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000ee0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8000ee4:	f7ff feba 	bl	8000c5c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8000ee8:	2302      	movs	r3, #2
 8000eea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000eee:	6820      	ldr	r0, [r4, #0]
 8000ef0:	1d21      	adds	r1, r4, #4
 8000ef2:	f7ff ff6f 	bl	8000dd4 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8000efc:	2000      	movs	r0, #0
 8000efe:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8000f00:	2001      	movs	r0, #1
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}  
 8000f02:	bd10      	pop	{r4, pc}

08000f04 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f04:	6a03      	ldr	r3, [r0, #32]
 8000f06:	f023 0310 	bic.w	r3, r3, #16
 8000f0a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000f0c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8000f0e:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000f10:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000f12:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000f14:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000f16:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000f1a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000f1e:	688d      	ldr	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8000f20:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000f24:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8000f28:	4d0e      	ldr	r5, [pc, #56]	; (8000f64 <TIM_OC2_SetConfig+0x60>)
 8000f2a:	42a8      	cmp	r0, r5
 8000f2c:	d009      	beq.n	8000f42 <TIM_OC2_SetConfig+0x3e>
 8000f2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f32:	42a8      	cmp	r0, r5
 8000f34:	d005      	beq.n	8000f42 <TIM_OC2_SetConfig+0x3e>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000f36:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8000f38:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000f3a:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8000f3c:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000f3e:	6203      	str	r3, [r0, #32]
}
 8000f40:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000f42:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8000f44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000f48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000f4c:	694d      	ldr	r5, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000f4e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000f52:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000f56:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8000f58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000f5c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8000f60:	e7e9      	b.n	8000f36 <TIM_OC2_SetConfig+0x32>
 8000f62:	bf00      	nop
 8000f64:	40010000 	.word	0x40010000

08000f68 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8000f68:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8000f6a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000f6e:	2b01      	cmp	r3, #1
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8000f70:	4604      	mov	r4, r0
 8000f72:	460d      	mov	r5, r1
 8000f74:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8000f78:	d058      	beq.n	800102c <HAL_TIM_PWM_ConfigChannel+0xc4>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8000f80:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
    
  switch (Channel)
 8000f84:	2a0c      	cmp	r2, #12
 8000f86:	d84b      	bhi.n	8001020 <HAL_TIM_PWM_ConfigChannel+0xb8>
 8000f88:	e8df f002 	tbb	[pc, r2]
 8000f8c:	4a4a4a07 	.word	0x4a4a4a07
 8000f90:	4a4a4a17 	.word	0x4a4a4a17
 8000f94:	4a4a4a29 	.word	0x4a4a4a29
 8000f98:	39          	.byte	0x39
 8000f99:	00          	.byte	0x00
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000f9a:	6820      	ldr	r0, [r4, #0]
 8000f9c:	f7ff fdda 	bl	8000b54 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000fa0:	6823      	ldr	r3, [r4, #0]
 8000fa2:	699a      	ldr	r2, [r3, #24]
 8000fa4:	f042 0208 	orr.w	r2, r2, #8
 8000fa8:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000faa:	699a      	ldr	r2, [r3, #24]
 8000fac:	f022 0204 	bic.w	r2, r2, #4
 8000fb0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000fb2:	6999      	ldr	r1, [r3, #24]
 8000fb4:	692a      	ldr	r2, [r5, #16]
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	e00f      	b.n	8000fda <HAL_TIM_PWM_ConfigChannel+0x72>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000fba:	6820      	ldr	r0, [r4, #0]
 8000fbc:	f7ff ffa2 	bl	8000f04 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000fc0:	6823      	ldr	r3, [r4, #0]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000fc2:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000fc4:	699a      	ldr	r2, [r3, #24]
 8000fc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fca:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000fcc:	699a      	ldr	r2, [r3, #24]
 8000fce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000fd4:	699a      	ldr	r2, [r3, #24]
 8000fd6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000fda:	619a      	str	r2, [r3, #24]
    }
    break;
 8000fdc:	e020      	b.n	8001020 <HAL_TIM_PWM_ConfigChannel+0xb8>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000fde:	6820      	ldr	r0, [r4, #0]
 8000fe0:	f7ff fde4 	bl	8000bac <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000fe4:	6823      	ldr	r3, [r4, #0]
 8000fe6:	69da      	ldr	r2, [r3, #28]
 8000fe8:	f042 0208 	orr.w	r2, r2, #8
 8000fec:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000fee:	69da      	ldr	r2, [r3, #28]
 8000ff0:	f022 0204 	bic.w	r2, r2, #4
 8000ff4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8000ff6:	69d9      	ldr	r1, [r3, #28]
 8000ff8:	692a      	ldr	r2, [r5, #16]
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	e00f      	b.n	800101e <HAL_TIM_PWM_ConfigChannel+0xb6>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000ffe:	6820      	ldr	r0, [r4, #0]
 8001000:	f7ff fe04 	bl	8000c0c <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001004:	6823      	ldr	r3, [r4, #0]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001006:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001008:	69da      	ldr	r2, [r3, #28]
 800100a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800100e:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001010:	69da      	ldr	r2, [r3, #28]
 8001012:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001016:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001018:	69da      	ldr	r2, [r3, #28]
 800101a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800101e:	61da      	str	r2, [r3, #28]
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8001020:	2301      	movs	r3, #1
    
  __HAL_UNLOCK(htim);
 8001022:	2000      	movs	r0, #0
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8001024:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8001028:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 800102c:	bd38      	pop	{r3, r4, r5, pc}

0800102e <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800102e:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001030:	2301      	movs	r3, #1
 8001032:	6a04      	ldr	r4, [r0, #32]
 8001034:	408b      	lsls	r3, r1
 8001036:	ea24 0303 	bic.w	r3, r4, r3
 800103a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800103c:	6a03      	ldr	r3, [r0, #32]
 800103e:	408a      	lsls	r2, r1
 8001040:	ea42 0103 	orr.w	r1, r2, r3
 8001044:	6201      	str	r1, [r0, #32]
 8001046:	bd10      	pop	{r4, pc}

08001048 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001048:	b510      	push	{r4, lr}
 800104a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800104c:	2201      	movs	r2, #1
 800104e:	6800      	ldr	r0, [r0, #0]
 8001050:	f7ff ffed 	bl	800102e <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001054:	6823      	ldr	r3, [r4, #0]
 8001056:	4a08      	ldr	r2, [pc, #32]	; (8001078 <HAL_TIM_PWM_Start+0x30>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d003      	beq.n	8001064 <HAL_TIM_PWM_Start+0x1c>
 800105c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001060:	4293      	cmp	r3, r2
 8001062:	d103      	bne.n	800106c <HAL_TIM_PWM_Start+0x24>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001064:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001066:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800106a:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	f042 0201 	orr.w	r2, r2, #1
 8001072:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
} 
 8001074:	2000      	movs	r0, #0
 8001076:	bd10      	pop	{r4, pc}
 8001078:	40010000 	.word	0x40010000

0800107c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800107c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001080:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001082:	b510      	push	{r4, lr}
 8001084:	f04f 0302 	mov.w	r3, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001088:	d018      	beq.n	80010bc <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800108a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800108e:	6803      	ldr	r3, [r0, #0]
 8001090:	685a      	ldr	r2, [r3, #4]
 8001092:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001096:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001098:	685c      	ldr	r4, [r3, #4]
 800109a:	680a      	ldr	r2, [r1, #0]
 800109c:	4322      	orrs	r2, r4
 800109e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010a6:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80010a8:	689c      	ldr	r4, [r3, #8]
 80010aa:	684a      	ldr	r2, [r1, #4]
 80010ac:	4322      	orrs	r2, r4
 80010ae:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80010b0:	2301      	movs	r3, #1
 80010b2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80010b6:	2300      	movs	r3, #0
 80010b8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80010bc:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 80010be:	bd10      	pop	{r4, pc}

080010c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
  
  /* Process Locked */
  __HAL_LOCK(htim);
 80010c0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80010c4:	2b01      	cmp	r3, #1
  *         contains the BDTR Register configuration  information for the TIM peripheral. 
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, 
                                              TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 80010c6:	b510      	push	{r4, lr}
 80010c8:	f04f 0302 	mov.w	r3, #2
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
  
  /* Process Locked */
  __HAL_LOCK(htim);
 80010cc:	d016      	beq.n	80010fc <HAL_TIMEx_ConfigBreakDeadTime+0x3c>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80010ce:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  | 
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
                                   sBreakDeadTimeConfig->LockLevel        |
                                   sBreakDeadTimeConfig->DeadTime         |
                                   sBreakDeadTimeConfig->BreakState       |
                                   sBreakDeadTimeConfig->BreakPolarity    |
 80010d2:	e891 000c 	ldmia.w	r1, {r2, r3}
 80010d6:	431a      	orrs	r2, r3
 80010d8:	688b      	ldr	r3, [r1, #8]
  
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  | 
 80010da:	6804      	ldr	r4, [r0, #0]
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
                                   sBreakDeadTimeConfig->LockLevel        |
                                   sBreakDeadTimeConfig->DeadTime         |
                                   sBreakDeadTimeConfig->BreakState       |
                                   sBreakDeadTimeConfig->BreakPolarity    |
 80010dc:	431a      	orrs	r2, r3
 80010de:	68cb      	ldr	r3, [r1, #12]
 80010e0:	431a      	orrs	r2, r3
 80010e2:	690b      	ldr	r3, [r1, #16]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	694b      	ldr	r3, [r1, #20]
 80010e8:	431a      	orrs	r2, r3
 80010ea:	698b      	ldr	r3, [r1, #24]
 80010ec:	4313      	orrs	r3, r2
  
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  | 
 80010ee:	6463      	str	r3, [r4, #68]	; 0x44
                                   sBreakDeadTimeConfig->BreakState       |
                                   sBreakDeadTimeConfig->BreakPolarity    |
                                   sBreakDeadTimeConfig->AutomaticOutput;
  
                                   
  htim->State = HAL_TIM_STATE_READY;                                 
 80010f0:	2301      	movs	r3, #1
 80010f2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80010f6:	2300      	movs	r3, #0
 80010f8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
  
  /* Process Locked */
  __HAL_LOCK(htim);
 80010fc:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;                                 
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 80010fe:	bd10      	pop	{r4, pc}

08001100 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001104:	6807      	ldr	r7, [r0, #0]
 8001106:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001108:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800110a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800110e:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001110:	68a1      	ldr	r1, [r4, #8]
 8001112:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001114:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001116:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001118:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800111a:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800111c:	4311      	orrs	r1, r2
 800111e:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001120:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001124:	430a      	orrs	r2, r1
 8001126:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001128:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800112c:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800112e:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001130:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001132:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001136:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001138:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800113c:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	4b7c      	ldr	r3, [pc, #496]	; (8001334 <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001144:	d17c      	bne.n	8001240 <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001146:	429f      	cmp	r7, r3
 8001148:	d003      	beq.n	8001152 <UART_SetConfig+0x52>
 800114a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800114e:	429f      	cmp	r7, r3
 8001150:	d131      	bne.n	80011b6 <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001152:	f7ff fafd 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 8001156:	6863      	ldr	r3, [r4, #4]
 8001158:	2519      	movs	r5, #25
 800115a:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800115e:	4368      	muls	r0, r5
 8001160:	fbb0 f8f8 	udiv	r8, r0, r8
 8001164:	f7ff faf4 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 8001168:	6866      	ldr	r6, [r4, #4]
 800116a:	4368      	muls	r0, r5
 800116c:	0076      	lsls	r6, r6, #1
 800116e:	fbb0 f6f6 	udiv	r6, r0, r6
 8001172:	f7ff faed 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 8001176:	6863      	ldr	r3, [r4, #4]
 8001178:	f04f 0964 	mov.w	r9, #100	; 0x64
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	4368      	muls	r0, r5
 8001180:	fbb0 f0f3 	udiv	r0, r0, r3
 8001184:	fbb0 f0f9 	udiv	r0, r0, r9
 8001188:	fb09 6610 	mls	r6, r9, r0, r6
 800118c:	f7ff fae0 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 8001190:	fbb8 f8f9 	udiv	r8, r8, r9
 8001194:	6861      	ldr	r1, [r4, #4]
 8001196:	00f6      	lsls	r6, r6, #3
 8001198:	3632      	adds	r6, #50	; 0x32
 800119a:	fbb6 f6f9 	udiv	r6, r6, r9
 800119e:	0076      	lsls	r6, r6, #1
 80011a0:	4368      	muls	r0, r5
 80011a2:	0049      	lsls	r1, r1, #1
 80011a4:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80011a8:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 80011ac:	fbb0 faf1 	udiv	sl, r0, r1
 80011b0:	f7ff face 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 80011b4:	e030      	b.n	8001218 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011b6:	f7ff fab3 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80011ba:	6863      	ldr	r3, [r4, #4]
 80011bc:	2519      	movs	r5, #25
 80011be:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80011c2:	4368      	muls	r0, r5
 80011c4:	fbb0 f8f8 	udiv	r8, r0, r8
 80011c8:	f7ff faaa 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80011cc:	6866      	ldr	r6, [r4, #4]
 80011ce:	4368      	muls	r0, r5
 80011d0:	0076      	lsls	r6, r6, #1
 80011d2:	fbb0 f6f6 	udiv	r6, r0, r6
 80011d6:	f7ff faa3 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80011da:	6863      	ldr	r3, [r4, #4]
 80011dc:	f04f 0964 	mov.w	r9, #100	; 0x64
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4368      	muls	r0, r5
 80011e4:	fbb0 f0f3 	udiv	r0, r0, r3
 80011e8:	fbb0 f0f9 	udiv	r0, r0, r9
 80011ec:	fb09 6610 	mls	r6, r9, r0, r6
 80011f0:	f7ff fa96 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80011f4:	fbb8 f8f9 	udiv	r8, r8, r9
 80011f8:	00f6      	lsls	r6, r6, #3
 80011fa:	6861      	ldr	r1, [r4, #4]
 80011fc:	3632      	adds	r6, #50	; 0x32
 80011fe:	fbb6 f6f9 	udiv	r6, r6, r9
 8001202:	0076      	lsls	r6, r6, #1
 8001204:	4368      	muls	r0, r5
 8001206:	0049      	lsls	r1, r1, #1
 8001208:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800120c:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001210:	fbb0 faf1 	udiv	sl, r0, r1
 8001214:	f7ff fa84 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 8001218:	4345      	muls	r5, r0
 800121a:	6860      	ldr	r0, [r4, #4]
 800121c:	0040      	lsls	r0, r0, #1
 800121e:	fbb5 f0f0 	udiv	r0, r5, r0
 8001222:	fbb0 f0f9 	udiv	r0, r0, r9
 8001226:	fb09 a210 	mls	r2, r9, r0, sl
 800122a:	00d2      	lsls	r2, r2, #3
 800122c:	3232      	adds	r2, #50	; 0x32
 800122e:	fbb2 f3f9 	udiv	r3, r2, r9
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	4443      	add	r3, r8
 8001238:	441e      	add	r6, r3
 800123a:	60be      	str	r6, [r7, #8]
 800123c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001240:	429f      	cmp	r7, r3
 8001242:	d002      	beq.n	800124a <UART_SetConfig+0x14a>
 8001244:	4b3c      	ldr	r3, [pc, #240]	; (8001338 <UART_SetConfig+0x238>)
 8001246:	429f      	cmp	r7, r3
 8001248:	d130      	bne.n	80012ac <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800124a:	f7ff fa81 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 800124e:	6863      	ldr	r3, [r4, #4]
 8001250:	2519      	movs	r5, #25
 8001252:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001256:	4368      	muls	r0, r5
 8001258:	fbb0 f8f8 	udiv	r8, r0, r8
 800125c:	f7ff fa78 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 8001260:	6866      	ldr	r6, [r4, #4]
 8001262:	4368      	muls	r0, r5
 8001264:	00b6      	lsls	r6, r6, #2
 8001266:	fbb0 f6f6 	udiv	r6, r0, r6
 800126a:	f7ff fa71 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 800126e:	6863      	ldr	r3, [r4, #4]
 8001270:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4368      	muls	r0, r5
 8001278:	fbb0 f0f3 	udiv	r0, r0, r3
 800127c:	fbb0 f0f9 	udiv	r0, r0, r9
 8001280:	fb09 6610 	mls	r6, r9, r0, r6
 8001284:	f7ff fa64 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 8001288:	fbb8 f8f9 	udiv	r8, r8, r9
 800128c:	6861      	ldr	r1, [r4, #4]
 800128e:	0136      	lsls	r6, r6, #4
 8001290:	4368      	muls	r0, r5
 8001292:	0089      	lsls	r1, r1, #2
 8001294:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001298:	3632      	adds	r6, #50	; 0x32
 800129a:	fbb0 faf1 	udiv	sl, r0, r1
 800129e:	fbb6 f6f9 	udiv	r6, r6, r9
 80012a2:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 80012a6:	f7ff fa53 	bl	8000750 <HAL_RCC_GetPCLK2Freq>
 80012aa:	e02f      	b.n	800130c <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012ac:	f7ff fa38 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80012b0:	6863      	ldr	r3, [r4, #4]
 80012b2:	2519      	movs	r5, #25
 80012b4:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80012b8:	4368      	muls	r0, r5
 80012ba:	fbb0 f8f8 	udiv	r8, r0, r8
 80012be:	f7ff fa2f 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80012c2:	6866      	ldr	r6, [r4, #4]
 80012c4:	4368      	muls	r0, r5
 80012c6:	00b6      	lsls	r6, r6, #2
 80012c8:	fbb0 f6f6 	udiv	r6, r0, r6
 80012cc:	f7ff fa28 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80012d0:	6863      	ldr	r3, [r4, #4]
 80012d2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	4368      	muls	r0, r5
 80012da:	fbb0 f0f3 	udiv	r0, r0, r3
 80012de:	fbb0 f0f9 	udiv	r0, r0, r9
 80012e2:	fb09 6610 	mls	r6, r9, r0, r6
 80012e6:	f7ff fa1b 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 80012ea:	fbb8 f8f9 	udiv	r8, r8, r9
 80012ee:	6861      	ldr	r1, [r4, #4]
 80012f0:	0136      	lsls	r6, r6, #4
 80012f2:	3632      	adds	r6, #50	; 0x32
 80012f4:	4368      	muls	r0, r5
 80012f6:	fbb6 f6f9 	udiv	r6, r6, r9
 80012fa:	0089      	lsls	r1, r1, #2
 80012fc:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001300:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001304:	fbb0 faf1 	udiv	sl, r0, r1
 8001308:	f7ff fa0a 	bl	8000720 <HAL_RCC_GetPCLK1Freq>
 800130c:	4345      	muls	r5, r0
 800130e:	6860      	ldr	r0, [r4, #4]
 8001310:	0080      	lsls	r0, r0, #2
 8001312:	fbb5 f0f0 	udiv	r0, r5, r0
 8001316:	fbb0 f0f9 	udiv	r0, r0, r9
 800131a:	fb09 a210 	mls	r2, r9, r0, sl
 800131e:	0112      	lsls	r2, r2, #4
 8001320:	3232      	adds	r2, #50	; 0x32
 8001322:	fbb2 f3f9 	udiv	r3, r2, r9
 8001326:	f003 030f 	and.w	r3, r3, #15
 800132a:	4433      	add	r3, r6
 800132c:	4443      	add	r3, r8
 800132e:	60bb      	str	r3, [r7, #8]
 8001330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001334:	40011000 	.word	0x40011000
 8001338:	40011400 	.word	0x40011400

0800133c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800133c:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 800133e:	4604      	mov	r4, r0
 8001340:	b340      	cbz	r0, 8001394 <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001342:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001346:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800134a:	b91b      	cbnz	r3, 8001354 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800134c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001350:	f000 f98a 	bl	8001668 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001354:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001356:	2324      	movs	r3, #36	; 0x24
 8001358:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800135c:	68d3      	ldr	r3, [r2, #12]
 800135e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001362:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001364:	4620      	mov	r0, r4
 8001366:	f7ff fecb 	bl	8001100 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800136a:	6823      	ldr	r3, [r4, #0]
 800136c:	691a      	ldr	r2, [r3, #16]
 800136e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001372:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001374:	695a      	ldr	r2, [r3, #20]
 8001376:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800137a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800137c:	68da      	ldr	r2, [r3, #12]
 800137e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001382:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001384:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001386:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001388:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800138a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800138e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 8001392:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8001394:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8001396:	bd10      	pop	{r4, pc}

08001398 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001398:	b084      	sub	sp, #16

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800139a:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <MX_GPIO_Init+0x48>)
 800139c:	2200      	movs	r2, #0
 800139e:	9201      	str	r2, [sp, #4]
 80013a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013a2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 80013a6:	6319      	str	r1, [r3, #48]	; 0x30
 80013a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013aa:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80013ae:	9101      	str	r1, [sp, #4]
 80013b0:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013b2:	9202      	str	r2, [sp, #8]
 80013b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013b6:	f041 0110 	orr.w	r1, r1, #16
 80013ba:	6319      	str	r1, [r3, #48]	; 0x30
 80013bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013be:	f001 0110 	and.w	r1, r1, #16
 80013c2:	9102      	str	r1, [sp, #8]
 80013c4:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	9203      	str	r2, [sp, #12]
 80013c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013ca:	f042 0201 	orr.w	r2, r2, #1
 80013ce:	631a      	str	r2, [r3, #48]	; 0x30
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	9303      	str	r3, [sp, #12]
 80013d8:	9b03      	ldr	r3, [sp, #12]

}
 80013da:	b004      	add	sp, #16
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800

080013e4 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80013e4:	b510      	push	{r4, lr}
 80013e6:	b094      	sub	sp, #80	; 0x50

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80013e8:	2200      	movs	r2, #0
 80013ea:	4b20      	ldr	r3, [pc, #128]	; (800146c <SystemClock_Config+0x88>)
 80013ec:	9200      	str	r2, [sp, #0]
 80013ee:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80013f0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80013f4:	6419      	str	r1, [r3, #64]	; 0x40
 80013f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013f8:	491d      	ldr	r1, [pc, #116]	; (8001470 <SystemClock_Config+0x8c>)
{

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001402:	9201      	str	r2, [sp, #4]
 8001404:	680b      	ldr	r3, [r1, #0]
 8001406:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800140a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800140e:	600b      	str	r3, [r1, #0]
 8001410:	680b      	ldr	r3, [r1, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001412:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001414:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001418:	9301      	str	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800141a:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141c:	a807      	add	r0, sp, #28
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800141e:	9b01      	ldr	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001420:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001422:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001424:	f7ff f9ac 	bl	8000780 <HAL_RCC_OscConfig>
 8001428:	4601      	mov	r1, r0
 800142a:	b100      	cbz	r0, 800142e <SystemClock_Config+0x4a>
 800142c:	e7fe      	b.n	800142c <SystemClock_Config+0x48>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142e:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001430:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001432:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001434:	9006      	str	r0, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001436:	a802      	add	r0, sp, #8
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001438:	9403      	str	r4, [sp, #12]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800143a:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800143c:	f7ff f8b6 	bl	80005ac <HAL_RCC_ClockConfig>
 8001440:	4604      	mov	r4, r0
 8001442:	b100      	cbz	r0, 8001446 <SystemClock_Config+0x62>
 8001444:	e7fe      	b.n	8001444 <SystemClock_Config+0x60>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001446:	f7ff f965 	bl	8000714 <HAL_RCC_GetHCLKFreq>
 800144a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800144e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001452:	f7fe ffa9 	bl	80003a8 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001456:	2004      	movs	r0, #4
 8001458:	f7fe ffbc 	bl	80003d4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800145c:	4622      	mov	r2, r4
 800145e:	4621      	mov	r1, r4
 8001460:	f04f 30ff 	mov.w	r0, #4294967295
 8001464:	f7fe ff6c 	bl	8000340 <HAL_NVIC_SetPriority>
}
 8001468:	b014      	add	sp, #80	; 0x50
 800146a:	bd10      	pop	{r4, pc}
 800146c:	40023800 	.word	0x40023800
 8001470:	40007000 	.word	0x40007000

08001474 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 8001474:	b508      	push	{r3, lr}
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001476:	f7fe ff29 	bl	80002cc <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 800147a:	f7ff ffb3 	bl	80013e4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147e:	f7ff ff8b 	bl	8001398 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001482:	f000 f87b 	bl	800157c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001486:	f000 f8d3 	bl	8001630 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 800148a:	2104      	movs	r1, #4
 800148c:	4801      	ldr	r0, [pc, #4]	; (8001494 <main+0x20>)
 800148e:	f7ff fddb 	bl	8001048 <HAL_TIM_PWM_Start>
 8001492:	e7fe      	b.n	8001492 <main+0x1e>
 8001494:	20000024 	.word	0x20000024

08001498 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8001498:	e7fe      	b.n	8001498 <Error_Handler>

0800149a <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800149a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149c:	2003      	movs	r0, #3
 800149e:	f7fe ff3d 	bl	800031c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	4611      	mov	r1, r2
 80014a6:	f06f 000b 	mvn.w	r0, #11
 80014aa:	f7fe ff49 	bl	8000340 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	4611      	mov	r1, r2
 80014b2:	f06f 000a 	mvn.w	r0, #10
 80014b6:	f7fe ff43 	bl	8000340 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80014ba:	2200      	movs	r2, #0
 80014bc:	4611      	mov	r1, r2
 80014be:	f06f 0009 	mvn.w	r0, #9
 80014c2:	f7fe ff3d 	bl	8000340 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	4611      	mov	r1, r2
 80014ca:	f06f 0004 	mvn.w	r0, #4
 80014ce:	f7fe ff37 	bl	8000340 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	4611      	mov	r1, r2
 80014d6:	f06f 0003 	mvn.w	r0, #3
 80014da:	f7fe ff31 	bl	8000340 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80014de:	2200      	movs	r2, #0
 80014e0:	4611      	mov	r1, r2
 80014e2:	f06f 0001 	mvn.w	r0, #1
 80014e6:	f7fe ff2b 	bl	8000340 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	4611      	mov	r1, r2
 80014ee:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80014f6:	f7fe bf23 	b.w	8000340 <HAL_NVIC_SetPriority>

080014fa <NMI_Handler>:
 80014fa:	4770      	bx	lr

080014fc <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80014fc:	e7fe      	b.n	80014fc <HardFault_Handler>

080014fe <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80014fe:	e7fe      	b.n	80014fe <MemManage_Handler>

08001500 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001500:	e7fe      	b.n	8001500 <BusFault_Handler>

08001502 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001502:	e7fe      	b.n	8001502 <UsageFault_Handler>

08001504 <SVC_Handler>:
 8001504:	4770      	bx	lr

08001506 <DebugMon_Handler>:
 8001506:	4770      	bx	lr

08001508 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001508:	4770      	bx	lr

0800150a <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800150a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800150c:	f7fe fef8 	bl	8000300 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001510:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8001514:	f7fe bf6b 	b.w	80003ee <HAL_SYSTICK_IRQHandler>

08001518 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8001518:	6802      	ldr	r2, [r0, #0]
 800151a:	4b09      	ldr	r3, [pc, #36]	; (8001540 <HAL_TIM_Base_MspInit+0x28>)
 800151c:	429a      	cmp	r2, r3
  HAL_TIM_MspPostInit(&htim1);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800151e:	b082      	sub	sp, #8

  if(tim_baseHandle->Instance==TIM1)
 8001520:	d10b      	bne.n	800153a <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <HAL_TIM_Base_MspInit+0x2c>)
 8001528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800152a:	f042 0201 	orr.w	r2, r2, #1
 800152e:	645a      	str	r2, [r3, #68]	; 0x44
 8001530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	9301      	str	r3, [sp, #4]
 8001538:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800153a:	b002      	add	sp, #8
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40010000 	.word	0x40010000
 8001544:	40023800 	.word	0x40023800

08001548 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001548:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 800154a:	6802      	ldr	r2, [r0, #0]
 800154c:	4b09      	ldr	r3, [pc, #36]	; (8001574 <HAL_TIM_MspPostInit+0x2c>)
 800154e:	429a      	cmp	r2, r3
 8001550:	d10d      	bne.n	800156e <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM1_MspPostInit 0 */
  
    /**TIM1 GPIO Configuration    
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001552:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001556:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001558:	2302      	movs	r3, #2
 800155a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001560:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001562:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001564:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001566:	4804      	ldr	r0, [pc, #16]	; (8001578 <HAL_TIM_MspPostInit+0x30>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001568:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800156a:	f7fe ff45 	bl	80003f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800156e:	b007      	add	sp, #28
 8001570:	f85d fb04 	ldr.w	pc, [sp], #4
 8001574:	40010000 	.word	0x40010000
 8001578:	40021000 	.word	0x40021000

0800157c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800157c:	b510      	push	{r4, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim1.Instance = TIM1;
 800157e:	482a      	ldr	r0, [pc, #168]	; (8001628 <MX_TIM1_Init+0xac>)
  htim1.Init.Prescaler = 200;
 8001580:	4a2a      	ldr	r2, [pc, #168]	; (800162c <MX_TIM1_Init+0xb0>)
 8001582:	23c8      	movs	r3, #200	; 0xc8
 8001584:	e880 000c 	stmia.w	r0, {r2, r3}

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001588:	b094      	sub	sp, #80	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 200;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158a:	2300      	movs	r3, #0
  htim1.Init.Period = 500;
 800158c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 200;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001590:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 500;
 8001592:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001594:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001596:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001598:	f7ff fc80 	bl	8000e9c <HAL_TIM_Base_Init>
 800159c:	b108      	cbz	r0, 80015a2 <MX_TIM1_Init+0x26>
  {
    Error_Handler();
 800159e:	f7ff ff7b 	bl	8001498 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a2:	a914      	add	r1, sp, #80	; 0x50
 80015a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015a8:	f841 3d48 	str.w	r3, [r1, #-72]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015ac:	481e      	ldr	r0, [pc, #120]	; (8001628 <MX_TIM1_Init+0xac>)
 80015ae:	f7ff fb56 	bl	8000c5e <HAL_TIM_ConfigClockSource>
 80015b2:	b108      	cbz	r0, 80015b8 <MX_TIM1_Init+0x3c>
  {
    Error_Handler();
 80015b4:	f7ff ff70 	bl	8001498 <Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015b8:	481b      	ldr	r0, [pc, #108]	; (8001628 <MX_TIM1_Init+0xac>)
 80015ba:	f7ff fc89 	bl	8000ed0 <HAL_TIM_PWM_Init>
 80015be:	b108      	cbz	r0, 80015c4 <MX_TIM1_Init+0x48>
  {
    Error_Handler();
 80015c0:	f7ff ff6a 	bl	8001498 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c4:	2400      	movs	r4, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015c6:	4669      	mov	r1, sp
 80015c8:	4817      	ldr	r0, [pc, #92]	; (8001628 <MX_TIM1_Init+0xac>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ca:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015cc:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015ce:	f7ff fd55 	bl	800107c <HAL_TIMEx_MasterConfigSynchronization>
 80015d2:	b108      	cbz	r0, 80015d8 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80015d4:	f7ff ff60 	bl	8001498 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015dc:	a906      	add	r1, sp, #24
 80015de:	4812      	ldr	r0, [pc, #72]	; (8001628 <MX_TIM1_Init+0xac>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015e0:	9406      	str	r4, [sp, #24]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015e2:	9407      	str	r4, [sp, #28]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015e4:	9408      	str	r4, [sp, #32]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015e6:	9409      	str	r4, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015e8:	940a      	str	r4, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015ea:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015ec:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015ee:	f7ff fd67 	bl	80010c0 <HAL_TIMEx_ConfigBreakDeadTime>
 80015f2:	b108      	cbz	r0, 80015f8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80015f4:	f7ff ff50 	bl	8001498 <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f8:	2360      	movs	r3, #96	; 0x60
 80015fa:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.Pulse = 100;
 80015fc:	2364      	movs	r3, #100	; 0x64
 80015fe:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001600:	2204      	movs	r2, #4
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 100;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001602:	2300      	movs	r3, #0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001604:	a90d      	add	r1, sp, #52	; 0x34
 8001606:	4808      	ldr	r0, [pc, #32]	; (8001628 <MX_TIM1_Init+0xac>)
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 100;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001608:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800160a:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800160c:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800160e:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001610:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001612:	f7ff fca9 	bl	8000f68 <HAL_TIM_PWM_ConfigChannel>
 8001616:	b108      	cbz	r0, 800161c <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8001618:	f7ff ff3e 	bl	8001498 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <MX_TIM1_Init+0xac>)
 800161e:	f7ff ff93 	bl	8001548 <HAL_TIM_MspPostInit>

}
 8001622:	b014      	add	sp, #80	; 0x50
 8001624:	bd10      	pop	{r4, pc}
 8001626:	bf00      	nop
 8001628:	20000024 	.word	0x20000024
 800162c:	40010000 	.word	0x40010000

08001630 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001630:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8001632:	480b      	ldr	r0, [pc, #44]	; (8001660 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8001634:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <MX_USART1_UART_Init+0x34>)
 8001636:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800163a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800163e:	220c      	movs	r2, #12
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001640:	2300      	movs	r3, #0
 8001642:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001644:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001646:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001648:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800164a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800164c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800164e:	f7ff fe75 	bl	800133c <HAL_UART_Init>
 8001652:	b118      	cbz	r0, 800165c <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001654:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
  {
    Error_Handler();
 8001658:	f7ff bf1e 	b.w	8001498 <Error_Handler>
 800165c:	bd08      	pop	{r3, pc}
 800165e:	bf00      	nop
 8001660:	20000060 	.word	0x20000060
 8001664:	40011000 	.word	0x40011000

08001668 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001668:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 800166a:	6802      	ldr	r2, [r0, #0]
 800166c:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <HAL_UART_MspInit+0x48>)
 800166e:	429a      	cmp	r2, r3
 8001670:	d11a      	bne.n	80016a8 <HAL_UART_MspInit+0x40>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <HAL_UART_MspInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	480f      	ldr	r0, [pc, #60]	; (80016b8 <HAL_UART_MspInit+0x50>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800167a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800167c:	f042 0210 	orr.w	r2, r2, #16
 8001680:	645a      	str	r2, [r3, #68]	; 0x44
 8001682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001684:	f003 0310 	and.w	r3, r3, #16
 8001688:	9300      	str	r3, [sp, #0]
 800168a:	9b00      	ldr	r3, [sp, #0]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800168c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001690:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001692:	2302      	movs	r3, #2
 8001694:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001696:	2301      	movs	r3, #1
 8001698:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800169a:	2303      	movs	r3, #3
 800169c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169e:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016a0:	2307      	movs	r3, #7
 80016a2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a4:	f7fe fea8 	bl	80003f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80016a8:	b007      	add	sp, #28
 80016aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80016ae:	bf00      	nop
 80016b0:	40011000 	.word	0x40011000
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40020000 	.word	0x40020000

080016bc <__libc_init_array>:
 80016bc:	b570      	push	{r4, r5, r6, lr}
 80016be:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <__libc_init_array+0x3c>)
 80016c0:	4c0e      	ldr	r4, [pc, #56]	; (80016fc <__libc_init_array+0x40>)
 80016c2:	1ae4      	subs	r4, r4, r3
 80016c4:	10a4      	asrs	r4, r4, #2
 80016c6:	2500      	movs	r5, #0
 80016c8:	461e      	mov	r6, r3
 80016ca:	42a5      	cmp	r5, r4
 80016cc:	d004      	beq.n	80016d8 <__libc_init_array+0x1c>
 80016ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016d2:	4798      	blx	r3
 80016d4:	3501      	adds	r5, #1
 80016d6:	e7f8      	b.n	80016ca <__libc_init_array+0xe>
 80016d8:	f000 f816 	bl	8001708 <_init>
 80016dc:	4c08      	ldr	r4, [pc, #32]	; (8001700 <__libc_init_array+0x44>)
 80016de:	4b09      	ldr	r3, [pc, #36]	; (8001704 <__libc_init_array+0x48>)
 80016e0:	1ae4      	subs	r4, r4, r3
 80016e2:	10a4      	asrs	r4, r4, #2
 80016e4:	2500      	movs	r5, #0
 80016e6:	461e      	mov	r6, r3
 80016e8:	42a5      	cmp	r5, r4
 80016ea:	d004      	beq.n	80016f6 <__libc_init_array+0x3a>
 80016ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016f0:	4798      	blx	r3
 80016f2:	3501      	adds	r5, #1
 80016f4:	e7f8      	b.n	80016e8 <__libc_init_array+0x2c>
 80016f6:	bd70      	pop	{r4, r5, r6, pc}
 80016f8:	08001730 	.word	0x08001730
 80016fc:	08001730 	.word	0x08001730
 8001700:	08001734 	.word	0x08001734
 8001704:	08001730 	.word	0x08001730

08001708 <_init>:
 8001708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800170a:	bf00      	nop
 800170c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800170e:	bc08      	pop	{r3}
 8001710:	469e      	mov	lr, r3
 8001712:	4770      	bx	lr

08001714 <_fini>:
 8001714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001716:	bf00      	nop
 8001718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800171a:	bc08      	pop	{r3}
 800171c:	469e      	mov	lr, r3
 800171e:	4770      	bx	lr
