// Seed: 102764826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout logic [7:0] id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire _id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output supply0 id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_22,
      id_15,
      id_4,
      id_15
  );
  output wire id_1;
  assign id_7 = id_18 >> id_12;
  wire id_23;
  assign id_17[id_12] = id_18;
  logic id_24 = id_18;
endmodule
