Info: Starting: Create testbench Qsys system
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys.ipx
Info: ip-generate --project-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/ --output-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/ --report-file=sopcinfo:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.sopcinfo --report-file=html:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.qsys
Progress: Loading Bai3/nios_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding led0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led0
Progress: Adding led1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led1
Progress: Adding led2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led2
Progress: Adding led3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led3
Progress: Adding led4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led4
Progress: Adding led5 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led5
Progress: Adding led6 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led6
Progress: Adding led7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led7
Progress: Adding led8 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led8
Progress: Adding led9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led9
Progress: Adding led10 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led10
Progress: Adding led11 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led11
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0.11 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0.13 seconds
Info: C:/Users/Yuusei/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0.00 seconds
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys.ipx
Progress: Loading Bai3/nios_sys.qsys
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/* matched 10 files in 0.00 seconds
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/ip/**/* matched 0 files in 0.00 seconds
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/*/* matched 5 files in 0.00 seconds
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys.ipx described 0 plugins, 3 paths, in 0.02 seconds
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/* matched 1 files in 0.02 seconds
Info: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/*/* matched 0 files in 0.00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.03 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0.03 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.20 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.20 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: nios_sys
Info: TB_Gen: System design is: nios_sys
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property led11_external_connection EXPORT_OF
Info: get_instance_property led11 CLASS_NAME
Info: get_instance_assignment led11 testbench.partner.map.external_connection
Info: get_interface_property led10_external_connection EXPORT_OF
Info: get_instance_property led10 CLASS_NAME
Info: get_instance_assignment led10 testbench.partner.map.external_connection
Info: get_interface_property led9_external_connection EXPORT_OF
Info: get_instance_property led9 CLASS_NAME
Info: get_instance_assignment led9 testbench.partner.map.external_connection
Info: get_interface_property led8_external_connection EXPORT_OF
Info: get_instance_property led8 CLASS_NAME
Info: get_instance_assignment led8 testbench.partner.map.external_connection
Info: get_interface_property led7_external_connection EXPORT_OF
Info: get_instance_property led7 CLASS_NAME
Info: get_instance_assignment led7 testbench.partner.map.external_connection
Info: get_interface_property led6_external_connection EXPORT_OF
Info: get_instance_property led6 CLASS_NAME
Info: get_instance_assignment led6 testbench.partner.map.external_connection
Info: get_interface_property led5_external_connection EXPORT_OF
Info: get_instance_property led5 CLASS_NAME
Info: get_instance_assignment led5 testbench.partner.map.external_connection
Info: get_interface_property led4_external_connection EXPORT_OF
Info: get_instance_property led4 CLASS_NAME
Info: get_instance_assignment led4 testbench.partner.map.external_connection
Info: get_interface_property led3_external_connection EXPORT_OF
Info: get_instance_property led3 CLASS_NAME
Info: get_instance_assignment led3 testbench.partner.map.external_connection
Info: get_interface_property led2_external_connection EXPORT_OF
Info: get_instance_property led2 CLASS_NAME
Info: get_instance_assignment led2 testbench.partner.map.external_connection
Info: get_interface_property led1_external_connection EXPORT_OF
Info: get_instance_property led1 CLASS_NAME
Info: get_instance_assignment led1 testbench.partner.map.external_connection
Info: get_interface_property led0_external_connection EXPORT_OF
Info: get_instance_property led0 CLASS_NAME
Info: get_instance_assignment led0 testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : nios_sys_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : nios_sys_tb with clock and reset BFMs
Info: create_system nios_sys_tb
Info: add_instance nios_sys_inst nios_sys 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces nios_sys_inst
Info: get_instance_interface_property nios_sys_inst clk CLASS_NAME
Info: get_instance_interface_property nios_sys_inst reset CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led11_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led10_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led9_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led8_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led7_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led6_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led5_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led4_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led3_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led2_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led1_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst led0_external_connection CLASS_NAME
Info: get_instance_interface_property nios_sys_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property nios_sys_inst clk CLASS_NAME
Info: add_instance nios_sys_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property nios_sys_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_sys_inst clk clockRate
Info: set_instance_parameter_value nios_sys_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value nios_sys_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property nios_sys_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property nios_sys_inst clk CLASS_NAME
Info: get_instance_interfaces nios_sys_inst_clk_bfm
Info: get_instance_interface_property nios_sys_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_sys_inst_clk_bfm.clk nios_sys_inst.clk
Info: get_instance_interface_property nios_sys_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property nios_sys_inst reset CLASS_NAME
Info: add_instance nios_sys_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property nios_sys_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports nios_sys_inst reset
Info: get_instance_interface_port_property nios_sys_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value nios_sys_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value nios_sys_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property nios_sys_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces nios_sys_inst_reset_bfm
Info: get_instance_interface_property nios_sys_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_sys_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property nios_sys_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_sys_inst reset associatedClock
Info: get_instance_interfaces nios_sys_inst_clk_bfm
Info: get_instance_interface_property nios_sys_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: nios_sys_inst_reset_bfm is not associated to any clock; connecting nios_sys_inst_reset_bfm to 'nios_sys_inst_clk_bfm.clk'
Warning: TB_Gen: nios_sys_inst_reset_bfm is not associated to any clock; connecting nios_sys_inst_reset_bfm to 'nios_sys_inst_clk_bfm.clk'
Info: add_connection nios_sys_inst_clk_bfm.clk nios_sys_inst_reset_bfm.clk
Info: get_instance_interface_property nios_sys_inst reset CLASS_NAME
Info: get_instance_interfaces nios_sys_inst_reset_bfm
Info: get_instance_interface_property nios_sys_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property nios_sys_inst_reset_bfm clk CLASS_NAME
Info: add_connection nios_sys_inst_reset_bfm.reset nios_sys_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: nios_sys_tb.qsys
Info: TB_Gen: Saving testbench system: nios_sys_tb.qsys
Info: save_system nios_sys_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb.qsys
Info: Done
Info: ip-generate --project-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/ --output-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb.qsys --report-file=csv:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys_tb.csv --report-file=spd:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys_tb.spd
Progress: Loading testbench/nios_sys_tb.qsys
Progress: Reading input file
Progress: Adding nios_sys_inst [nios_sys 1.0]
Progress: Parameterizing module nios_sys_inst
Progress: Adding nios_sys_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module nios_sys_inst_clk_bfm
Progress: Adding nios_sys_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module nios_sys_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sys_tb.nios_sys_inst_clk_bfm: Elaborate: altera_clock_source
Info: nios_sys_tb.nios_sys_inst_clk_bfm:            $Revision: #1 $
Info: nios_sys_tb.nios_sys_inst_clk_bfm:            $Date: 2013/03/07 $
Info: nios_sys_tb.nios_sys_inst_reset_bfm: Elaborate: altera_reset_source
Info: nios_sys_tb.nios_sys_inst_reset_bfm:            $Revision: #1 $
Info: nios_sys_tb.nios_sys_inst_reset_bfm:            $Date: 2013/03/07 $
Info: nios_sys_tb.nios_sys_inst_reset_bfm: Reset is negatively asserted.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led11_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led10_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led9_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led8_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led7_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led6_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led5_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led4_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led3_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led2_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led1_external_connection must be exported, or connected to a matching conduit.
Warning: nios_sys_tb.nios_sys_inst: nios_sys_inst.led0_external_connection must be exported, or connected to a matching conduit.
Info: nios_sys_tb: Generating nios_sys_tb "nios_sys_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 3 connections
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 69 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 35 modules, 128 connections
Info: merlin_domain_transform: After transform: 70 modules, 315 connections
Info: merlin_router_transform: After transform: 88 modules, 374 connections
Info: merlin_traffic_limiter_transform: After transform: 89 modules, 379 connections
Info: reset_adaptation_transform: After transform: 91 modules, 357 connections
Info: merlin_network_to_switch_transform: After transform: 126 modules, 457 connections
Info: limiter_update_transform: After transform: 126 modules, 458 connections
Info: merlin_mm_transform: After transform: 126 modules, 458 connections
Info: merlin_interrupt_mapper_transform: After transform: 127 modules, 461 connections
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios_sys_inst: "nios_sys_tb" instantiated nios_sys "nios_sys_inst"
Info: nios_sys_inst_clk_bfm: "nios_sys_tb" instantiated altera_avalon_clock_source "nios_sys_inst_clk_bfm"
Info: nios_sys_inst_reset_bfm: "nios_sys_tb" instantiated altera_avalon_reset_source "nios_sys_inst_reset_bfm"
Info: Reusing file D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/verbosity_pkg.sv
Info: nios2_qsys_0: Starting RTL generation for module 'nios_sys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_sys_nios2_qsys_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0003_nios2_qsys_0_gen//nios_sys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0003_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2025.04.12 10:54:25 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2025.04.12 10:54:25 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2025.04.12 10:54:28 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2025.04.12 10:54:29 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2025.04.12 10:54:30 (*)   Creating 'C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0003_nios2_qsys_0_gen//nios_sys_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2025.04.12 10:54:30 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2025.04.12 10:54:32 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2025.04.12 10:54:33 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2025.04.12 10:54:40 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_sys_nios2_qsys_0'
Info: nios2_qsys_0: "nios_sys_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sys_onchip_memory2_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0004_onchip_memory2_0_gen//nios_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0004_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_sys_onchip_memory2_0'
Info: onchip_memory2_0: "nios_sys_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sys_jtag_uart_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0005_jtag_uart_0_gen//nios_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0005_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_sys_jtag_uart_0'
Info: jtag_uart_0: "nios_sys_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'nios_sys_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_sys_timer_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0006_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0006_timer_0_gen//nios_sys_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0006_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'nios_sys_timer_0'
Info: timer_0: "nios_sys_inst" instantiated altera_avalon_timer "timer_0"
Info: led0: Starting RTL generation for module 'nios_sys_led0'
Info: led0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_led0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0007_led0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0007_led0_gen//nios_sys_led0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0007_led0_gen/  ]
Info: led0: Done RTL generation for module 'nios_sys_led0'
Info: led0: "nios_sys_inst" instantiated altera_avalon_pio "led0"
Info: nios2_qsys_0_instruction_master_translator: "nios_sys_inst" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_sys_inst" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_sys_inst" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_sys_inst" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_sys_inst" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_sys_inst" instantiated altera_merlin_router "addr_router"
Info: id_router: "nios_sys_inst" instantiated altera_merlin_router "id_router"
Info: limiter: "nios_sys_inst" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios_sys_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_sys_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_sys_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_sys_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_sys_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "nios_sys_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/nios_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios_sys_inst" instantiated altera_irq_mapper "irq_mapper"
Info: nios_sys_tb: Done nios_sys_tb" with 24 modules, 191 files, 3662209 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys_tb.spd --output-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/
Info: Doing: ip-make-simscript --spd=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys_tb.spd --output-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/
Info: Generating the following file(s) for MODELSIM simulator in D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	23 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/ --output-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/ --report-file=bsf:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.qsys
Progress: Loading Bai3/nios_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding led0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led0
Progress: Adding led1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led1
Progress: Adding led2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led2
Progress: Adding led3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led3
Progress: Adding led4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led4
Progress: Adding led5 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led5
Progress: Adding led6 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led6
Progress: Adding led7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led7
Progress: Adding led8 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led8
Progress: Adding led9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led9
Progress: Adding led10 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led10
Progress: Adding led11 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led11
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/ --output-directory=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.sopcinfo --report-file=html:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.html --report-file=qip:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/synthesis/nios_sys.qip --report-file=cmp:D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys.qsys --language=VERILOG
Progress: Loading Bai3/nios_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding led0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led0
Progress: Adding led1 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led1
Progress: Adding led2 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led2
Progress: Adding led3 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led3
Progress: Adding led4 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led4
Progress: Adding led5 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led5
Progress: Adding led6 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led6
Progress: Adding led7 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led7
Progress: Adding led8 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led8
Progress: Adding led9 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led9
Progress: Adding led10 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led10
Progress: Adding led11 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led11
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_sys: Generating nios_sys "nios_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 69 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 35 modules, 128 connections
Info: merlin_domain_transform: After transform: 70 modules, 315 connections
Info: merlin_router_transform: After transform: 88 modules, 374 connections
Info: merlin_traffic_limiter_transform: After transform: 89 modules, 379 connections
Info: reset_adaptation_transform: After transform: 91 modules, 357 connections
Info: merlin_network_to_switch_transform: After transform: 126 modules, 457 connections
Info: limiter_update_transform: After transform: 126 modules, 458 connections
Info: merlin_mm_transform: After transform: 126 modules, 458 connections
Info: merlin_interrupt_mapper_transform: After transform: 127 modules, 461 connections
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_sys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_sys_nios2_qsys_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0023_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0023_nios2_qsys_0_gen//nios_sys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2025.04.12 10:54:49 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2025.04.12 10:54:49 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2025.04.12 10:54:50 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2025.04.12 10:54:51 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2025.04.12 10:54:52 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2025.04.12 10:54:55 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2025.04.12 10:54:55 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_sys_nios2_qsys_0'
Info: nios2_qsys_0: "nios_sys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sys_onchip_memory2_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0024_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0024_onchip_memory2_0_gen//nios_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_sys_onchip_memory2_0'
Info: onchip_memory2_0: "nios_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sys_jtag_uart_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0025_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0025_jtag_uart_0_gen//nios_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_sys_jtag_uart_0'
Info: jtag_uart_0: "nios_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'nios_sys_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_sys_timer_0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0026_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0026_timer_0_gen//nios_sys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_sys_timer_0'
Info: timer_0: "nios_sys" instantiated altera_avalon_timer "timer_0"
Info: led0: Starting RTL generation for module 'nios_sys_led0'
Info: led0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_led0 --dir=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0027_led0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Yuusei/AppData/Local/Temp/alt0190_3664333452051233791.dir/0027_led0_gen//nios_sys_led0_component_configuration.pl  --do_build_sim=0  ]
Info: led0: Done RTL generation for module 'nios_sys_led0'
Info: led0: "nios_sys" instantiated altera_avalon_pio "led0"
Info: nios2_qsys_0_instruction_master_translator: "nios_sys" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_sys" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_sys" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_sys" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_sys" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_sys" instantiated altera_merlin_router "addr_router"
Info: id_router: "nios_sys" instantiated altera_merlin_router "id_router"
Info: limiter: "nios_sys" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios_sys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_sys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_sys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_sys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_sys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "nios_sys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Soc/NIOS-II-Programming/Lab9/Bai3/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios_sys" instantiated altera_irq_mapper "irq_mapper"
Info: nios_sys: Done nios_sys" with 21 modules, 178 files, 3510166 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
