; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; REQUIRES: intel_feature_isa_amx_transpose2
; RUN: llc < %s -O0 -mtriple=x86_64-unknown-unknown -mattr=+amx-tile,+amx-transpose2 | FileCheck %s

; CHECK-LABEL: test_amx:
; CHECK:       # %bb.0:
; amx-transpose2
; CHECK:    t2transposew    %{{.*}}, (%{{.*}},%{{.*}}), %tmm2
; CHECK:    t2transposewt1  %{{.*}}, (%{{.*}},%{{.*}}), %tmm4
; CHECK:    t4rqntlvbz0 (%{{.*}},%{{.*}}), %tmm0
; CHECK:    t4rqntlvbz0t1 (%{{.*}},%{{.*}}), %tmm4
; CHECK:    t4rqntlvbz1 (%{{.*}},%{{.*}}), %tmm0
; CHECK:    t4rqntlvbz1t1 (%{{.*}},%{{.*}}), %tmm8
; CHECK:    t4rqntlvbz2 (%{{.*}},%{{.*}}), %tmm12
; CHECK:    t4rqntlvbz2t1 (%{{.*}},%{{.*}}), %tmm0
; CHECK:    t4rqntlvbz3 (%{{.*}},%{{.*}}), %tmm4
; CHECK:    t4rqntlvbz3t1 (%{{.*}},%{{.*}}), %tmm8


define void @test_amx(i64 %addr, i64 %addrx, i32 %rv32, i64 %stride, i64 %rvalue, i8* %addr1) {
call void @llvm.x86.t2transposew  (i8 3, i8* %addr1, i64 %stride, i64 %rvalue)
call void @llvm.x86.t2transposewt1(i8 4, i8* %addr1, i64 %stride, i64 %rvalue)
call void @llvm.x86.t4rqntlvbz0(i8 0, i8* %addr1, i64 %stride)
call void @llvm.x86.t4rqntlvbz0t1(i8 4, i8* %addr1, i64 %stride)
call void @llvm.x86.t4rqntlvbz1(i8 0, i8* %addr1, i64 %stride)
call void @llvm.x86.t4rqntlvbz1t1(i8 8, i8* %addr1, i64 %stride)
call void @llvm.x86.t4rqntlvbz2(i8 12, i8* %addr1, i64 %stride)
call void @llvm.x86.t4rqntlvbz2t1(i8 0, i8* %addr1, i64 %stride)
call void @llvm.x86.t4rqntlvbz3(i8 4, i8* %addr1, i64 %stride)
call void @llvm.x86.t4rqntlvbz3t1(i8 8, i8* %addr1, i64 %stride)

ret void
}
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; amx-transpose2
declare void @llvm.x86.t2transposew  (i8 %tile1, i8* %addr1, i64 %stride, i64 %rvalue)
declare void @llvm.x86.t2transposewt1(i8 %tile1, i8* %addr1, i64 %stride, i64 %rvalue)
declare void @llvm.x86.t4rqntlvbz0(i8 %tile1, i8* %addr1, i64 %stride)
declare void @llvm.x86.t4rqntlvbz0t1(i8 %tile1, i8* %addr1, i64 %stride)
declare void @llvm.x86.t4rqntlvbz1(i8 %tile1, i8* %addr1, i64 %stride)
declare void @llvm.x86.t4rqntlvbz1t1(i8 %tile1, i8* %addr1, i64 %stride)
declare void @llvm.x86.t4rqntlvbz2(i8 %tile1, i8* %addr1, i64 %stride)
declare void @llvm.x86.t4rqntlvbz2t1(i8 %tile1, i8* %addr1, i64 %stride)
declare void @llvm.x86.t4rqntlvbz3(i8 %tile1, i8* %addr1, i64 %stride)
declare void @llvm.x86.t4rqntlvbz3t1(i8 %tile1, i8* %addr1, i64 %stride)
