

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Sat Jun 20 14:08:27 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.719|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  321106|  321106|  321106|  321106|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer1_label181         |    1568|    1568|         1|          -|          -|  1568|    no    |
        |- Loop 2                       |  319536|  319536|     19971|          -|          -|    16|    no    |
        | + conv_layer2_label8          |   19968|   19968|      1536|          -|          -|    13|    no    |
        |  ++ conv_layer2_label2        |    1534|    1534|       118|          -|          -|    13|    no    |
        |   +++ conv_layer2_label9      |     108|     108|        54|          -|          -|     2|    no    |
        |    ++++ conv_layer2_label7    |      52|      52|        26|          -|          -|     2|    no    |
        |     +++++ conv_layer2_label6  |      24|      24|         3|          -|          -|     8|    no    |
        +-------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond7)
	3  / (exitcond7)
3 --> 
	4  / (!exitcond8)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond9)
	3  / (exitcond9)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	12  / (exitcond2)
	8  / (!exitcond2)
8 --> 
	9  / (!exitcond3)
	7  / (exitcond3)
9 --> 
	10  / (!exitcond)
	8  / (exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %conv2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 20 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 21 'specinterface' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%conv_buff_V = alloca [1568 x i16], align 2" [lenet_hls/conv_layers.cpp:232]   --->   Operation 22 'alloca' 'conv_buff_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1568> <RAM>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader267" [lenet_hls/conv_layers.cpp:235]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%k = phi i11 [ %k_3, %0 ], [ 0, %_ZN8ap_fixedILi16ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 24 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%exitcond7 = icmp eq i11 %k, -480" [lenet_hls/conv_layers.cpp:235]   --->   Operation 25 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)"   --->   Operation 26 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%k_3 = add i11 %k, 1" [lenet_hls/conv_layers.cpp:235]   --->   Operation 27 'add' 'k_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader266.preheader, label %0" [lenet_hls/conv_layers.cpp:235]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str44) nounwind" [lenet_hls/conv_layers.cpp:235]   --->   Operation 29 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = zext i11 %k to i64" [lenet_hls/conv_layers.cpp:236]   --->   Operation 30 'zext' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [lenet_hls/conv_layers.cpp:236]   --->   Operation 31 'read' 'tmp_V' <Predicate = (!exitcond7)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv_buff_V_addr = getelementptr [1568 x i16]* %conv_buff_V, i64 0, i64 %tmp" [lenet_hls/conv_layers.cpp:236]   --->   Operation 32 'getelementptr' 'conv_buff_V_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.25ns)   --->   "store i16 %tmp_V, i16* %conv_buff_V_addr, align 2" [lenet_hls/conv_layers.cpp:236]   --->   Operation 33 'store' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1568> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader267" [lenet_hls/conv_layers.cpp:235]   --->   Operation 34 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader266" [lenet_hls/conv_layers.cpp:242]   --->   Operation 35 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%filter = phi i5 [ %filter_1, %.preheader266.loopexit ], [ 0, %.preheader266.preheader ]"   --->   Operation 36 'phi' 'filter' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %filter, -16" [lenet_hls/conv_layers.cpp:242]   --->   Operation 37 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 38 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.78ns)   --->   "%filter_1 = add i5 %filter, 1" [lenet_hls/conv_layers.cpp:242]   --->   Operation 39 'add' 'filter_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %12, label %.preheader.preheader" [lenet_hls/conv_layers.cpp:242]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %filter to i64" [lenet_hls/conv_layers.cpp:258]   --->   Operation 41 'zext' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%conv2_layer_bias_V_a = getelementptr [16 x i8]* @conv2_layer_bias_V, i64 0, i64 %tmp_s" [lenet_hls/conv_layers.cpp:266]   --->   Operation 42 'getelementptr' 'conv2_layer_bias_V_a' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%p_Val2_25 = load i8* %conv2_layer_bias_V_a, align 1" [lenet_hls/conv_layers.cpp:266]   --->   Operation 43 'load' 'p_Val2_25' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/conv_layers.cpp:277]   --->   Operation 44 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %filter, i1 false)" [lenet_hls/conv_layers.cpp:242]   --->   Operation 45 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i6 %tmp_14 to i7" [lenet_hls/conv_layers.cpp:266]   --->   Operation 46 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%p_Val2_25 = load i8* %conv2_layer_bias_V_a, align 1" [lenet_hls/conv_layers.cpp:266]   --->   Operation 47 'load' 'p_Val2_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %p_Val2_25 to i17" [lenet_hls/conv_layers.cpp:266]   --->   Operation 48 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %p_Val2_25 to i16" [lenet_hls/conv_layers.cpp:266]   --->   Operation 49 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet_hls/conv_layers.cpp:245]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_11, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 51 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.30ns)   --->   "%exitcond9 = icmp eq i4 %i, -3" [lenet_hls/conv_layers.cpp:245]   --->   Operation 52 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 53 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.73ns)   --->   "%i_11 = add i4 %i, 1" [lenet_hls/conv_layers.cpp:245]   --->   Operation 54 'add' 'i_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader266.loopexit, label %1" [lenet_hls/conv_layers.cpp:245]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str852) nounwind" [lenet_hls/conv_layers.cpp:245]   --->   Operation 56 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str852)" [lenet_hls/conv_layers.cpp:245]   --->   Operation 57 'specregionbegin' 'tmp_152' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "br label %2" [lenet_hls/conv_layers.cpp:247]   --->   Operation 58 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader266"   --->   Operation 59 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %1 ], [ %j_7, %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]"   --->   Operation 60 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %j, -3" [lenet_hls/conv_layers.cpp:247]   --->   Operation 61 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 62 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.73ns)   --->   "%j_7 = add i4 %j, 1" [lenet_hls/conv_layers.cpp:247]   --->   Operation 63 'add' 'j_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %11, label %3" [lenet_hls/conv_layers.cpp:247]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str953) nounwind" [lenet_hls/conv_layers.cpp:247]   --->   Operation 65 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str953)" [lenet_hls/conv_layers.cpp:247]   --->   Operation 66 'specregionbegin' 'tmp_153' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "br label %4" [lenet_hls/conv_layers.cpp:249]   --->   Operation 67 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str852, i32 %tmp_152)" [lenet_hls/conv_layers.cpp:273]   --->   Operation 68 'specregionend' 'empty_83' <Predicate = (exitcond1)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/conv_layers.cpp:245]   --->   Operation 69 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.35>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ 0, %3 ], [ %p_0160_5, %10 ]" [lenet_hls/conv_layers.cpp:259]   --->   Operation 70 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%row_offset = phi i2 [ 0, %3 ], [ %row_offset_1, %10 ]"   --->   Operation 71 'phi' 'row_offset' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%row_offset_cast8 = zext i2 %row_offset to i4" [lenet_hls/conv_layers.cpp:249]   --->   Operation 72 'zext' 'row_offset_cast8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %row_offset, -2" [lenet_hls/conv_layers.cpp:249]   --->   Operation 73 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 74 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.56ns)   --->   "%row_offset_1 = add i2 %row_offset, 1" [lenet_hls/conv_layers.cpp:249]   --->   Operation 75 'add' 'row_offset_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %_ZN13ap_fixed_baseILi17ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv, label %5" [lenet_hls/conv_layers.cpp:249]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1054) nounwind" [lenet_hls/conv_layers.cpp:249]   --->   Operation 77 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_183 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1054)" [lenet_hls/conv_layers.cpp:249]   --->   Operation 78 'specregionbegin' 'tmp_183' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.73ns)   --->   "%tmp_184 = add i4 %i, %row_offset_cast8" [lenet_hls/conv_layers.cpp:256]   --->   Operation 79 'add' 'tmp_184' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_184, i4 0)" [lenet_hls/conv_layers.cpp:256]   --->   Operation 80 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [lenet_hls/conv_layers.cpp:256]   --->   Operation 81 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_184, i1 false)" [lenet_hls/conv_layers.cpp:256]   --->   Operation 82 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %p_shl2 to i9" [lenet_hls/conv_layers.cpp:256]   --->   Operation 83 'zext' 'p_shl2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.91ns)   --->   "%tmp_185 = sub i9 %p_shl_cast, %p_shl2_cast" [lenet_hls/conv_layers.cpp:256]   --->   Operation 84 'sub' 'tmp_185' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_189_cast = zext i2 %row_offset to i7" [lenet_hls/conv_layers.cpp:258]   --->   Operation 85 'zext' 'tmp_189_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.82ns)   --->   "%tmp_17 = add i7 %tmp_189_cast, %tmp_15_cast" [lenet_hls/conv_layers.cpp:258]   --->   Operation 86 'add' 'tmp_17' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_236 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_17, i1 false)" [lenet_hls/conv_layers.cpp:258]   --->   Operation 87 'bitconcatenate' 'tmp_236' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.76ns)   --->   "br label %6" [lenet_hls/conv_layers.cpp:251]   --->   Operation 88 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [lenet_hls/conv_layers.cpp:266]   --->   Operation 89 'sext' 'lhs_V' <Predicate = (exitcond2)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (2.07ns)   --->   "%tmp_V_28 = add nsw i17 %rhs_V, %lhs_V" [lenet_hls/conv_layers.cpp:266]   --->   Operation 90 'add' 'tmp_V_28' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (2.07ns)   --->   "%tmp_V_34_cast = add i16 %tmp_3, %p_Val2_s" [lenet_hls/conv_layers.cpp:266]   --->   Operation 91 'add' 'tmp_V_34_cast' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (2.43ns)   --->   "%tmp_154 = icmp eq i17 %tmp_V_28, 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 92 'icmp' 'tmp_154' <Predicate = (exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_V_28, i32 16)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 93 'bitselect' 'p_Result_55' <Predicate = (exitcond2)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.07ns)   --->   "%tmp_V_cast = sub i16 0, %tmp_V_34_cast" [lenet_hls/conv_layers.cpp:266]   --->   Operation 94 'sub' 'tmp_V_cast' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.80ns)   --->   "%tmp_V_29 = select i1 %p_Result_55, i16 %tmp_V_cast, i16 %tmp_V_34_cast" [lenet_hls/conv_layers.cpp:266]   --->   Operation 95 'select' 'tmp_V_29' <Predicate = (exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_35_cast = zext i16 %tmp_V_29 to i17" [lenet_hls/conv_layers.cpp:266]   --->   Operation 96 'zext' 'tmp_V_35_cast' <Predicate = (exitcond2)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_35_cast, i32 16, i32 0) nounwind" [lenet_hls/conv_layers.cpp:266]   --->   Operation 97 'partselect' 'p_Result_s' <Predicate = (exitcond2)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_56 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 98 'bitconcatenate' 'p_Result_56' <Predicate = (exitcond2)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_56, i1 true) nounwind" [lenet_hls/conv_layers.cpp:266]   --->   Operation 99 'cttz' 'l' <Predicate = (exitcond2)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i32 %l to i8" [lenet_hls/conv_layers.cpp:266]   --->   Operation 100 'trunc' 'tmp_227' <Predicate = (exitcond2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.55>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_0160_5 = phi i16 [ %p_Val2_s, %5 ], [ %p_Val2_30, %9 ]"   --->   Operation 101 'phi' 'p_0160_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%col_offset = phi i2 [ 0, %5 ], [ %col_offset_1, %9 ]"   --->   Operation 102 'phi' 'col_offset' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%col_offset_cast5_cas = zext i2 %col_offset to i4" [lenet_hls/conv_layers.cpp:251]   --->   Operation 103 'zext' 'col_offset_cast5_cas' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %col_offset, -2" [lenet_hls/conv_layers.cpp:251]   --->   Operation 104 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 105 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.56ns)   --->   "%col_offset_1 = add i2 %col_offset, 1" [lenet_hls/conv_layers.cpp:251]   --->   Operation 106 'add' 'col_offset_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %10, label %7" [lenet_hls/conv_layers.cpp:251]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1155) nounwind" [lenet_hls/conv_layers.cpp:251]   --->   Operation 108 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_186 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1155)" [lenet_hls/conv_layers.cpp:251]   --->   Operation 109 'specregionbegin' 'tmp_186' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_187 = zext i2 %col_offset to i8" [lenet_hls/conv_layers.cpp:251]   --->   Operation 110 'zext' 'tmp_187' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.91ns)   --->   "%tmp_20 = add i8 %tmp_236, %tmp_187" [lenet_hls/conv_layers.cpp:258]   --->   Operation 111 'add' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_22_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_20, i3 0)" [lenet_hls/conv_layers.cpp:256]   --->   Operation 112 'bitconcatenate' 'tmp_22_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.73ns)   --->   "%tmp4 = add i4 %col_offset_cast5_cas, %j" [lenet_hls/conv_layers.cpp:256]   --->   Operation 113 'add' 'tmp4' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i4 %tmp4 to i9" [lenet_hls/conv_layers.cpp:256]   --->   Operation 114 'zext' 'tmp24_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.82ns)   --->   "%tmp_188 = add i9 %tmp_185, %tmp24_cast" [lenet_hls/conv_layers.cpp:256]   --->   Operation 115 'add' 'tmp_188' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_210_cast = sext i9 %tmp_188 to i12" [lenet_hls/conv_layers.cpp:256]   --->   Operation 116 'sext' 'tmp_210_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.76ns)   --->   "br label %8" [lenet_hls/conv_layers.cpp:253]   --->   Operation 117 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1054, i32 %tmp_183)" [lenet_hls/conv_layers.cpp:265]   --->   Operation 118 'specregionend' 'empty_81' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [lenet_hls/conv_layers.cpp:249]   --->   Operation 119 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.89>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%p_Val2_30 = phi i16 [ %p_0160_5, %7 ], [ %sum_V, %codeRepl ]"   --->   Operation 120 'phi' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%channel_offset = phi i4 [ 0, %7 ], [ %channel_offset_1, %codeRepl ]"   --->   Operation 121 'phi' 'channel_offset' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %7 ], [ %next_mul, %codeRepl ]"   --->   Operation 122 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i11 %phi_mul to i12" [lenet_hls/conv_layers.cpp:253]   --->   Operation 123 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %channel_offset, -8" [lenet_hls/conv_layers.cpp:253]   --->   Operation 124 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 125 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.73ns)   --->   "%channel_offset_1 = add i4 %channel_offset, 1" [lenet_hls/conv_layers.cpp:253]   --->   Operation 126 'add' 'channel_offset_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %codeRepl" [lenet_hls/conv_layers.cpp:253]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.63ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 128 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (1.63ns)   --->   "%t1 = add i12 %phi_mul_cast, %tmp_210_cast" [lenet_hls/conv_layers.cpp:256]   --->   Operation 129 'add' 't1' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%t1_cast = sext i12 %t1 to i32" [lenet_hls/conv_layers.cpp:256]   --->   Operation 130 'sext' 't1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_211_cast = zext i4 %channel_offset to i11" [lenet_hls/conv_layers.cpp:258]   --->   Operation 131 'zext' 'tmp_211_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.63ns)   --->   "%tmp_23 = add i11 %tmp_211_cast, %tmp_22_cast" [lenet_hls/conv_layers.cpp:258]   --->   Operation 132 'add' 'tmp_23' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i11 %tmp_23 to i64" [lenet_hls/conv_layers.cpp:258]   --->   Operation 133 'zext' 'tmp_23_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%conv2_layer_weights_1 = getelementptr [512 x i11]* @conv2_layer_weights_s, i64 0, i64 %tmp_23_cast" [lenet_hls/conv_layers.cpp:258]   --->   Operation 134 'getelementptr' 'conv2_layer_weights_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 135 [2/2] (3.25ns)   --->   "%conv2_layer_weights_2 = load i11* %conv2_layer_weights_1, align 2" [lenet_hls/conv_layers.cpp:258]   --->   Operation 135 'load' 'conv2_layer_weights_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_189 = zext i32 %t1_cast to i64" [lenet_hls/conv_layers.cpp:259]   --->   Operation 136 'zext' 'tmp_189' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%conv_buff_V_addr_1 = getelementptr [1568 x i16]* %conv_buff_V, i64 0, i64 %tmp_189" [lenet_hls/conv_layers.cpp:259]   --->   Operation 137 'getelementptr' 'conv_buff_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (3.25ns)   --->   "%conv_buff_V_load = load i16* %conv_buff_V_addr_1, align 2" [lenet_hls/conv_layers.cpp:259]   --->   Operation 138 'load' 'conv_buff_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1568> <RAM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1155, i32 %tmp_186)" [lenet_hls/conv_layers.cpp:264]   --->   Operation 139 'specregionend' 'empty_80' <Predicate = (exitcond)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "br label %6" [lenet_hls/conv_layers.cpp:251]   --->   Operation 140 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 141 [1/2] (3.25ns)   --->   "%conv2_layer_weights_2 = load i11* %conv2_layer_weights_1, align 2" [lenet_hls/conv_layers.cpp:258]   --->   Operation 141 'load' 'conv2_layer_weights_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_10 : Operation 142 [1/2] (3.25ns)   --->   "%conv_buff_V_load = load i16* %conv_buff_V_addr_1, align 2" [lenet_hls/conv_layers.cpp:259]   --->   Operation 142 'load' 'conv_buff_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1568> <RAM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1256) nounwind" [lenet_hls/conv_layers.cpp:253]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%r_V = sext i16 %conv_buff_V_load to i27" [lenet_hls/conv_layers.cpp:259]   --->   Operation 144 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_190 = sext i11 %conv2_layer_weights_2 to i27" [lenet_hls/conv_layers.cpp:259]   --->   Operation 145 'sext' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_2 = mul i27 %tmp_190, %r_V" [lenet_hls/conv_layers.cpp:259]   --->   Operation 146 'mul' 'r_V_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i27 @_ssdm_op_BitConcatenate.i27.i16.i11(i16 %p_Val2_30, i11 0)" [lenet_hls/conv_layers.cpp:259]   --->   Operation 147 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i27 %r_V_2, %lhs_V_3" [lenet_hls/conv_layers.cpp:259]   --->   Operation 148 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%sum_V = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %ret_V, i32 11, i32 26)" [lenet_hls/conv_layers.cpp:259]   --->   Operation 149 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "br label %8" [lenet_hls/conv_layers.cpp:253]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 8.55>
ST_12 : Operation 151 [1/1] (2.55ns)   --->   "%tmp_155 = sub nsw i32 17, %l" [lenet_hls/conv_layers.cpp:266]   --->   Operation 151 'sub' 'tmp_155' <Predicate = (!tmp_154)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_198 = trunc i32 %tmp_155 to i17" [lenet_hls/conv_layers.cpp:266]   --->   Operation 152 'trunc' 'tmp_198' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_155" [lenet_hls/conv_layers.cpp:266]   --->   Operation 153 'add' 'lsb_index' <Predicate = (!tmp_154)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_208 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 154 'partselect' 'tmp_208' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_208, 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 155 'icmp' 'icmp' <Predicate = (!tmp_154)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_211 = trunc i32 %tmp_155 to i5" [lenet_hls/conv_layers.cpp:266]   --->   Operation 156 'trunc' 'tmp_211' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (1.78ns)   --->   "%tmp_215 = sub i5 10, %tmp_211" [lenet_hls/conv_layers.cpp:266]   --->   Operation 157 'sub' 'tmp_215' <Predicate = (!tmp_154)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_156)   --->   "%tmp_217 = zext i5 %tmp_215 to i17" [lenet_hls/conv_layers.cpp:266]   --->   Operation 158 'zext' 'tmp_217' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_156)   --->   "%tmp_221 = lshr i17 -1, %tmp_217" [lenet_hls/conv_layers.cpp:266]   --->   Operation 159 'lshr' 'tmp_221' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_156)   --->   "%p_Result_50 = and i17 %tmp_V_35_cast, %tmp_221" [lenet_hls/conv_layers.cpp:266]   --->   Operation 160 'and' 'p_Result_50' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (2.66ns) (out node of the LUT)   --->   "%tmp_156 = icmp ne i17 %p_Result_50, 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 161 'icmp' 'tmp_156' <Predicate = (!tmp_154)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_160)   --->   "%a = and i1 %icmp, %tmp_156" [lenet_hls/conv_layers.cpp:266]   --->   Operation 162 'and' 'a' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_160)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 163 'bitselect' 'tmp_225' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_160)   --->   "%rev = xor i1 %tmp_225, true" [lenet_hls/conv_layers.cpp:266]   --->   Operation 164 'xor' 'rev' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (2.10ns)   --->   "%tmp_157 = add i17 -24, %tmp_198" [lenet_hls/conv_layers.cpp:266]   --->   Operation 165 'add' 'tmp_157' <Predicate = (!tmp_154)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_160)   --->   "%p_Result_51 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_35_cast, i17 %tmp_157)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 166 'bitselect' 'p_Result_51' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_160)   --->   "%tmp_158 = and i1 %p_Result_51, %rev" [lenet_hls/conv_layers.cpp:266]   --->   Operation 167 'and' 'tmp_158' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_160)   --->   "%tmp_159 = or i1 %tmp_158, %a" [lenet_hls/conv_layers.cpp:266]   --->   Operation 168 'or' 'tmp_159' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_160 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_159)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 169 'bitconcatenate' 'tmp_160' <Predicate = (!tmp_154)> <Delay = 0.97>
ST_12 : Operation 170 [1/1] (2.47ns)   --->   "%tmp_161 = icmp sgt i32 %lsb_index, 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 170 'icmp' 'tmp_161' <Predicate = (!tmp_154)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.97>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%m = zext i16 %tmp_V_29 to i64" [lenet_hls/conv_layers.cpp:266]   --->   Operation 171 'zext' 'm' <Predicate = (!tmp_161 & !tmp_154)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%m_cast = zext i16 %tmp_V_29 to i32" [lenet_hls/conv_layers.cpp:266]   --->   Operation 172 'zext' 'm_cast' <Predicate = (tmp_161 & !tmp_154)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (2.55ns)   --->   "%tmp_162 = add nsw i32 -25, %tmp_155" [lenet_hls/conv_layers.cpp:266]   --->   Operation 173 'add' 'tmp_162' <Predicate = (tmp_161 & !tmp_154)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%tmp_163 = lshr i32 %m_cast, %tmp_162" [lenet_hls/conv_layers.cpp:266]   --->   Operation 174 'lshr' 'tmp_163' <Predicate = (tmp_161 & !tmp_154)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%tmp_204_cast = zext i32 %tmp_163 to i64" [lenet_hls/conv_layers.cpp:266]   --->   Operation 175 'zext' 'tmp_204_cast' <Predicate = (tmp_161 & !tmp_154)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (2.55ns)   --->   "%tmp_164 = sub i32 25, %tmp_155" [lenet_hls/conv_layers.cpp:266]   --->   Operation 176 'sub' 'tmp_164' <Predicate = (!tmp_161 & !tmp_154)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%tmp_165 = zext i32 %tmp_164 to i64" [lenet_hls/conv_layers.cpp:266]   --->   Operation 177 'zext' 'tmp_165' <Predicate = (!tmp_161 & !tmp_154)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%tmp_166 = shl i64 %m, %tmp_165" [lenet_hls/conv_layers.cpp:266]   --->   Operation 178 'shl' 'tmp_166' <Predicate = (!tmp_161 & !tmp_154)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%m_16 = select i1 %tmp_161, i64 %tmp_204_cast, i64 %tmp_166" [lenet_hls/conv_layers.cpp:266]   --->   Operation 179 'select' 'm_16' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%tmp_167 = zext i32 %tmp_160 to i64" [lenet_hls/conv_layers.cpp:266]   --->   Operation 180 'zext' 'tmp_167' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_17 = add i64 %tmp_167, %m_16" [lenet_hls/conv_layers.cpp:266]   --->   Operation 181 'add' 'm_17' <Predicate = (!tmp_154)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_17, i32 1, i32 63)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 182 'partselect' 'm_s' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_17, i32 25)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 183 'bitselect' 'tmp_226' <Predicate = (!tmp_154)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 5.61>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%m_20 = zext i63 %m_s to i64" [lenet_hls/conv_layers.cpp:266]   --->   Operation 184 'zext' 'm_20' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (1.24ns)   --->   "%tmp_247_cast_cast_ca = select i1 %tmp_226, i8 127, i8 126" [lenet_hls/conv_layers.cpp:266]   --->   Operation 185 'select' 'tmp_247_cast_cast_ca' <Predicate = (!tmp_154)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_168 = sub i8 6, %tmp_227" [lenet_hls/conv_layers.cpp:266]   --->   Operation 186 'sub' 'tmp_168' <Predicate = (!tmp_154)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 187 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_11_trunc = add i8 %tmp_168, %tmp_247_cast_cast_ca" [lenet_hls/conv_layers.cpp:266]   --->   Operation 187 'add' 'p_Repl2_11_trunc' <Predicate = (!tmp_154)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_169 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_55, i8 %p_Repl2_11_trunc)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 188 'bitconcatenate' 'tmp_169' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_57 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_20, i9 %tmp_169, i32 23, i32 31)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 189 'partset' 'p_Result_57' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_228 = trunc i64 %p_Result_57 to i32" [lenet_hls/conv_layers.cpp:266]   --->   Operation 190 'trunc' 'tmp_228' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_170 = bitcast i32 %tmp_228 to float" [lenet_hls/conv_layers.cpp:266]   --->   Operation 191 'bitcast' 'tmp_170' <Predicate = (!tmp_154)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.69ns)   --->   "%a_assign = select i1 %tmp_154, float 0.000000e+00, float %tmp_170" [lenet_hls/conv_layers.cpp:266]   --->   Operation 192 'select' 'a_assign' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 10> <Delay = 7.48>
ST_15 : Operation 193 [1/1] (6.78ns)   --->   "%tmp_i = fcmp ogt float %a_assign, 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/conv_layers.cpp:266]   --->   Operation 193 'fcmp' 'tmp_i' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.69ns)   --->   "%a_assign_6 = select i1 %tmp_i, float %a_assign, float 0.000000e+00" [lenet_hls/activations.cpp:26->lenet_hls/conv_layers.cpp:266]   --->   Operation 194 'select' 'a_assign_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 11> <Delay = 8.33>
ST_16 : Operation 195 [1/1] (5.54ns)   --->   "%d_assign = fpext float %a_assign_6 to double" [lenet_hls/conv_layers.cpp:266]   --->   Operation 195 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [lenet_hls/conv_layers.cpp:266]   --->   Operation 196 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_229 = trunc i64 %ireg_V to i63" [lenet_hls/conv_layers.cpp:266]   --->   Operation 197 'trunc' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 198 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 199 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_231 = trunc i64 %ireg_V to i52" [lenet_hls/conv_layers.cpp:266]   --->   Operation 200 'trunc' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (2.78ns)   --->   "%tmp_173 = icmp eq i63 %tmp_229, 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 201 'icmp' 'tmp_173' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 8.71>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_171 = zext i11 %exp_tmp_V to i12" [lenet_hls/conv_layers.cpp:266]   --->   Operation 202 'zext' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_172 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_231)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 203 'bitconcatenate' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_59 = zext i53 %tmp_172 to i54" [lenet_hls/conv_layers.cpp:266]   --->   Operation 204 'zext' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, %p_Result_59" [lenet_hls/conv_layers.cpp:266]   --->   Operation 205 'sub' 'man_V_7' <Predicate = (p_Result_58)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.94ns)   --->   "%man_V_8 = select i1 %p_Result_58, i54 %man_V_7, i54 %p_Result_59" [lenet_hls/conv_layers.cpp:266]   --->   Operation 206 'select' 'man_V_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_171" [lenet_hls/conv_layers.cpp:266]   --->   Operation 207 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (1.99ns)   --->   "%tmp_174 = icmp sgt i12 %F2, 11" [lenet_hls/conv_layers.cpp:266]   --->   Operation 208 'icmp' 'tmp_174' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (1.54ns)   --->   "%tmp_175 = add i12 -11, %F2" [lenet_hls/conv_layers.cpp:266]   --->   Operation 209 'add' 'tmp_175' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (1.54ns)   --->   "%tmp_176 = sub i12 11, %F2" [lenet_hls/conv_layers.cpp:266]   --->   Operation 210 'sub' 'tmp_176' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_174, i12 %tmp_175, i12 %tmp_176" [lenet_hls/conv_layers.cpp:266]   --->   Operation 211 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (1.99ns)   --->   "%tmp_177 = icmp eq i12 %F2, 11" [lenet_hls/conv_layers.cpp:266]   --->   Operation 212 'icmp' 'tmp_177' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_232 = trunc i54 %man_V_8 to i16" [lenet_hls/conv_layers.cpp:266]   --->   Operation 213 'trunc' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (1.99ns)   --->   "%tmp_178 = icmp ult i12 %sh_amt, 54" [lenet_hls/conv_layers.cpp:266]   --->   Operation 214 'icmp' 'tmp_178' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_233 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 215 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (1.55ns)   --->   "%icmp5 = icmp eq i8 %tmp_233, 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 216 'icmp' 'icmp5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%ireg_V_to_int = bitcast float %a_assign_6 to i32" [lenet_hls/conv_layers.cpp:266]   --->   Operation 217 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 218 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_181 = select i1 %tmp_235, i16 -1, i16 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 219 'select' 'tmp_181' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp1 = xor i1 %tmp_173, true" [lenet_hls/conv_layers.cpp:266]   --->   Operation 220 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp2 = and i1 %tmp_177, %sel_tmp1" [lenet_hls/conv_layers.cpp:266]   --->   Operation 221 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_173, %tmp_177" [lenet_hls/conv_layers.cpp:266]   --->   Operation 222 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [lenet_hls/conv_layers.cpp:266]   --->   Operation 223 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_174, %sel_tmp6" [lenet_hls/conv_layers.cpp:266]   --->   Operation 224 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_178, true" [lenet_hls/conv_layers.cpp:266]   --->   Operation 225 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [lenet_hls/conv_layers.cpp:266]   --->   Operation 226 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_178" [lenet_hls/conv_layers.cpp:266]   --->   Operation 227 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_174" [lenet_hls/conv_layers.cpp:266]   --->   Operation 228 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [lenet_hls/conv_layers.cpp:266]   --->   Operation 229 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %icmp5, %sel_tmp3" [lenet_hls/conv_layers.cpp:266]   --->   Operation 230 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [lenet_hls/conv_layers.cpp:266]   --->   Operation 231 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i16 %tmp_181, i16 %tmp_232" [lenet_hls/conv_layers.cpp:266]   --->   Operation 232 'select' 'newSel1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%or_cond7 = or i1 %sel_tmp9, %sel_tmp2" [lenet_hls/conv_layers.cpp:266]   --->   Operation 233 'or' 'or_cond7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond8 = or i1 %or_cond, %or_cond7" [lenet_hls/conv_layers.cpp:266]   --->   Operation 234 'or' 'or_cond8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 5.41>
ST_18 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast1 = sext i12 %sh_amt to i16" [lenet_hls/conv_layers.cpp:266]   --->   Operation 235 'sext' 'sh_amt_cast1' <Predicate = (sel_tmp4 & or_cond & or_cond8)> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [lenet_hls/conv_layers.cpp:266]   --->   Operation 236 'sext' 'sh_amt_cast' <Predicate = (!sel_tmp4 & or_cond & or_cond8)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_179 = zext i32 %sh_amt_cast to i54" [lenet_hls/conv_layers.cpp:266]   --->   Operation 237 'zext' 'tmp_179' <Predicate = (!sel_tmp4 & or_cond & or_cond8)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_180 = ashr i54 %man_V_8, %tmp_179" [lenet_hls/conv_layers.cpp:266]   --->   Operation 238 'ashr' 'tmp_180' <Predicate = (!sel_tmp4 & or_cond & or_cond8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_234 = trunc i54 %tmp_180 to i16" [lenet_hls/conv_layers.cpp:266]   --->   Operation 239 'trunc' 'tmp_234' <Predicate = (!sel_tmp4 & or_cond & or_cond8)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_182 = shl i16 %tmp_232, %sh_amt_cast1" [lenet_hls/conv_layers.cpp:266]   --->   Operation 240 'shl' 'tmp_182' <Predicate = (sel_tmp4 & or_cond & or_cond8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp4, i16 %tmp_182, i16 %tmp_234" [lenet_hls/conv_layers.cpp:266]   --->   Operation 241 'select' 'newSel' <Predicate = (or_cond & or_cond8)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_27)   --->   "%newSel2 = select i1 %or_cond, i16 %newSel, i16 %newSel1" [lenet_hls/conv_layers.cpp:266]   --->   Operation 242 'select' 'newSel2' <Predicate = (or_cond8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_V_27 = select i1 %or_cond8, i16 %newSel2, i16 0" [lenet_hls/conv_layers.cpp:266]   --->   Operation 243 'select' 'tmp_V_27' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 14> <Delay = 3.63>
ST_19 : Operation 244 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %conv2_out_V_V, i16 %tmp_V_27)" [lenet_hls/conv_layers.cpp:266]   --->   Operation 244 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str953, i32 %tmp_153)" [lenet_hls/conv_layers.cpp:271]   --->   Operation 245 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "br label %2" [lenet_hls/conv_layers.cpp:247]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_layer_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 00000000000000000000]
empty_72              (specinterface    ) [ 00000000000000000000]
conv_buff_V           (alloca           ) [ 00111111111111111111]
StgValue_23           (br               ) [ 01100000000000000000]
k                     (phi              ) [ 00100000000000000000]
exitcond7             (icmp             ) [ 00100000000000000000]
empty_73              (speclooptripcount) [ 00000000000000000000]
k_3                   (add              ) [ 01100000000000000000]
StgValue_28           (br               ) [ 00000000000000000000]
StgValue_29           (specloopname     ) [ 00000000000000000000]
tmp                   (zext             ) [ 00000000000000000000]
tmp_V                 (read             ) [ 00000000000000000000]
conv_buff_V_addr      (getelementptr    ) [ 00000000000000000000]
StgValue_33           (store            ) [ 00000000000000000000]
StgValue_34           (br               ) [ 01100000000000000000]
StgValue_35           (br               ) [ 00111111111111111111]
filter                (phi              ) [ 00011000000000000000]
exitcond8             (icmp             ) [ 00011111111111111111]
empty_74              (speclooptripcount) [ 00000000000000000000]
filter_1              (add              ) [ 00111111111111111111]
StgValue_40           (br               ) [ 00000000000000000000]
tmp_s                 (zext             ) [ 00000000000000000000]
conv2_layer_bias_V_a  (getelementptr    ) [ 00001000000000000000]
StgValue_44           (ret              ) [ 00000000000000000000]
tmp_14                (bitconcatenate   ) [ 00000000000000000000]
tmp_15_cast           (zext             ) [ 00000111111111111111]
p_Val2_25             (load             ) [ 00000000000000000000]
rhs_V                 (sext             ) [ 00000111111111111111]
tmp_3                 (sext             ) [ 00000111111111111111]
StgValue_50           (br               ) [ 00011111111111111111]
i                     (phi              ) [ 00000101111100000000]
exitcond9             (icmp             ) [ 00011111111111111111]
empty_75              (speclooptripcount) [ 00000000000000000000]
i_11                  (add              ) [ 00011111111111111111]
StgValue_55           (br               ) [ 00000000000000000000]
StgValue_56           (specloopname     ) [ 00000000000000000000]
tmp_152               (specregionbegin  ) [ 00000011111111111111]
StgValue_58           (br               ) [ 00011111111111111111]
StgValue_59           (br               ) [ 00111111111111111111]
j                     (phi              ) [ 00000011111100000000]
exitcond1             (icmp             ) [ 00011111111111111111]
empty_76              (speclooptripcount) [ 00000000000000000000]
j_7                   (add              ) [ 00011111111111111111]
StgValue_64           (br               ) [ 00000000000000000000]
StgValue_65           (specloopname     ) [ 00000000000000000000]
tmp_153               (specregionbegin  ) [ 00000001111111111111]
StgValue_67           (br               ) [ 00011111111111111111]
empty_83              (specregionend    ) [ 00000000000000000000]
StgValue_69           (br               ) [ 00011111111111111111]
p_Val2_s              (phi              ) [ 00000001111100000000]
row_offset            (phi              ) [ 00000001000000000000]
row_offset_cast8      (zext             ) [ 00000000000000000000]
exitcond2             (icmp             ) [ 00011111111111111111]
empty_77              (speclooptripcount) [ 00000000000000000000]
row_offset_1          (add              ) [ 00011111111111111111]
StgValue_76           (br               ) [ 00000000000000000000]
StgValue_77           (specloopname     ) [ 00000000000000000000]
tmp_183               (specregionbegin  ) [ 00000000111100000000]
tmp_184               (add              ) [ 00000000000000000000]
p_shl                 (bitconcatenate   ) [ 00000000000000000000]
p_shl_cast            (zext             ) [ 00000000000000000000]
p_shl2                (bitconcatenate   ) [ 00000000000000000000]
p_shl2_cast           (zext             ) [ 00000000000000000000]
tmp_185               (sub              ) [ 00000000111100000000]
tmp_189_cast          (zext             ) [ 00000000000000000000]
tmp_17                (add              ) [ 00000000000000000000]
tmp_236               (bitconcatenate   ) [ 00000000111100000000]
StgValue_88           (br               ) [ 00011111111111111111]
lhs_V                 (sext             ) [ 00000000000000000000]
tmp_V_28              (add              ) [ 00000000000000000000]
tmp_V_34_cast         (add              ) [ 00000000000000000000]
tmp_154               (icmp             ) [ 00000000000011100000]
p_Result_55           (bitselect        ) [ 00000000000011100000]
tmp_V_cast            (sub              ) [ 00000000000000000000]
tmp_V_29              (select           ) [ 00000000000011000000]
tmp_V_35_cast         (zext             ) [ 00000000000010000000]
p_Result_s            (partselect       ) [ 00000000000000000000]
p_Result_56           (bitconcatenate   ) [ 00000000000000000000]
l                     (cttz             ) [ 00000000000010000000]
tmp_227               (trunc            ) [ 00000000000011100000]
p_0160_5              (phi              ) [ 00011111111111111111]
col_offset            (phi              ) [ 00000000100000000000]
col_offset_cast5_cas  (zext             ) [ 00000000000000000000]
exitcond3             (icmp             ) [ 00011111111111111111]
empty_78              (speclooptripcount) [ 00000000000000000000]
col_offset_1          (add              ) [ 00011111111111111111]
StgValue_107          (br               ) [ 00000000000000000000]
StgValue_108          (specloopname     ) [ 00000000000000000000]
tmp_186               (specregionbegin  ) [ 00000000011100000000]
tmp_187               (zext             ) [ 00000000000000000000]
tmp_20                (add              ) [ 00000000000000000000]
tmp_22_cast           (bitconcatenate   ) [ 00000000011100000000]
tmp4                  (add              ) [ 00000000000000000000]
tmp24_cast            (zext             ) [ 00000000000000000000]
tmp_188               (add              ) [ 00000000000000000000]
tmp_210_cast          (sext             ) [ 00000000011100000000]
StgValue_117          (br               ) [ 00011111111111111111]
empty_81              (specregionend    ) [ 00000000000000000000]
StgValue_119          (br               ) [ 00011111111111111111]
p_Val2_30             (phi              ) [ 00011111111111111111]
channel_offset        (phi              ) [ 00000000010000000000]
phi_mul               (phi              ) [ 00000000010000000000]
phi_mul_cast          (zext             ) [ 00000000000000000000]
exitcond              (icmp             ) [ 00011111111111111111]
empty_79              (speclooptripcount) [ 00000000000000000000]
channel_offset_1      (add              ) [ 00011111111111111111]
StgValue_127          (br               ) [ 00000000000000000000]
next_mul              (add              ) [ 00011111111111111111]
t1                    (add              ) [ 00000000000000000000]
t1_cast               (sext             ) [ 00000000000000000000]
tmp_211_cast          (zext             ) [ 00000000000000000000]
tmp_23                (add              ) [ 00000000000000000000]
tmp_23_cast           (zext             ) [ 00000000000000000000]
conv2_layer_weights_1 (getelementptr    ) [ 00000000001000000000]
tmp_189               (zext             ) [ 00000000000000000000]
conv_buff_V_addr_1    (getelementptr    ) [ 00000000001000000000]
empty_80              (specregionend    ) [ 00000000000000000000]
StgValue_140          (br               ) [ 00011111111111111111]
conv2_layer_weights_2 (load             ) [ 00000000000100000000]
conv_buff_V_load      (load             ) [ 00000000000100000000]
StgValue_143          (specloopname     ) [ 00000000000000000000]
r_V                   (sext             ) [ 00000000000000000000]
tmp_190               (sext             ) [ 00000000000000000000]
r_V_2                 (mul              ) [ 00000000000000000000]
lhs_V_3               (bitconcatenate   ) [ 00000000000000000000]
ret_V                 (add              ) [ 00000000000000000000]
sum_V                 (partselect       ) [ 00011111111111111111]
StgValue_150          (br               ) [ 00011111111111111111]
tmp_155               (sub              ) [ 00000000000001000000]
tmp_198               (trunc            ) [ 00000000000000000000]
lsb_index             (add              ) [ 00000000000000000000]
tmp_208               (partselect       ) [ 00000000000000000000]
icmp                  (icmp             ) [ 00000000000000000000]
tmp_211               (trunc            ) [ 00000000000000000000]
tmp_215               (sub              ) [ 00000000000000000000]
tmp_217               (zext             ) [ 00000000000000000000]
tmp_221               (lshr             ) [ 00000000000000000000]
p_Result_50           (and              ) [ 00000000000000000000]
tmp_156               (icmp             ) [ 00000000000000000000]
a                     (and              ) [ 00000000000000000000]
tmp_225               (bitselect        ) [ 00000000000000000000]
rev                   (xor              ) [ 00000000000000000000]
tmp_157               (add              ) [ 00000000000000000000]
p_Result_51           (bitselect        ) [ 00000000000000000000]
tmp_158               (and              ) [ 00000000000000000000]
tmp_159               (or               ) [ 00000000000000000000]
tmp_160               (bitconcatenate   ) [ 00000000000001000000]
tmp_161               (icmp             ) [ 00000000000001000000]
m                     (zext             ) [ 00000000000000000000]
m_cast                (zext             ) [ 00000000000000000000]
tmp_162               (add              ) [ 00000000000000000000]
tmp_163               (lshr             ) [ 00000000000000000000]
tmp_204_cast          (zext             ) [ 00000000000000000000]
tmp_164               (sub              ) [ 00000000000000000000]
tmp_165               (zext             ) [ 00000000000000000000]
tmp_166               (shl              ) [ 00000000000000000000]
m_16                  (select           ) [ 00000000000000000000]
tmp_167               (zext             ) [ 00000000000000000000]
m_17                  (add              ) [ 00000000000000000000]
m_s                   (partselect       ) [ 00000000000000100000]
tmp_226               (bitselect        ) [ 00000000000000100000]
m_20                  (zext             ) [ 00000000000000000000]
tmp_247_cast_cast_ca  (select           ) [ 00000000000000000000]
tmp_168               (sub              ) [ 00000000000000000000]
p_Repl2_11_trunc      (add              ) [ 00000000000000000000]
tmp_169               (bitconcatenate   ) [ 00000000000000000000]
p_Result_57           (partset          ) [ 00000000000000000000]
tmp_228               (trunc            ) [ 00000000000000000000]
tmp_170               (bitcast          ) [ 00000000000000000000]
a_assign              (select           ) [ 00000000000000010000]
tmp_i                 (fcmp             ) [ 00000000000000000000]
a_assign_6            (select           ) [ 00000000000000001100]
d_assign              (fpext            ) [ 00000000000000000000]
ireg_V                (bitcast          ) [ 00000000000000000000]
tmp_229               (trunc            ) [ 00000000000000000000]
p_Result_58           (bitselect        ) [ 00000000000000000100]
exp_tmp_V             (partselect       ) [ 00000000000000000100]
tmp_231               (trunc            ) [ 00000000000000000100]
tmp_173               (icmp             ) [ 00000000000000000100]
tmp_171               (zext             ) [ 00000000000000000000]
tmp_172               (bitconcatenate   ) [ 00000000000000000000]
p_Result_59           (zext             ) [ 00000000000000000000]
man_V_7               (sub              ) [ 00000000000000000000]
man_V_8               (select           ) [ 00000000000000000010]
F2                    (sub              ) [ 00000000000000000000]
tmp_174               (icmp             ) [ 00000000000000000000]
tmp_175               (add              ) [ 00000000000000000000]
tmp_176               (sub              ) [ 00000000000000000000]
sh_amt                (select           ) [ 00000000000000000010]
tmp_177               (icmp             ) [ 00000000000000000000]
tmp_232               (trunc            ) [ 00000000000000000010]
tmp_178               (icmp             ) [ 00000000000000000000]
tmp_233               (partselect       ) [ 00000000000000000000]
icmp5                 (icmp             ) [ 00000000000000000000]
ireg_V_to_int         (bitcast          ) [ 00000000000000000000]
tmp_235               (bitselect        ) [ 00000000000000000000]
tmp_181               (select           ) [ 00000000000000000000]
sel_tmp1              (xor              ) [ 00000000000000000000]
sel_tmp2              (and              ) [ 00000000000000000000]
sel_tmp6_demorgan     (or               ) [ 00000000000000000000]
sel_tmp6              (xor              ) [ 00000000000000000000]
sel_tmp7              (and              ) [ 00000000000000000000]
sel_tmp8              (xor              ) [ 00000000000000000000]
sel_tmp9              (and              ) [ 00000000000000000000]
sel_tmp               (and              ) [ 00000000000000000000]
sel_tmp21_demorgan    (or               ) [ 00000000000000000000]
sel_tmp3              (xor              ) [ 00000000000000000000]
sel_tmp4              (and              ) [ 00000000000000000010]
or_cond               (or               ) [ 00000000000000000010]
newSel1               (select           ) [ 00000000000000000010]
or_cond7              (or               ) [ 00000000000000000000]
or_cond8              (or               ) [ 00000000000000000010]
sh_amt_cast1          (sext             ) [ 00000000000000000000]
sh_amt_cast           (sext             ) [ 00000000000000000000]
tmp_179               (zext             ) [ 00000000000000000000]
tmp_180               (ashr             ) [ 00000000000000000000]
tmp_234               (trunc            ) [ 00000000000000000000]
tmp_182               (shl              ) [ 00000000000000000000]
newSel                (select           ) [ 00000000000000000000]
newSel2               (select           ) [ 00000000000000000000]
tmp_V_27              (select           ) [ 00000000000000000001]
StgValue_244          (write            ) [ 00000000000000000000]
empty_82              (specregionend    ) [ 00000000000000000000]
StgValue_246          (br               ) [ 00011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_layer_bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_layer_weights_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_layer_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str852"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str953"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1054"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i17"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1155"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1256"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i16.i11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i17"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="222" class="1004" name="conv_buff_V_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_buff_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_V_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_244_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="16" slack="1"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_244/19 "/>
</bind>
</comp>

<comp id="239" class="1004" name="conv_buff_V_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="11" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_buff_V_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_33/2 conv_buff_V_load/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv2_layer_bias_V_a_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_layer_bias_V_a/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_25/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="conv2_layer_weights_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="11" slack="0"/>
<pin id="269" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_layer_weights_1/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_layer_weights_2/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv_buff_V_addr_1_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_buff_V_addr_1/9 "/>
</bind>
</comp>

<comp id="285" class="1005" name="k_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="1"/>
<pin id="287" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="k_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="filter_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="filter (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="filter_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="320" class="1005" name="j_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="j_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_Val2_s_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Val2_s_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="16" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="344" class="1005" name="row_offset_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="1"/>
<pin id="346" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_offset (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="row_offset_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_offset/7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="p_0160_5_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0160_5 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_0160_5_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="16" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0160_5/8 "/>
</bind>
</comp>

<comp id="367" class="1005" name="col_offset_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="1"/>
<pin id="369" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_offset (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="col_offset_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="2" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_offset/8 "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_Val2_30_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_30 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Val2_30_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="16" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_30/9 "/>
</bind>
</comp>

<comp id="390" class="1005" name="channel_offset_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="channel_offset (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="channel_offset_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel_offset/9 "/>
</bind>
</comp>

<comp id="401" class="1005" name="phi_mul_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="1"/>
<pin id="403" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="phi_mul_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="11" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="d_assign_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/16 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_i/15 "/>
</bind>
</comp>

<comp id="420" class="1004" name="exitcond7_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="k_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="exitcond8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="filter_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_14_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="1"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_15_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="rhs_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond9_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="i_11_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="exitcond1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="j_7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="row_offset_cast8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_offset_cast8/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="exitcond2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="row_offset_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_offset_1/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_184_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="2"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_184/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_shl_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_shl_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_shl2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_shl2_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_185_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_185/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_189_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_189_cast/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_17_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="3"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_236_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_236/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="lhs_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_V_28_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="3"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_28/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_V_34_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="3"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_34_cast/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_154_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="17" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_154/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Result_55_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="17" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_55/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_V_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="0"/>
<pin id="598" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_cast/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_V_29_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="0" index="2" bw="16" slack="0"/>
<pin id="605" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_29/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_V_35_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_35_cast/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_Result_s_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="17" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="0" index="3" bw="1" slack="0"/>
<pin id="618" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_Result_56_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="17" slack="0"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_56/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="l_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_227_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_227/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="col_offset_cast5_cas_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_offset_cast5_cas/8 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exitcond3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="col_offset_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_offset_1/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_187_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="0"/>
<pin id="661" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_187/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_20_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="0" index="1" bw="2" slack="0"/>
<pin id="666" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_22_cast_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_cast/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="2"/>
<pin id="679" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp24_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp24_cast/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_188_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="1"/>
<pin id="688" dir="0" index="1" bw="4" slack="0"/>
<pin id="689" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_188/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_210_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="0"/>
<pin id="693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_210_cast/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="phi_mul_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="exitcond_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="0"/>
<pin id="701" dir="0" index="1" bw="4" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="705" class="1004" name="channel_offset_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_offset_1/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="next_mul_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="0"/>
<pin id="713" dir="0" index="1" bw="9" slack="0"/>
<pin id="714" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="t1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="0"/>
<pin id="719" dir="0" index="1" bw="9" slack="1"/>
<pin id="720" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="t1_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t1_cast/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_211_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_211_cast/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_23_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="0" index="1" bw="11" slack="1"/>
<pin id="733" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_23_cast_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_189_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_189/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="r_V_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="1"/>
<pin id="747" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_190_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="1"/>
<pin id="750" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_190/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="lhs_V_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="27" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="2"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sum_V_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="0"/>
<pin id="761" dir="0" index="1" bw="27" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="0" index="3" bw="6" slack="0"/>
<pin id="764" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_155_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="1"/>
<pin id="771" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_155/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_198_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_198/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="lsb_index_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_208_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="31" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="0" index="3" bw="6" slack="0"/>
<pin id="788" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_208/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="31" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_211_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_211/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_215_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="0" index="1" bw="5" slack="0"/>
<pin id="806" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_215/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_217_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_217/12 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_221_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="5" slack="0"/>
<pin id="816" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_221/12 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_Result_50_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="0" index="1" bw="17" slack="0"/>
<pin id="822" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_50/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_156_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_156/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="a_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/12 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_225_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="0" index="2" bw="6" slack="0"/>
<pin id="840" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_225/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="rev_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/12 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_157_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="6" slack="0"/>
<pin id="852" dir="0" index="1" bw="17" slack="0"/>
<pin id="853" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_157/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="p_Result_51_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="16" slack="1"/>
<pin id="859" dir="0" index="2" bw="17" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_51/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_158_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_158/12 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_159_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_159/12 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_160_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_160/12 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_161_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_161/12 "/>
</bind>
</comp>

<comp id="889" class="1004" name="m_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="2"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/13 "/>
</bind>
</comp>

<comp id="892" class="1004" name="m_cast_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="2"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/13 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_162_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="6" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="1"/>
<pin id="898" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_162/13 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_163_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_163/13 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_204_cast_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_cast/13 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_164_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="6" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="1"/>
<pin id="913" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_164/13 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_165_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165/13 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_166_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_166/13 "/>
</bind>
</comp>

<comp id="925" class="1004" name="m_16_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="0" index="2" bw="64" slack="0"/>
<pin id="929" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_16/13 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_167_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167/13 "/>
</bind>
</comp>

<comp id="935" class="1004" name="m_17_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="64" slack="0"/>
<pin id="938" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_17/13 "/>
</bind>
</comp>

<comp id="941" class="1004" name="m_s_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="63" slack="0"/>
<pin id="943" dir="0" index="1" bw="64" slack="0"/>
<pin id="944" dir="0" index="2" bw="1" slack="0"/>
<pin id="945" dir="0" index="3" bw="7" slack="0"/>
<pin id="946" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/13 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_226_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="64" slack="0"/>
<pin id="954" dir="0" index="2" bw="6" slack="0"/>
<pin id="955" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_226/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="m_20_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="63" slack="1"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_20/14 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_247_cast_cast_ca_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="0" index="1" bw="8" slack="0"/>
<pin id="965" dir="0" index="2" bw="8" slack="0"/>
<pin id="966" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_247_cast_cast_ca/14 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_168_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="4" slack="0"/>
<pin id="971" dir="0" index="1" bw="8" slack="3"/>
<pin id="972" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_168/14 "/>
</bind>
</comp>

<comp id="974" class="1004" name="p_Repl2_11_trunc_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_11_trunc/14 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_169_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="9" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="3"/>
<pin id="983" dir="0" index="2" bw="8" slack="0"/>
<pin id="984" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_169/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="p_Result_57_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="0"/>
<pin id="989" dir="0" index="1" bw="63" slack="0"/>
<pin id="990" dir="0" index="2" bw="9" slack="0"/>
<pin id="991" dir="0" index="3" bw="6" slack="0"/>
<pin id="992" dir="0" index="4" bw="6" slack="0"/>
<pin id="993" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_57/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_228_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="0"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_228/14 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_170_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_170/14 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="a_assign_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="3"/>
<pin id="1009" dir="0" index="1" bw="32" slack="0"/>
<pin id="1010" dir="0" index="2" bw="32" slack="0"/>
<pin id="1011" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign/14 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="a_assign_6_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="1"/>
<pin id="1017" dir="0" index="2" bw="32" slack="0"/>
<pin id="1018" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_6/15 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="ireg_V_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="0"/>
<pin id="1023" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/16 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_229_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="0"/>
<pin id="1027" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_229/16 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_Result_58_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="64" slack="0"/>
<pin id="1032" dir="0" index="2" bw="7" slack="0"/>
<pin id="1033" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_58/16 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="exp_tmp_V_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="11" slack="0"/>
<pin id="1039" dir="0" index="1" bw="64" slack="0"/>
<pin id="1040" dir="0" index="2" bw="7" slack="0"/>
<pin id="1041" dir="0" index="3" bw="7" slack="0"/>
<pin id="1042" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/16 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_231_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="0"/>
<pin id="1049" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_231/16 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_173_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="63" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_173/16 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_171_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="11" slack="1"/>
<pin id="1059" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171/17 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_172_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="53" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="0" index="2" bw="52" slack="1"/>
<pin id="1064" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_172/17 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="p_Result_59_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="53" slack="0"/>
<pin id="1069" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_59/17 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="man_V_7_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="53" slack="0"/>
<pin id="1074" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_7/17 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="man_V_8_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="0" index="1" bw="54" slack="0"/>
<pin id="1080" dir="0" index="2" bw="53" slack="0"/>
<pin id="1081" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_8/17 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="F2_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="12" slack="0"/>
<pin id="1086" dir="0" index="1" bw="11" slack="0"/>
<pin id="1087" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/17 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_174_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="12" slack="0"/>
<pin id="1092" dir="0" index="1" bw="5" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_174/17 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_175_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="5" slack="0"/>
<pin id="1098" dir="0" index="1" bw="12" slack="0"/>
<pin id="1099" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_175/17 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_176_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="5" slack="0"/>
<pin id="1104" dir="0" index="1" bw="12" slack="0"/>
<pin id="1105" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_176/17 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sh_amt_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="12" slack="0"/>
<pin id="1111" dir="0" index="2" bw="12" slack="0"/>
<pin id="1112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/17 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_177_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="12" slack="0"/>
<pin id="1118" dir="0" index="1" bw="5" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_177/17 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_232_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="54" slack="0"/>
<pin id="1124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_232/17 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_178_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="12" slack="0"/>
<pin id="1128" dir="0" index="1" bw="7" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_178/17 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_233_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="0" index="1" bw="12" slack="0"/>
<pin id="1135" dir="0" index="2" bw="4" slack="0"/>
<pin id="1136" dir="0" index="3" bw="5" slack="0"/>
<pin id="1137" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_233/17 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="icmp5_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/17 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="ireg_V_to_int_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="2"/>
<pin id="1150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_to_int/17 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="tmp_235_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="0" index="2" bw="6" slack="0"/>
<pin id="1155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_235/17 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_181_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="0" index="2" bw="1" slack="0"/>
<pin id="1163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_181/17 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sel_tmp1_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="1"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/17 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sel_tmp2_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/17 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sel_tmp6_demorgan_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/17 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="sel_tmp6_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/17 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sel_tmp7_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/17 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="sel_tmp8_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/17 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sel_tmp9_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/17 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="sel_tmp_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/17 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sel_tmp21_demorgan_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/17 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="sel_tmp3_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/17 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="sel_tmp4_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/17 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="or_cond_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/17 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="newSel1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="16" slack="0"/>
<pin id="1240" dir="0" index="2" bw="16" slack="0"/>
<pin id="1241" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/17 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="or_cond7_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/17 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="or_cond8_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8/17 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="sh_amt_cast1_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="12" slack="1"/>
<pin id="1259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast1/18 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sh_amt_cast_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="12" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/18 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_179_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="12" slack="0"/>
<pin id="1265" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_179/18 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_180_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="54" slack="1"/>
<pin id="1269" dir="0" index="1" bw="32" slack="0"/>
<pin id="1270" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_180/18 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_234_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="54" slack="0"/>
<pin id="1274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_234/18 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="tmp_182_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="1"/>
<pin id="1278" dir="0" index="1" bw="12" slack="0"/>
<pin id="1279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_182/18 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="newSel_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="1"/>
<pin id="1283" dir="0" index="1" bw="16" slack="0"/>
<pin id="1284" dir="0" index="2" bw="16" slack="0"/>
<pin id="1285" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/18 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="newSel2_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="0" index="1" bw="16" slack="0"/>
<pin id="1291" dir="0" index="2" bw="16" slack="1"/>
<pin id="1292" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/18 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp_V_27_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="1"/>
<pin id="1296" dir="0" index="1" bw="16" slack="0"/>
<pin id="1297" dir="0" index="2" bw="1" slack="0"/>
<pin id="1298" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_27/18 "/>
</bind>
</comp>

<comp id="1301" class="1007" name="grp_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="0"/>
<pin id="1303" dir="0" index="1" bw="16" slack="0"/>
<pin id="1304" dir="0" index="2" bw="27" slack="0"/>
<pin id="1305" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/11 ret_V/11 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="k_3_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="11" slack="0"/>
<pin id="1315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="filter_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="5" slack="0"/>
<pin id="1323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="filter_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="conv2_layer_bias_V_a_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="4" slack="1"/>
<pin id="1328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv2_layer_bias_V_a "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_15_cast_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="7" slack="3"/>
<pin id="1333" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="1336" class="1005" name="rhs_V_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="17" slack="3"/>
<pin id="1338" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_3_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="3"/>
<pin id="1343" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="i_11_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="4" slack="0"/>
<pin id="1351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="j_7_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="4" slack="0"/>
<pin id="1359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="row_offset_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="2" slack="0"/>
<pin id="1367" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_offset_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_185_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="9" slack="1"/>
<pin id="1372" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_185 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="tmp_236_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="8" slack="1"/>
<pin id="1377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_236 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_154_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="1"/>
<pin id="1382" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_154 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="p_Result_55_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="3"/>
<pin id="1387" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_55 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp_V_29_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="2"/>
<pin id="1392" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_29 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_V_35_cast_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="17" slack="1"/>
<pin id="1398" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_35_cast "/>
</bind>
</comp>

<comp id="1402" class="1005" name="l_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="1"/>
<pin id="1404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_227_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="3"/>
<pin id="1409" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_227 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="col_offset_1_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="2" slack="0"/>
<pin id="1417" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_offset_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="tmp_22_cast_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="11" slack="1"/>
<pin id="1422" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="1425" class="1005" name="tmp_210_cast_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="12" slack="1"/>
<pin id="1427" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_210_cast "/>
</bind>
</comp>

<comp id="1433" class="1005" name="channel_offset_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="4" slack="0"/>
<pin id="1435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="channel_offset_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="next_mul_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="11" slack="0"/>
<pin id="1440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1443" class="1005" name="conv2_layer_weights_1_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="9" slack="1"/>
<pin id="1445" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_layer_weights_1 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="conv_buff_V_addr_1_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="11" slack="1"/>
<pin id="1450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_buff_V_addr_1 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="conv2_layer_weights_2_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="11" slack="1"/>
<pin id="1455" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_layer_weights_2 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="conv_buff_V_load_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="16" slack="1"/>
<pin id="1460" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_buff_V_load "/>
</bind>
</comp>

<comp id="1463" class="1005" name="sum_V_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="16" slack="1"/>
<pin id="1465" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1468" class="1005" name="tmp_155_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="1"/>
<pin id="1470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="tmp_160_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_160 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="tmp_161_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_161 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="m_s_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="63" slack="1"/>
<pin id="1486" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="1489" class="1005" name="tmp_226_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="1"/>
<pin id="1491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_226 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="a_assign_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="1"/>
<pin id="1496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="1500" class="1005" name="a_assign_6_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="1"/>
<pin id="1502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_6 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_Result_58_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="1"/>
<pin id="1508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_58 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="exp_tmp_V_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="11" slack="1"/>
<pin id="1513" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp_231_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="52" slack="1"/>
<pin id="1518" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_231 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_173_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="man_V_8_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="54" slack="1"/>
<pin id="1529" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_8 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="sh_amt_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="12" slack="1"/>
<pin id="1534" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1538" class="1005" name="tmp_232_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="16" slack="1"/>
<pin id="1540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_232 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="sel_tmp4_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="1"/>
<pin id="1545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="or_cond_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="1"/>
<pin id="1550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1553" class="1005" name="newSel1_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="16" slack="1"/>
<pin id="1555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="newSel1 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="or_cond8_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond8 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_V_27_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="16" slack="1"/>
<pin id="1565" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="225"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="220" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="226" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="92" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="365"><net_src comp="332" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="370"><net_src comp="92" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="388"><net_src comp="355" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="44" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="419"><net_src comp="190" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="289" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="289" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="289" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="441"><net_src comp="300" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="64" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="300" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="300" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="459"><net_src comp="70" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="296" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="259" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="259" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="312" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="312" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="80" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="324" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="76" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="324" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="348" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="348" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="94" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="348" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="98" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="308" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="498" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="102" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="104" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="514" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="528" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="348" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="106" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="72" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="336" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="336" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="571" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="108" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="110" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="571" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="24" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="90" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="576" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="587" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="576" pin="2"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="112" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="24" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="12" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="628"><net_src comp="114" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="116" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="613" pin="4"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="118" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="623" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="120" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="371" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="371" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="94" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="371" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="98" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="371" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="124" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="126" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="643" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="320" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="405" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="394" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="128" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="394" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="80" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="405" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="132" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="695" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="394" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="743"><net_src comp="722" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="756"><net_src comp="136" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="378" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="44" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="765"><net_src comp="138" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="140" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="767"><net_src comp="142" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="772"><net_src comp="144" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="146" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="768" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="789"><net_src comp="148" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="150" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="152" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="797"><net_src comp="783" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="154" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="768" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="156" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="158" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="108" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="793" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="160" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="777" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="152" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="836" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="120" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="162" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="773" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="164" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="867"><net_src comp="856" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="844" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="830" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="880"><net_src comp="166" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="154" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="869" pin="2"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="777" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="12" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="899"><net_src comp="168" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="892" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="170" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="889" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="930"><net_src comp="906" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="931"><net_src comp="919" pin="2"/><net_sink comp="925" pin=2"/></net>

<net id="939"><net_src comp="932" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="925" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="947"><net_src comp="172" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="150" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="174" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="956"><net_src comp="176" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="935" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="170" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="967"><net_src comp="178" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="968"><net_src comp="180" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="973"><net_src comp="182" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="978"><net_src comp="969" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="962" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="985"><net_src comp="184" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="974" pin="2"/><net_sink comp="980" pin=2"/></net>

<net id="994"><net_src comp="186" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="959" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="980" pin="3"/><net_sink comp="987" pin=2"/></net>

<net id="997"><net_src comp="188" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="998"><net_src comp="152" pin="0"/><net_sink comp="987" pin=4"/></net>

<net id="1002"><net_src comp="987" pin="5"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="190" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="1"/><net_sink comp="1007" pin=2"/></net>

<net id="1019"><net_src comp="415" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="190" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1024"><net_src comp="412" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1034"><net_src comp="176" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1021" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="174" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1043"><net_src comp="192" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="1021" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="194" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1046"><net_src comp="196" pin="0"/><net_sink comp="1037" pin=3"/></net>

<net id="1050"><net_src comp="1021" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1025" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="198" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1065"><net_src comp="200" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="120" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1060" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="202" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1082"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1083"><net_src comp="1067" pin="1"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="204" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1057" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="206" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="208" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1084" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="206" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1084" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1113"><net_src comp="1090" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1096" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=2"/></net>

<net id="1120"><net_src comp="1084" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="206" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="1077" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="1108" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="210" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1138"><net_src comp="212" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1139"><net_src comp="1108" pin="3"/><net_sink comp="1132" pin=1"/></net>

<net id="1140"><net_src comp="214" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1141"><net_src comp="140" pin="0"/><net_sink comp="1132" pin=3"/></net>

<net id="1146"><net_src comp="1132" pin="4"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="216" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1156"><net_src comp="160" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="1148" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1158"><net_src comp="152" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1164"><net_src comp="1151" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="218" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="90" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1171"><net_src comp="120" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="1116" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1167" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1116" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1187"><net_src comp="1178" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="120" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1090" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1126" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="120" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1189" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="1189" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1126" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1178" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1090" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="120" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1229"><net_src comp="1142" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1219" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1207" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1242"><net_src comp="1201" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1159" pin="3"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="1122" pin="1"/><net_sink comp="1237" pin=2"/></net>

<net id="1249"><net_src comp="1201" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1172" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="1231" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1275"><net_src comp="1267" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="1257" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1286"><net_src comp="1276" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1287"><net_src comp="1272" pin="1"/><net_sink comp="1281" pin=2"/></net>

<net id="1293"><net_src comp="1281" pin="3"/><net_sink comp="1288" pin=1"/></net>

<net id="1299"><net_src comp="1288" pin="3"/><net_sink comp="1294" pin=1"/></net>

<net id="1300"><net_src comp="90" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1306"><net_src comp="748" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1307"><net_src comp="745" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1308"><net_src comp="751" pin="3"/><net_sink comp="1301" pin=2"/></net>

<net id="1309"><net_src comp="1301" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="1316"><net_src comp="426" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1324"><net_src comp="443" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1329"><net_src comp="252" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1334"><net_src comp="462" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1339"><net_src comp="466" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1344"><net_src comp="470" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1352"><net_src comp="480" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1360"><net_src comp="492" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1368"><net_src comp="508" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1373"><net_src comp="544" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1378"><net_src comp="559" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1383"><net_src comp="581" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1388"><net_src comp="587" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1393"><net_src comp="601" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1399"><net_src comp="609" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1405"><net_src comp="631" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1410"><net_src comp="639" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1418"><net_src comp="653" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1423"><net_src comp="668" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1428"><net_src comp="691" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1436"><net_src comp="705" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1441"><net_src comp="711" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1446"><net_src comp="265" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1451"><net_src comp="278" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1456"><net_src comp="272" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1461"><net_src comp="245" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1466"><net_src comp="759" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1471"><net_src comp="768" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1477"><net_src comp="875" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1482"><net_src comp="883" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1487"><net_src comp="941" pin="4"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1492"><net_src comp="951" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1497"><net_src comp="1007" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1503"><net_src comp="1014" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1509"><net_src comp="1029" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1514"><net_src comp="1037" pin="4"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1519"><net_src comp="1047" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1524"><net_src comp="1051" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1530"><net_src comp="1077" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1535"><net_src comp="1108" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1537"><net_src comp="1532" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1541"><net_src comp="1122" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1546"><net_src comp="1225" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1551"><net_src comp="1231" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1556"><net_src comp="1237" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1288" pin=2"/></net>

<net id="1561"><net_src comp="1251" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1566"><net_src comp="1294" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="232" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_out_V_V | {19 }
 - Input state : 
	Port: conv2 : in_V_V | {2 }
	Port: conv2 : conv2_layer_bias_V | {3 4 }
	Port: conv2 : conv2_layer_weights_s | {9 10 }
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		k_3 : 1
		StgValue_28 : 2
		tmp : 1
		conv_buff_V_addr : 2
		StgValue_33 : 3
	State 3
		exitcond8 : 1
		filter_1 : 1
		StgValue_40 : 2
		tmp_s : 1
		conv2_layer_bias_V_a : 2
		p_Val2_25 : 3
	State 4
		tmp_15_cast : 1
		rhs_V : 1
		tmp_3 : 1
	State 5
		exitcond9 : 1
		i_11 : 1
		StgValue_55 : 2
	State 6
		exitcond1 : 1
		j_7 : 1
		StgValue_64 : 2
	State 7
		row_offset_cast8 : 1
		exitcond2 : 1
		row_offset_1 : 1
		StgValue_76 : 2
		tmp_184 : 2
		p_shl : 3
		p_shl_cast : 4
		p_shl2 : 3
		p_shl2_cast : 4
		tmp_185 : 5
		tmp_189_cast : 1
		tmp_17 : 2
		tmp_236 : 3
		lhs_V : 1
		tmp_V_28 : 2
		tmp_V_34_cast : 1
		tmp_154 : 3
		p_Result_55 : 3
		tmp_V_cast : 2
		tmp_V_29 : 4
		tmp_V_35_cast : 5
		p_Result_s : 6
		p_Result_56 : 7
		l : 8
		tmp_227 : 9
	State 8
		col_offset_cast5_cas : 1
		exitcond3 : 1
		col_offset_1 : 1
		StgValue_107 : 2
		tmp_187 : 1
		tmp_20 : 2
		tmp_22_cast : 3
		tmp4 : 2
		tmp24_cast : 3
		tmp_188 : 4
		tmp_210_cast : 5
	State 9
		phi_mul_cast : 1
		exitcond : 1
		channel_offset_1 : 1
		StgValue_127 : 2
		next_mul : 1
		t1 : 2
		t1_cast : 3
		tmp_211_cast : 1
		tmp_23 : 2
		tmp_23_cast : 3
		conv2_layer_weights_1 : 4
		conv2_layer_weights_2 : 5
		tmp_189 : 4
		conv_buff_V_addr_1 : 5
		conv_buff_V_load : 6
	State 10
	State 11
		r_V_2 : 1
		ret_V : 2
		sum_V : 3
	State 12
		tmp_198 : 1
		lsb_index : 1
		tmp_208 : 2
		icmp : 3
		tmp_211 : 1
		tmp_215 : 2
		tmp_217 : 3
		tmp_221 : 4
		p_Result_50 : 5
		tmp_156 : 5
		a : 6
		tmp_225 : 2
		rev : 3
		tmp_157 : 2
		p_Result_51 : 3
		tmp_158 : 3
		tmp_159 : 6
		tmp_160 : 6
		tmp_161 : 2
	State 13
		tmp_163 : 1
		tmp_204_cast : 2
		tmp_165 : 1
		tmp_166 : 2
		m_16 : 3
		m_17 : 4
		m_s : 5
		tmp_226 : 5
	State 14
		p_Repl2_11_trunc : 1
		tmp_169 : 2
		p_Result_57 : 3
		tmp_228 : 4
		tmp_170 : 5
		a_assign : 6
	State 15
		a_assign_6 : 1
	State 16
		ireg_V : 1
		tmp_229 : 2
		p_Result_58 : 2
		exp_tmp_V : 2
		tmp_231 : 2
		tmp_173 : 3
	State 17
		p_Result_59 : 1
		man_V_7 : 2
		man_V_8 : 3
		F2 : 1
		tmp_174 : 2
		tmp_175 : 2
		tmp_176 : 2
		sh_amt : 3
		tmp_177 : 2
		tmp_232 : 4
		tmp_178 : 4
		tmp_233 : 4
		icmp5 : 5
		tmp_235 : 1
		tmp_181 : 2
		sel_tmp2 : 3
		sel_tmp6_demorgan : 3
		sel_tmp6 : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		sel_tmp9 : 3
		sel_tmp : 3
		sel_tmp21_demorgan : 3
		sel_tmp3 : 3
		sel_tmp4 : 3
		or_cond : 3
		newSel1 : 3
		or_cond7 : 3
		or_cond8 : 3
	State 18
		tmp_179 : 1
		tmp_180 : 2
		tmp_234 : 3
		tmp_182 : 1
		newSel : 4
		newSel2 : 5
		tmp_V_27 : 6
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          k_3_fu_426         |    0    |    0    |    13   |
|          |       filter_1_fu_443       |    0    |    0    |    15   |
|          |         i_11_fu_480         |    0    |    0    |    13   |
|          |          j_7_fu_492         |    0    |    0    |    13   |
|          |     row_offset_1_fu_508     |    0    |    0    |    10   |
|          |        tmp_184_fu_514       |    0    |    0    |    13   |
|          |        tmp_17_fu_554        |    0    |    0    |    15   |
|          |       tmp_V_28_fu_571       |    0    |    0    |    23   |
|          |     tmp_V_34_cast_fu_576    |    0    |    0    |    23   |
|          |     col_offset_1_fu_653     |    0    |    0    |    10   |
|          |        tmp_20_fu_663        |    0    |    0    |    15   |
|    add   |         tmp4_fu_676         |    0    |    0    |    13   |
|          |        tmp_188_fu_686       |    0    |    0    |    15   |
|          |   channel_offset_1_fu_705   |    0    |    0    |    13   |
|          |       next_mul_fu_711       |    0    |    0    |    13   |
|          |          t1_fu_717          |    0    |    0    |    13   |
|          |        tmp_23_fu_730        |    0    |    0    |    13   |
|          |       lsb_index_fu_777      |    0    |    0    |    39   |
|          |        tmp_157_fu_850       |    0    |    0    |    24   |
|          |        tmp_162_fu_895       |    0    |    0    |    39   |
|          |         m_17_fu_935         |    0    |    0    |    71   |
|          |   p_Repl2_11_trunc_fu_974   |    0    |    0    |    8    |
|          |       tmp_175_fu_1096       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |         tmp_i_fu_415        |    0    |    66   |   239   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_V_29_fu_601       |    0    |    0    |    16   |
|          |         m_16_fu_925         |    0    |    0    |    64   |
|          | tmp_247_cast_cast_ca_fu_962 |    0    |    0    |    8    |
|          |       a_assign_fu_1007      |    0    |    0    |    32   |
|          |      a_assign_6_fu_1014     |    0    |    0    |    32   |
|  select  |       man_V_8_fu_1077       |    0    |    0    |    54   |
|          |        sh_amt_fu_1108       |    0    |    0    |    12   |
|          |       tmp_181_fu_1159       |    0    |    0    |    2    |
|          |       newSel1_fu_1237       |    0    |    0    |    16   |
|          |        newSel_fu_1281       |    0    |    0    |    16   |
|          |       newSel2_fu_1288       |    0    |    0    |    16   |
|          |       tmp_V_27_fu_1294      |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |       d_assign_fu_412       |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_185_fu_544       |    0    |    0    |    15   |
|          |      tmp_V_cast_fu_595      |    0    |    0    |    23   |
|          |        tmp_155_fu_768       |    0    |    0    |    39   |
|          |        tmp_215_fu_803       |    0    |    0    |    15   |
|    sub   |        tmp_164_fu_910       |    0    |    0    |    39   |
|          |        tmp_168_fu_969       |    0    |    0    |    8    |
|          |       man_V_7_fu_1071       |    0    |    0    |    60   |
|          |          F2_fu_1084         |    0    |    0    |    12   |
|          |       tmp_176_fu_1102       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond7_fu_420      |    0    |    0    |    13   |
|          |       exitcond8_fu_437      |    0    |    0    |    11   |
|          |       exitcond9_fu_474      |    0    |    0    |    9    |
|          |       exitcond1_fu_486      |    0    |    0    |    9    |
|          |       exitcond2_fu_502      |    0    |    0    |    8    |
|          |        tmp_154_fu_581       |    0    |    0    |    18   |
|          |       exitcond3_fu_647      |    0    |    0    |    8    |
|   icmp   |       exitcond_fu_699       |    0    |    0    |    9    |
|          |         icmp_fu_793         |    0    |    0    |    18   |
|          |        tmp_156_fu_824       |    0    |    0    |    13   |
|          |        tmp_161_fu_883       |    0    |    0    |    18   |
|          |       tmp_173_fu_1051       |    0    |    0    |    29   |
|          |       tmp_174_fu_1090       |    0    |    0    |    13   |
|          |       tmp_177_fu_1116       |    0    |    0    |    13   |
|          |       tmp_178_fu_1126       |    0    |    0    |    13   |
|          |        icmp5_fu_1142        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |       tmp_180_fu_1267       |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_166_fu_919       |    0    |    0    |   101   |
|          |       tmp_182_fu_1276       |    0    |    0    |    35   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |        tmp_221_fu_813       |    0    |    0    |    12   |
|          |        tmp_163_fu_900       |    0    |    0    |   101   |
|----------|-----------------------------|---------|---------|---------|
|   cttz   |           l_fu_631          |    0    |    40   |    36   |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_50_fu_819     |    0    |    0    |    17   |
|          |           a_fu_830          |    0    |    0    |    2    |
|          |        tmp_158_fu_863       |    0    |    0    |    2    |
|    and   |       sel_tmp2_fu_1172      |    0    |    0    |    2    |
|          |       sel_tmp7_fu_1189      |    0    |    0    |    2    |
|          |       sel_tmp9_fu_1201      |    0    |    0    |    2    |
|          |       sel_tmp_fu_1207       |    0    |    0    |    2    |
|          |       sel_tmp4_fu_1225      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_159_fu_869       |    0    |    0    |    2    |
|          |  sel_tmp6_demorgan_fu_1178  |    0    |    0    |    2    |
|    or    |  sel_tmp21_demorgan_fu_1213 |    0    |    0    |    2    |
|          |       or_cond_fu_1231       |    0    |    0    |    2    |
|          |       or_cond7_fu_1245      |    0    |    0    |    2    |
|          |       or_cond8_fu_1251      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          rev_fu_844         |    0    |    0    |    2    |
|          |       sel_tmp1_fu_1167      |    0    |    0    |    2    |
|    xor   |       sel_tmp6_fu_1183      |    0    |    0    |    2    |
|          |       sel_tmp8_fu_1195      |    0    |    0    |    2    |
|          |       sel_tmp3_fu_1219      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1301         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_226      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_244_write_fu_232  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_432         |    0    |    0    |    0    |
|          |         tmp_s_fu_449        |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_462     |    0    |    0    |    0    |
|          |   row_offset_cast8_fu_498   |    0    |    0    |    0    |
|          |      p_shl_cast_fu_528      |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_540     |    0    |    0    |    0    |
|          |     tmp_189_cast_fu_550     |    0    |    0    |    0    |
|          |     tmp_V_35_cast_fu_609    |    0    |    0    |    0    |
|          | col_offset_cast5_cas_fu_643 |    0    |    0    |    0    |
|          |        tmp_187_fu_659       |    0    |    0    |    0    |
|          |      tmp24_cast_fu_682      |    0    |    0    |    0    |
|          |     phi_mul_cast_fu_695     |    0    |    0    |    0    |
|   zext   |     tmp_211_cast_fu_726     |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_735     |    0    |    0    |    0    |
|          |        tmp_189_fu_740       |    0    |    0    |    0    |
|          |        tmp_217_fu_809       |    0    |    0    |    0    |
|          |           m_fu_889          |    0    |    0    |    0    |
|          |        m_cast_fu_892        |    0    |    0    |    0    |
|          |     tmp_204_cast_fu_906     |    0    |    0    |    0    |
|          |        tmp_165_fu_915       |    0    |    0    |    0    |
|          |        tmp_167_fu_932       |    0    |    0    |    0    |
|          |         m_20_fu_959         |    0    |    0    |    0    |
|          |       tmp_171_fu_1057       |    0    |    0    |    0    |
|          |     p_Result_59_fu_1067     |    0    |    0    |    0    |
|          |       tmp_179_fu_1263       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_14_fu_454        |    0    |    0    |    0    |
|          |         p_shl_fu_520        |    0    |    0    |    0    |
|          |        p_shl2_fu_532        |    0    |    0    |    0    |
|          |        tmp_236_fu_559       |    0    |    0    |    0    |
|bitconcatenate|      p_Result_56_fu_623     |    0    |    0    |    0    |
|          |      tmp_22_cast_fu_668     |    0    |    0    |    0    |
|          |        lhs_V_3_fu_751       |    0    |    0    |    0    |
|          |        tmp_160_fu_875       |    0    |    0    |    0    |
|          |        tmp_169_fu_980       |    0    |    0    |    0    |
|          |       tmp_172_fu_1060       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         rhs_V_fu_466        |    0    |    0    |    0    |
|          |         tmp_3_fu_470        |    0    |    0    |    0    |
|          |         lhs_V_fu_567        |    0    |    0    |    0    |
|          |     tmp_210_cast_fu_691     |    0    |    0    |    0    |
|   sext   |        t1_cast_fu_722       |    0    |    0    |    0    |
|          |          r_V_fu_745         |    0    |    0    |    0    |
|          |        tmp_190_fu_748       |    0    |    0    |    0    |
|          |     sh_amt_cast1_fu_1257    |    0    |    0    |    0    |
|          |     sh_amt_cast_fu_1260     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_55_fu_587     |    0    |    0    |    0    |
|          |        tmp_225_fu_836       |    0    |    0    |    0    |
| bitselect|      p_Result_51_fu_856     |    0    |    0    |    0    |
|          |        tmp_226_fu_951       |    0    |    0    |    0    |
|          |     p_Result_58_fu_1029     |    0    |    0    |    0    |
|          |       tmp_235_fu_1151       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_613      |    0    |    0    |    0    |
|          |         sum_V_fu_759        |    0    |    0    |    0    |
|partselect|        tmp_208_fu_783       |    0    |    0    |    0    |
|          |          m_s_fu_941         |    0    |    0    |    0    |
|          |      exp_tmp_V_fu_1037      |    0    |    0    |    0    |
|          |       tmp_233_fu_1132       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_227_fu_639       |    0    |    0    |    0    |
|          |        tmp_198_fu_773       |    0    |    0    |    0    |
|          |        tmp_211_fu_799       |    0    |    0    |    0    |
|   trunc  |        tmp_228_fu_999       |    0    |    0    |    0    |
|          |       tmp_229_fu_1025       |    0    |    0    |    0    |
|          |       tmp_231_fu_1047       |    0    |    0    |    0    |
|          |       tmp_232_fu_1122       |    0    |    0    |    0    |
|          |       tmp_234_fu_1272       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  partset |      p_Result_57_fu_987     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |   206   |   2033  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|conv_buff_V|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      a_assign_6_reg_1500     |   32   |
|       a_assign_reg_1494      |   32   |
|   channel_offset_1_reg_1433  |    4   |
|    channel_offset_reg_390    |    4   |
|     col_offset_1_reg_1415    |    2   |
|      col_offset_reg_367      |    2   |
| conv2_layer_bias_V_a_reg_1326|    4   |
|conv2_layer_weights_1_reg_1443|    9   |
|conv2_layer_weights_2_reg_1453|   11   |
|  conv_buff_V_addr_1_reg_1448 |   11   |
|   conv_buff_V_load_reg_1458  |   16   |
|      exp_tmp_V_reg_1511      |   11   |
|       filter_1_reg_1321      |    5   |
|        filter_reg_296        |    5   |
|         i_11_reg_1349        |    4   |
|           i_reg_308          |    4   |
|         j_7_reg_1357         |    4   |
|           j_reg_320          |    4   |
|         k_3_reg_1313         |   11   |
|           k_reg_285          |   11   |
|          l_reg_1402          |   32   |
|         m_s_reg_1484         |   63   |
|       man_V_8_reg_1527       |   54   |
|       newSel1_reg_1553       |   16   |
|       next_mul_reg_1438      |   11   |
|       or_cond8_reg_1558      |    1   |
|       or_cond_reg_1548       |    1   |
|       p_0160_5_reg_355       |   16   |
|     p_Result_55_reg_1385     |    1   |
|     p_Result_58_reg_1506     |    1   |
|       p_Val2_30_reg_378      |   16   |
|       p_Val2_s_reg_332       |   16   |
|        phi_mul_reg_401       |   11   |
|        rhs_V_reg_1336        |   17   |
|     row_offset_1_reg_1365    |    2   |
|      row_offset_reg_344      |    2   |
|       sel_tmp4_reg_1543      |    1   |
|        sh_amt_reg_1532       |   12   |
|        sum_V_reg_1463        |   16   |
|       tmp_154_reg_1380       |    1   |
|       tmp_155_reg_1468       |   32   |
|     tmp_15_cast_reg_1331     |    7   |
|       tmp_160_reg_1474       |   32   |
|       tmp_161_reg_1479       |    1   |
|       tmp_173_reg_1521       |    1   |
|       tmp_185_reg_1370       |    9   |
|     tmp_210_cast_reg_1425    |   12   |
|       tmp_226_reg_1489       |    1   |
|       tmp_227_reg_1407       |    8   |
|     tmp_22_cast_reg_1420     |   11   |
|       tmp_231_reg_1516       |   52   |
|       tmp_232_reg_1538       |   16   |
|       tmp_236_reg_1375       |    8   |
|        tmp_3_reg_1341        |   16   |
|       tmp_V_27_reg_1563      |   16   |
|       tmp_V_29_reg_1390      |   16   |
|    tmp_V_35_cast_reg_1396    |   17   |
+------------------------------+--------+
|             Total            |   731  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_245 |  p0  |   3  |  11  |   33   ||    15   |
| grp_access_fu_259 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   9  |   18   ||    9    |
|   filter_reg_296  |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_308     |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_320     |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_332 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   117  || 12.4287 ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   206  |  2033  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   69   |
|  Register |    -   |    -   |    -   |   731  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   12   |   937  |  2102  |
+-----------+--------+--------+--------+--------+--------+
