Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Mar 30 19:23:28 2021
| Host             : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command          : report_power -file CSTE_RISCVEDF_wrapper_power_routed.rpt -pb CSTE_RISCVEDF_wrapper_power_summary_routed.pb -rpx CSTE_RISCVEDF_wrapper_power_routed.rpx
| Design           : CSTE_RISCVEDF_wrapper
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 57.996 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 55.934                           |
| Device Static (W)        | 2.062                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    10.403 |     4988 |       --- |             --- |
|   LUT as Logic           |     9.353 |     2387 |    101400 |            2.35 |
|   LUT as Distributed RAM |     0.428 |      112 |     35000 |            0.32 |
|   CARRY4                 |     0.272 |       86 |     25350 |            0.34 |
|   F7/F8 Muxes            |     0.220 |      624 |    101400 |            0.62 |
|   Register               |     0.124 |     1609 |    202800 |            0.79 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |    15.991 |     3635 |       --- |             --- |
| Block RAM                |     0.276 |      1.5 |       325 |            0.46 |
| I/O                      |    29.265 |       73 |       400 |           18.25 |
| Static Power             |     2.062 |          |           |                 |
| Total                    |    57.996 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    28.499 |      26.736 |      1.763 |
| Vccaux    |       1.800 |     1.233 |       1.125 |      0.108 |
| Vcco33    |       3.300 |     7.887 |       7.886 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.611 |       0.610 |      0.001 |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.084 |       0.022 |      0.062 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| CSTE_RISCVEDF_wrapper                            |    55.934 |
|   CSTE_RISCVEDF_i                                |    26.400 |
|     ARRAYBLOCK                                   |     0.323 |
|       M4                                         |     0.012 |
|         inst                                     |     0.012 |
|       SWOTap                                     |     0.000 |
|       TESTOTap                                   |     0.005 |
|       U9                                         |     0.306 |
|         inst                                     |     0.306 |
|     CLKBLOCK                                     |     0.989 |
|       DIVOTap                                    |     0.000 |
|       U8                                         |     0.989 |
|         inst                                     |     0.989 |
|     DISPBLOCK                                    |     3.320 |
|       U5                                         |     1.176 |
|         inst                                     |     1.176 |
|       U6                                         |     1.824 |
|         inst                                     |     1.824 |
|           PT7SEG                                 |     1.787 |
|       U61                                        |     0.320 |
|         inst                                     |     0.320 |
|     GPIOBLOCK                                    |     0.104 |
|       U7                                         |     0.104 |
|         inst                                     |     0.104 |
|           PTLED                                  |     0.104 |
|       U71                                        |    <0.001 |
|         inst                                     |    <0.001 |
|       xlslice_0                                  |     0.000 |
|     MEMARYBLOCK                                  |     4.378 |
|       MEMTEST_0                                  |     0.984 |
|         inst                                     |     0.984 |
|       PCWA                                       |     0.000 |
|       U2                                         |     2.873 |
|         U0                                       |     2.873 |
|           synth_options.dist_mem_inst            |     2.873 |
|             gen_rom.rom_inst                     |     2.873 |
|       U3                                         |     0.522 |
|         U0                                       |     0.522 |
|           inst_blk_mem_gen                       |     0.522 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.522 |
|               valid.cstr                         |     0.522 |
|                 ramloop[0].ram.r                 |     0.522 |
|                   prim_init.ram                  |     0.522 |
|     U1                                           |    11.497 |
|       inst                                       |    11.497 |
|         U1_1                                     |     0.136 |
|         U1_2                                     |    11.249 |
|           DU1                                    |     0.223 |
|           DU2                                    |     9.365 |
|           PC                                     |     1.356 |
|           addJB                                  |     0.159 |
|           addpc4                                 |     0.146 |
|     U10                                          |     1.123 |
|       inst                                       |     1.123 |
|     U11                                          |     3.313 |
|       inst                                       |     3.313 |
|         FONT_8X16                                |     0.128 |
|         MEMBUF_reg_0_63_0_2                      |     0.018 |
|         MEMBUF_reg_0_63_12_14                    |     0.019 |
|         MEMBUF_reg_0_63_15_17                    |     0.019 |
|         MEMBUF_reg_0_63_18_20                    |     0.018 |
|         MEMBUF_reg_0_63_21_23                    |     0.019 |
|         MEMBUF_reg_0_63_24_26                    |     0.017 |
|         MEMBUF_reg_0_63_27_29                    |     0.020 |
|         MEMBUF_reg_0_63_30_30                    |     0.010 |
|         MEMBUF_reg_0_63_31_31                    |     0.011 |
|         MEMBUF_reg_0_63_3_5                      |     0.019 |
|         MEMBUF_reg_0_63_6_8                      |     0.020 |
|         MEMBUF_reg_0_63_9_11                     |     0.022 |
|         MEMBUF_reg_128_191_0_2                   |     0.020 |
|         MEMBUF_reg_128_191_12_14                 |     0.020 |
|         MEMBUF_reg_128_191_15_17                 |     0.020 |
|         MEMBUF_reg_128_191_18_20                 |     0.024 |
|         MEMBUF_reg_128_191_21_23                 |     0.024 |
|         MEMBUF_reg_128_191_24_26                 |     0.020 |
|         MEMBUF_reg_128_191_27_29                 |     0.018 |
|         MEMBUF_reg_128_191_30_30                 |     0.010 |
|         MEMBUF_reg_128_191_31_31                 |     0.010 |
|         MEMBUF_reg_128_191_3_5                   |     0.023 |
|         MEMBUF_reg_128_191_6_8                   |     0.020 |
|         MEMBUF_reg_128_191_9_11                  |     0.020 |
|         U12                                      |     2.079 |
|         data_buf_reg_0_3_0_5                     |     0.029 |
|         data_buf_reg_0_3_12_17                   |     0.025 |
|         data_buf_reg_0_3_18_23                   |     0.025 |
|         data_buf_reg_0_3_24_29                   |     0.021 |
|         data_buf_reg_0_3_30_31                   |     0.007 |
|         data_buf_reg_0_3_6_11                    |     0.025 |
|     U4                                           |     1.354 |
|       inst                                       |     1.354 |
+--------------------------------------------------+-----------+


