# File saved with Nlview 7.5.7 2022-07-21 7101 VDI=41 GEI=38 GUI=QT:6.5.6
#  -curmodule
# non-default properties - (restore without -noprops)
property -colorscheme classic
property attrcolor #525252
property autobundle 129
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #515a3d
property boxcolor2 #005b85
property boxcolor7 #653171
property boxhierpins 3
property boxinstcolor #005b85
property boxpincolor #525252
property boxpinfontsize 8
property buscolor #000000
property buswidthlimit 0
property createnetattrdsp 1024
property createvconn 65
property decorate 1
property elidetext 1
property fillcolor1 #b1d272
property fillcolor2 #00c7fd
property fillcolor3 #b4f0ff
property fillcolor5 #c0c0c0
property fillcolor6 #5b69ff
property fillcolor7 #cc94da
property fillcolor8 #86b3ca
property fillcolor9 #98a1ff
property fillcolor10 #548fad
property fillcolor11 #aeaeae
property instattrmax -1
property netcolor #000000
property nohiernegpins 0
property overlaycolor #000000
property pbuscolor #525252
property pbusnamecolor #005b85
property pinattrmax -1
property portcolor #525252
property portnamecolor #005b85
property ripattrmax -1
property rippercolor #000000
property rubberbandcolor #00aaff
property selectionappearance 6
property selectioncolor #aa1027
property sheetheight 34
property sheetwidth 44
property showmarks 9
property showpagenumbers 1
property showripindex 1
property showvconn 1
#
module new cxltyp2_ed filter_view
load symbol h_cache_buffer {} HIERBOX pin clk input.left pin reset_n input.left pin rd_en input.left pin wr_overflow output.right pin wr_idx_rst input.left pin wr_en input.left pinBus rd_idx input.left [12:0] pinBus cache_addr_o output.right [63:0] pinBus wr_idx_o output.right [12:0] pinBus cache_addr_i input.left [63:0] boxcolor 2 fillcolor 2 fillregion 3 linewidth 2
load symbol w64_d8192 {} HIERBOX pin wren input.left pin clock input.left pin sclr input.left pinBus rdaddress input.left [12:0] pinBus wraddress input.left [12:0] pinBus q output.right [63:0] pinBus data input.left [63:0] boxcolor 2 fillcolor 6 fillregion 9 linewidth 2
load symbol h_cache_buffer|reduce_or_1 {} OR pin o output pin a[0] input pin a[1] input pin a[2] input pin a[3] input pin a[4] input pin a[5] input pin a[6] input pin a[7] input pin a[8] input pin a[9] input pin a[10] input pin a[11] input pin a[12] input boxcolor 1 fillcolor 1 linewidth 2
load symbol h_cache_buffer|add_0 {} RTL(+) pin cin input.left pinBus a input.left [12:0] pinBus o output.right [12:0] pinBus b input.left [12:0] boxcolor 1 fillcolor 1 linewidth 2
load symbol h_cache_buffer|reduce_nor_0 {} OR pin o output pin a[0] input pin a[1] input pin a[2] input pin a[3] input pin a[4] input pin a[5] input pin a[6] input pin a[7] input pin a[8] input pin a[9] input pin a[10] input pin a[11] input pin a[12] input boxcolor 1 fillcolor 1 linewidth 2
load symbol h_cache_buffer|wr_overflow {} AND pin o output pin a[0] input pin a[1] input boxcolor 1 fillcolor 1 linewidth 2
load symbol h_cache_buffer|i47 {} MUX pinBus d0 input.left 13 i47|d0 i48|d0 i49|d0 i50|d0 i51|d0 i52|d0 i53|d0 i54|d0 i55|d0 i56|d0 i57|d0 i58|d0 i59|d0 pinBus d1 input.left 13 i47|d1 i48|d1 i49|d1 i50|d1 i51|d1 i52|d1 i53|d1 i54|d1 i55|d1 i56|d1 i57|d1 i58|d1 i59|d1 pinBus o output.right 13 i47|o i48|o i49|o i50|o i51|o i52|o i53|o i54|o i55|o i56|o i57|o i58|o i59|o pinBus sel input.top 13 i47|sel i48|sel i49|sel i50|sel i51|sel i52|sel i53|sel i54|sel i55|sel i56|sel i57|sel i58|sel i59|sel boxcolor 1 fillcolor 1 sandwich 2 linewidth 2
load symbol h_cache_buffer|i60 {} MUX pinBus d0 input.left 13 i60|d0 i61|d0 i62|d0 i63|d0 i64|d0 i65|d0 i66|d0 i67|d0 i68|d0 i69|d0 i70|d0 i71|d0 i72|d0 pinBus d1 input.left 13 i60|d1 i61|d1 i62|d1 i63|d1 i64|d1 i65|d1 i66|d1 i67|d1 i68|d1 i69|d1 i70|d1 i71|d1 i72|d1 pinBus o output.right 13 i60|o i61|o i62|o i63|o i64|o i65|o i66|o i67|o i68|o i69|o i70|o i71|o i72|o pinBus sel input.top 13 i60|sel i61|sel i62|sel i63|sel i64|sel i65|sel i66|sel i67|sel i68|sel i69|sel i70|sel i71|sel i72|sel boxcolor 1 fillcolor 1 sandwich 2 linewidth 2
load symbol h_cache_buffer|i73 {} MUX pinBus d0 input.left 13 i73|d0 i74|d0 i75|d0 i76|d0 i77|d0 i78|d0 i79|d0 i80|d0 i81|d0 i82|d0 i83|d0 i84|d0 i85|d0 pinBus d1 input.left 13 i73|d1 i74|d1 i75|d1 i76|d1 i77|d1 i78|d1 i79|d1 i80|d1 i81|d1 i82|d1 i83|d1 i84|d1 i85|d1 pinBus o output.right 13 i73|o i74|o i75|o i76|o i77|o i78|o i79|o i80|o i81|o i82|o i83|o i84|o i85|o pinBus sel input.top 13 i73|sel i74|sel i75|sel i76|sel i77|sel i78|sel i79|sel i80|sel i81|sel i82|sel i83|sel i84|sel i85|sel boxcolor 1 fillcolor 1 sandwich 2 linewidth 2
load symbol h_cache_buffer|i86 {} MUX pinBus d0 input.left 13 i86|d0 i87|d0 i88|d0 i89|d0 i90|d0 i91|d0 i92|d0 i93|d0 i94|d0 i95|d0 i96|d0 i97|d0 i98|d0 pinBus d1 input.left 13 i86|d1 i87|d1 i88|d1 i89|d1 i90|d1 i91|d1 i92|d1 i93|d1 i94|d1 i95|d1 i96|d1 i97|d1 i98|d1 pinBus o output.right 13 i86|o i87|o i88|o i89|o i90|o i91|o i92|o i93|o i94|o i95|o i96|o i97|o i98|o pinBus sel input.top 13 i86|sel i87|sel i88|sel i89|sel i90|sel i91|sel i92|sel i93|sel i94|sel i95|sel i96|sel i97|sel i98|sel boxcolor 1 fillcolor 1 sandwich 2 linewidth 2
load symbol h_cache_buffer|wr_idx {} GEN pinBus clk input.clk.left 13 wr_idx[12]|clk wr_idx[11]|clk wr_idx[10]|clk wr_idx[9]|clk wr_idx[8]|clk wr_idx[7]|clk wr_idx[6]|clk wr_idx[5]|clk wr_idx[4]|clk wr_idx[3]|clk wr_idx[2]|clk wr_idx[1]|clk wr_idx[0]|clk pinBus d input.left 13 wr_idx[12]|d wr_idx[11]|d wr_idx[10]|d wr_idx[9]|d wr_idx[8]|d wr_idx[7]|d wr_idx[6]|d wr_idx[5]|d wr_idx[4]|d wr_idx[3]|d wr_idx[2]|d wr_idx[1]|d wr_idx[0]|d pinBus q output.right 13 wr_idx[12]|q wr_idx[11]|q wr_idx[10]|q wr_idx[9]|q wr_idx[8]|q wr_idx[7]|q wr_idx[6]|q wr_idx[5]|q wr_idx[4]|q wr_idx[3]|q wr_idx[2]|q wr_idx[1]|q wr_idx[0]|q boxcolor 7 fillcolor 7 sandwich 2 linewidth 2
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst h_cache_buffer {} -unfold -autohide -attr @name h_cache_buffer_inst -attr @cell h_cache_buffer -pinAttr clk @name clk -pinAttr reset_n @name reset_n -pinAttr rd_en @name rd_en -pinAttr wr_overflow @name wr_overflow -pinAttr wr_idx_rst @name wr_idx_rst -pinAttr wr_en @name wr_en -pinBusAttr rd_idx @name rd_idx[12:0] -pinAttr rd_idx[12] @name rd_idx[12] -pinAttr rd_idx[11] @name rd_idx[11] -pinAttr rd_idx[10] @name rd_idx[10] -pinAttr rd_idx[9] @name rd_idx[9] -pinAttr rd_idx[8] @name rd_idx[8] -pinAttr rd_idx[7] @name rd_idx[7] -pinAttr rd_idx[6] @name rd_idx[6] -pinAttr rd_idx[5] @name rd_idx[5] -pinAttr rd_idx[4] @name rd_idx[4] -pinAttr rd_idx[3] @name rd_idx[3] -pinAttr rd_idx[2] @name rd_idx[2] -pinAttr rd_idx[1] @name rd_idx[1] -pinAttr rd_idx[0] @name rd_idx[0] -pinBusAttr cache_addr_o @name cache_addr_o[63:0] -pinAttr cache_addr_o[63] @name cache_addr_o[63] -pinAttr cache_addr_o[62] @name cache_addr_o[62] -pinAttr cache_addr_o[61] @name cache_addr_o[61] -pinAttr cache_addr_o[60] @name cache_addr_o[60] -pinAttr cache_addr_o[59] @name cache_addr_o[59] -pinAttr cache_addr_o[58] @name cache_addr_o[58] -pinAttr cache_addr_o[57] @name cache_addr_o[57] -pinAttr cache_addr_o[56] @name cache_addr_o[56] -pinAttr cache_addr_o[55] @name cache_addr_o[55] -pinAttr cache_addr_o[54] @name cache_addr_o[54] -pinAttr cache_addr_o[53] @name cache_addr_o[53] -pinAttr cache_addr_o[52] @name cache_addr_o[52] -pinAttr cache_addr_o[51] @name cache_addr_o[51] -pinAttr cache_addr_o[50] @name cache_addr_o[50] -pinAttr cache_addr_o[49] @name cache_addr_o[49] -pinAttr cache_addr_o[48] @name cache_addr_o[48] -pinAttr cache_addr_o[47] @name cache_addr_o[47] -pinAttr cache_addr_o[46] @name cache_addr_o[46] -pinAttr cache_addr_o[45] @name cache_addr_o[45] -pinAttr cache_addr_o[44] @name cache_addr_o[44] -pinAttr cache_addr_o[43] @name cache_addr_o[43] -pinAttr cache_addr_o[42] @name cache_addr_o[42] -pinAttr cache_addr_o[41] @name cache_addr_o[41] -pinAttr cache_addr_o[40] @name cache_addr_o[40] -pinAttr cache_addr_o[39] @name cache_addr_o[39] -pinAttr cache_addr_o[38] @name cache_addr_o[38] -pinAttr cache_addr_o[37] @name cache_addr_o[37] -pinAttr cache_addr_o[36] @name cache_addr_o[36] -pinAttr cache_addr_o[35] @name cache_addr_o[35] -pinAttr cache_addr_o[34] @name cache_addr_o[34] -pinAttr cache_addr_o[33] @name cache_addr_o[33] -pinAttr cache_addr_o[32] @name cache_addr_o[32] -pinAttr cache_addr_o[31] @name cache_addr_o[31] -pinAttr cache_addr_o[30] @name cache_addr_o[30] -pinAttr cache_addr_o[29] @name cache_addr_o[29] -pinAttr cache_addr_o[28] @name cache_addr_o[28] -pinAttr cache_addr_o[27] @name cache_addr_o[27] -pinAttr cache_addr_o[26] @name cache_addr_o[26] -pinAttr cache_addr_o[25] @name cache_addr_o[25] -pinAttr cache_addr_o[24] @name cache_addr_o[24] -pinAttr cache_addr_o[23] @name cache_addr_o[23] -pinAttr cache_addr_o[22] @name cache_addr_o[22] -pinAttr cache_addr_o[21] @name cache_addr_o[21] -pinAttr cache_addr_o[20] @name cache_addr_o[20] -pinAttr cache_addr_o[19] @name cache_addr_o[19] -pinAttr cache_addr_o[18] @name cache_addr_o[18] -pinAttr cache_addr_o[17] @name cache_addr_o[17] -pinAttr cache_addr_o[16] @name cache_addr_o[16] -pinAttr cache_addr_o[15] @name cache_addr_o[15] -pinAttr cache_addr_o[14] @name cache_addr_o[14] -pinAttr cache_addr_o[13] @name cache_addr_o[13] -pinAttr cache_addr_o[12] @name cache_addr_o[12] -pinAttr cache_addr_o[11] @name cache_addr_o[11] -pinAttr cache_addr_o[10] @name cache_addr_o[10] -pinAttr cache_addr_o[9] @name cache_addr_o[9] -pinAttr cache_addr_o[8] @name cache_addr_o[8] -pinAttr cache_addr_o[7] @name cache_addr_o[7] -pinAttr cache_addr_o[6] @name cache_addr_o[6] -pinAttr cache_addr_o[5] @name cache_addr_o[5] -pinAttr cache_addr_o[4] @name cache_addr_o[4] -pinAttr cache_addr_o[3] @name cache_addr_o[3] -pinAttr cache_addr_o[2] @name cache_addr_o[2] -pinAttr cache_addr_o[1] @name cache_addr_o[1] -pinAttr cache_addr_o[0] @name cache_addr_o[0] -pinBusAttr wr_idx_o @name wr_idx_o[12:0] -pinAttr wr_idx_o[12] @name wr_idx_o[12] -pinAttr wr_idx_o[11] @name wr_idx_o[11] -pinAttr wr_idx_o[10] @name wr_idx_o[10] -pinAttr wr_idx_o[9] @name wr_idx_o[9] -pinAttr wr_idx_o[8] @name wr_idx_o[8] -pinAttr wr_idx_o[7] @name wr_idx_o[7] -pinAttr wr_idx_o[6] @name wr_idx_o[6] -pinAttr wr_idx_o[5] @name wr_idx_o[5] -pinAttr wr_idx_o[4] @name wr_idx_o[4] -pinAttr wr_idx_o[3] @name wr_idx_o[3] -pinAttr wr_idx_o[2] @name wr_idx_o[2] -pinAttr wr_idx_o[1] @name wr_idx_o[1] -pinAttr wr_idx_o[0] @name wr_idx_o[0] -pinBusAttr cache_addr_i @name cache_addr_i[63:0] -pinAttr cache_addr_i[63] @name cache_addr_i[63] -pinAttr cache_addr_i[62] @name cache_addr_i[62] -pinAttr cache_addr_i[61] @name cache_addr_i[61] -pinAttr cache_addr_i[60] @name cache_addr_i[60] -pinAttr cache_addr_i[59] @name cache_addr_i[59] -pinAttr cache_addr_i[58] @name cache_addr_i[58] -pinAttr cache_addr_i[57] @name cache_addr_i[57] -pinAttr cache_addr_i[56] @name cache_addr_i[56] -pinAttr cache_addr_i[55] @name cache_addr_i[55] -pinAttr cache_addr_i[54] @name cache_addr_i[54] -pinAttr cache_addr_i[53] @name cache_addr_i[53] -pinAttr cache_addr_i[52] @name cache_addr_i[52] -pinAttr cache_addr_i[51] @name cache_addr_i[51] -pinAttr cache_addr_i[50] @name cache_addr_i[50] -pinAttr cache_addr_i[49] @name cache_addr_i[49] -pinAttr cache_addr_i[48] @name cache_addr_i[48] -pinAttr cache_addr_i[47] @name cache_addr_i[47] -pinAttr cache_addr_i[46] @name cache_addr_i[46] -pinAttr cache_addr_i[45] @name cache_addr_i[45] -pinAttr cache_addr_i[44] @name cache_addr_i[44] -pinAttr cache_addr_i[43] @name cache_addr_i[43] -pinAttr cache_addr_i[42] @name cache_addr_i[42] -pinAttr cache_addr_i[41] @name cache_addr_i[41] -pinAttr cache_addr_i[40] @name cache_addr_i[40] -pinAttr cache_addr_i[39] @name cache_addr_i[39] -pinAttr cache_addr_i[38] @name cache_addr_i[38] -pinAttr cache_addr_i[37] @name cache_addr_i[37] -pinAttr cache_addr_i[36] @name cache_addr_i[36] -pinAttr cache_addr_i[35] @name cache_addr_i[35] -pinAttr cache_addr_i[34] @name cache_addr_i[34] -pinAttr cache_addr_i[33] @name cache_addr_i[33] -pinAttr cache_addr_i[32] @name cache_addr_i[32] -pinAttr cache_addr_i[31] @name cache_addr_i[31] -pinAttr cache_addr_i[30] @name cache_addr_i[30] -pinAttr cache_addr_i[29] @name cache_addr_i[29] -pinAttr cache_addr_i[28] @name cache_addr_i[28] -pinAttr cache_addr_i[27] @name cache_addr_i[27] -pinAttr cache_addr_i[26] @name cache_addr_i[26] -pinAttr cache_addr_i[25] @name cache_addr_i[25] -pinAttr cache_addr_i[24] @name cache_addr_i[24] -pinAttr cache_addr_i[23] @name cache_addr_i[23] -pinAttr cache_addr_i[22] @name cache_addr_i[22] -pinAttr cache_addr_i[21] @name cache_addr_i[21] -pinAttr cache_addr_i[20] @name cache_addr_i[20] -pinAttr cache_addr_i[19] @name cache_addr_i[19] -pinAttr cache_addr_i[18] @name cache_addr_i[18] -pinAttr cache_addr_i[17] @name cache_addr_i[17] -pinAttr cache_addr_i[16] @name cache_addr_i[16] -pinAttr cache_addr_i[15] @name cache_addr_i[15] -pinAttr cache_addr_i[14] @name cache_addr_i[14] -pinAttr cache_addr_i[13] @name cache_addr_i[13] -pinAttr cache_addr_i[12] @name cache_addr_i[12] -pinAttr cache_addr_i[11] @name cache_addr_i[11] -pinAttr cache_addr_i[10] @name cache_addr_i[10] -pinAttr cache_addr_i[9] @name cache_addr_i[9] -pinAttr cache_addr_i[8] @name cache_addr_i[8] -pinAttr cache_addr_i[7] @name cache_addr_i[7] -pinAttr cache_addr_i[6] @name cache_addr_i[6] -pinAttr cache_addr_i[5] @name cache_addr_i[5] -pinAttr cache_addr_i[4] @name cache_addr_i[4] -pinAttr cache_addr_i[3] @name cache_addr_i[3] -pinAttr cache_addr_i[2] @name cache_addr_i[2] -pinAttr cache_addr_i[1] @name cache_addr_i[1] -pinAttr cache_addr_i[0] @name cache_addr_i[0] -hierPinAttr clk @name clk -hierPinAttr reset_n @name reset_n -hierPinAttr rd_en @name rd_en -hierPinAttr wr_overflow @name wr_overflow -hierPinAttr wr_idx_rst @name wr_idx_rst -hierPinAttr wr_en @name wr_en -hierPinBusAttr rd_idx @name rd_idx[12:0] -hierPinAttr rd_idx[12] @name rd_idx[12] -hierPinAttr rd_idx[11] @name rd_idx[11] -hierPinAttr rd_idx[10] @name rd_idx[10] -hierPinAttr rd_idx[9] @name rd_idx[9] -hierPinAttr rd_idx[8] @name rd_idx[8] -hierPinAttr rd_idx[7] @name rd_idx[7] -hierPinAttr rd_idx[6] @name rd_idx[6] -hierPinAttr rd_idx[5] @name rd_idx[5] -hierPinAttr rd_idx[4] @name rd_idx[4] -hierPinAttr rd_idx[3] @name rd_idx[3] -hierPinAttr rd_idx[2] @name rd_idx[2] -hierPinAttr rd_idx[1] @name rd_idx[1] -hierPinAttr rd_idx[0] @name rd_idx[0] -hierPinBusAttr cache_addr_o @name cache_addr_o[63:0] -hierPinAttr cache_addr_o[63] @name cache_addr_o[63] -hierPinAttr cache_addr_o[62] @name cache_addr_o[62] -hierPinAttr cache_addr_o[61] @name cache_addr_o[61] -hierPinAttr cache_addr_o[60] @name cache_addr_o[60] -hierPinAttr cache_addr_o[59] @name cache_addr_o[59] -hierPinAttr cache_addr_o[58] @name cache_addr_o[58] -hierPinAttr cache_addr_o[57] @name cache_addr_o[57] -hierPinAttr cache_addr_o[56] @name cache_addr_o[56] -hierPinAttr cache_addr_o[55] @name cache_addr_o[55] -hierPinAttr cache_addr_o[54] @name cache_addr_o[54] -hierPinAttr cache_addr_o[53] @name cache_addr_o[53] -hierPinAttr cache_addr_o[52] @name cache_addr_o[52] -hierPinAttr cache_addr_o[51] @name cache_addr_o[51] -hierPinAttr cache_addr_o[50] @name cache_addr_o[50] -hierPinAttr cache_addr_o[49] @name cache_addr_o[49] -hierPinAttr cache_addr_o[48] @name cache_addr_o[48] -hierPinAttr cache_addr_o[47] @name cache_addr_o[47] -hierPinAttr cache_addr_o[46] @name cache_addr_o[46] -hierPinAttr cache_addr_o[45] @name cache_addr_o[45] -hierPinAttr cache_addr_o[44] @name cache_addr_o[44] -hierPinAttr cache_addr_o[43] @name cache_addr_o[43] -hierPinAttr cache_addr_o[42] @name cache_addr_o[42] -hierPinAttr cache_addr_o[41] @name cache_addr_o[41] -hierPinAttr cache_addr_o[40] @name cache_addr_o[40] -hierPinAttr cache_addr_o[39] @name cache_addr_o[39] -hierPinAttr cache_addr_o[38] @name cache_addr_o[38] -hierPinAttr cache_addr_o[37] @name cache_addr_o[37] -hierPinAttr cache_addr_o[36] @name cache_addr_o[36] -hierPinAttr cache_addr_o[35] @name cache_addr_o[35] -hierPinAttr cache_addr_o[34] @name cache_addr_o[34] -hierPinAttr cache_addr_o[33] @name cache_addr_o[33] -hierPinAttr cache_addr_o[32] @name cache_addr_o[32] -hierPinAttr cache_addr_o[31] @name cache_addr_o[31] -hierPinAttr cache_addr_o[30] @name cache_addr_o[30] -hierPinAttr cache_addr_o[29] @name cache_addr_o[29] -hierPinAttr cache_addr_o[28] @name cache_addr_o[28] -hierPinAttr cache_addr_o[27] @name cache_addr_o[27] -hierPinAttr cache_addr_o[26] @name cache_addr_o[26] -hierPinAttr cache_addr_o[25] @name cache_addr_o[25] -hierPinAttr cache_addr_o[24] @name cache_addr_o[24] -hierPinAttr cache_addr_o[23] @name cache_addr_o[23] -hierPinAttr cache_addr_o[22] @name cache_addr_o[22] -hierPinAttr cache_addr_o[21] @name cache_addr_o[21] -hierPinAttr cache_addr_o[20] @name cache_addr_o[20] -hierPinAttr cache_addr_o[19] @name cache_addr_o[19] -hierPinAttr cache_addr_o[18] @name cache_addr_o[18] -hierPinAttr cache_addr_o[17] @name cache_addr_o[17] -hierPinAttr cache_addr_o[16] @name cache_addr_o[16] -hierPinAttr cache_addr_o[15] @name cache_addr_o[15] -hierPinAttr cache_addr_o[14] @name cache_addr_o[14] -hierPinAttr cache_addr_o[13] @name cache_addr_o[13] -hierPinAttr cache_addr_o[12] @name cache_addr_o[12] -hierPinAttr cache_addr_o[11] @name cache_addr_o[11] -hierPinAttr cache_addr_o[10] @name cache_addr_o[10] -hierPinAttr cache_addr_o[9] @name cache_addr_o[9] -hierPinAttr cache_addr_o[8] @name cache_addr_o[8] -hierPinAttr cache_addr_o[7] @name cache_addr_o[7] -hierPinAttr cache_addr_o[6] @name cache_addr_o[6] -hierPinAttr cache_addr_o[5] @name cache_addr_o[5] -hierPinAttr cache_addr_o[4] @name cache_addr_o[4] -hierPinAttr cache_addr_o[3] @name cache_addr_o[3] -hierPinAttr cache_addr_o[2] @name cache_addr_o[2] -hierPinAttr cache_addr_o[1] @name cache_addr_o[1] -hierPinAttr cache_addr_o[0] @name cache_addr_o[0] -hierPinBusAttr wr_idx_o @name wr_idx_o[12:0] -hierPinAttr wr_idx_o[12] @name wr_idx_o[12] -hierPinAttr wr_idx_o[11] @name wr_idx_o[11] -hierPinAttr wr_idx_o[10] @name wr_idx_o[10] -hierPinAttr wr_idx_o[9] @name wr_idx_o[9] -hierPinAttr wr_idx_o[8] @name wr_idx_o[8] -hierPinAttr wr_idx_o[7] @name wr_idx_o[7] -hierPinAttr wr_idx_o[6] @name wr_idx_o[6] -hierPinAttr wr_idx_o[5] @name wr_idx_o[5] -hierPinAttr wr_idx_o[4] @name wr_idx_o[4] -hierPinAttr wr_idx_o[3] @name wr_idx_o[3] -hierPinAttr wr_idx_o[2] @name wr_idx_o[2] -hierPinAttr wr_idx_o[1] @name wr_idx_o[1] -hierPinAttr wr_idx_o[0] @name wr_idx_o[0] -hierPinBusAttr cache_addr_i @name cache_addr_i[63:0] -hierPinAttr cache_addr_i[63] @name cache_addr_i[63] -hierPinAttr cache_addr_i[62] @name cache_addr_i[62] -hierPinAttr cache_addr_i[61] @name cache_addr_i[61] -hierPinAttr cache_addr_i[60] @name cache_addr_i[60] -hierPinAttr cache_addr_i[59] @name cache_addr_i[59] -hierPinAttr cache_addr_i[58] @name cache_addr_i[58] -hierPinAttr cache_addr_i[57] @name cache_addr_i[57] -hierPinAttr cache_addr_i[56] @name cache_addr_i[56] -hierPinAttr cache_addr_i[55] @name cache_addr_i[55] -hierPinAttr cache_addr_i[54] @name cache_addr_i[54] -hierPinAttr cache_addr_i[53] @name cache_addr_i[53] -hierPinAttr cache_addr_i[52] @name cache_addr_i[52] -hierPinAttr cache_addr_i[51] @name cache_addr_i[51] -hierPinAttr cache_addr_i[50] @name cache_addr_i[50] -hierPinAttr cache_addr_i[49] @name cache_addr_i[49] -hierPinAttr cache_addr_i[48] @name cache_addr_i[48] -hierPinAttr cache_addr_i[47] @name cache_addr_i[47] -hierPinAttr cache_addr_i[46] @name cache_addr_i[46] -hierPinAttr cache_addr_i[45] @name cache_addr_i[45] -hierPinAttr cache_addr_i[44] @name cache_addr_i[44] -hierPinAttr cache_addr_i[43] @name cache_addr_i[43] -hierPinAttr cache_addr_i[42] @name cache_addr_i[42] -hierPinAttr cache_addr_i[41] @name cache_addr_i[41] -hierPinAttr cache_addr_i[40] @name cache_addr_i[40] -hierPinAttr cache_addr_i[39] @name cache_addr_i[39] -hierPinAttr cache_addr_i[38] @name cache_addr_i[38] -hierPinAttr cache_addr_i[37] @name cache_addr_i[37] -hierPinAttr cache_addr_i[36] @name cache_addr_i[36] -hierPinAttr cache_addr_i[35] @name cache_addr_i[35] -hierPinAttr cache_addr_i[34] @name cache_addr_i[34] -hierPinAttr cache_addr_i[33] @name cache_addr_i[33] -hierPinAttr cache_addr_i[32] @name cache_addr_i[32] -hierPinAttr cache_addr_i[31] @name cache_addr_i[31] -hierPinAttr cache_addr_i[30] @name cache_addr_i[30] -hierPinAttr cache_addr_i[29] @name cache_addr_i[29] -hierPinAttr cache_addr_i[28] @name cache_addr_i[28] -hierPinAttr cache_addr_i[27] @name cache_addr_i[27] -hierPinAttr cache_addr_i[26] @name cache_addr_i[26] -hierPinAttr cache_addr_i[25] @name cache_addr_i[25] -hierPinAttr cache_addr_i[24] @name cache_addr_i[24] -hierPinAttr cache_addr_i[23] @name cache_addr_i[23] -hierPinAttr cache_addr_i[22] @name cache_addr_i[22] -hierPinAttr cache_addr_i[21] @name cache_addr_i[21] -hierPinAttr cache_addr_i[20] @name cache_addr_i[20] -hierPinAttr cache_addr_i[19] @name cache_addr_i[19] -hierPinAttr cache_addr_i[18] @name cache_addr_i[18] -hierPinAttr cache_addr_i[17] @name cache_addr_i[17] -hierPinAttr cache_addr_i[16] @name cache_addr_i[16] -hierPinAttr cache_addr_i[15] @name cache_addr_i[15] -hierPinAttr cache_addr_i[14] @name cache_addr_i[14] -hierPinAttr cache_addr_i[13] @name cache_addr_i[13] -hierPinAttr cache_addr_i[12] @name cache_addr_i[12] -hierPinAttr cache_addr_i[11] @name cache_addr_i[11] -hierPinAttr cache_addr_i[10] @name cache_addr_i[10] -hierPinAttr cache_addr_i[9] @name cache_addr_i[9] -hierPinAttr cache_addr_i[8] @name cache_addr_i[8] -hierPinAttr cache_addr_i[7] @name cache_addr_i[7] -hierPinAttr cache_addr_i[6] @name cache_addr_i[6] -hierPinAttr cache_addr_i[5] @name cache_addr_i[5] -hierPinAttr cache_addr_i[4] @name cache_addr_i[4] -hierPinAttr cache_addr_i[3] @name cache_addr_i[3] -hierPinAttr cache_addr_i[2] @name cache_addr_i[2] -hierPinAttr cache_addr_i[1] @name cache_addr_i[1] -hierPinAttr cache_addr_i[0] @name cache_addr_i[0] -pg 1 -lvl 1 -x 90 -y 50
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst w64_d8192 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -autohide -attr @name bram_w64_d8192_inst -attr @cell w64_d8192 -pinAttr wren @name wren -pinAttr clock @name clock -pinAttr sclr @name sclr -pinAttr sclr @marks ir -pinBusAttr rdaddress @name rdaddress[12:0] -pinAttr rdaddress[12] @name rdaddress[12] -pinAttr rdaddress[11] @name rdaddress[11] -pinAttr rdaddress[10] @name rdaddress[10] -pinAttr rdaddress[9] @name rdaddress[9] -pinAttr rdaddress[8] @name rdaddress[8] -pinAttr rdaddress[7] @name rdaddress[7] -pinAttr rdaddress[6] @name rdaddress[6] -pinAttr rdaddress[5] @name rdaddress[5] -pinAttr rdaddress[4] @name rdaddress[4] -pinAttr rdaddress[3] @name rdaddress[3] -pinAttr rdaddress[2] @name rdaddress[2] -pinAttr rdaddress[1] @name rdaddress[1] -pinAttr rdaddress[0] @name rdaddress[0] -pinBusAttr wraddress @name wraddress[12:0] -pinAttr wraddress[12] @name wraddress[12] -pinAttr wraddress[11] @name wraddress[11] -pinAttr wraddress[10] @name wraddress[10] -pinAttr wraddress[9] @name wraddress[9] -pinAttr wraddress[8] @name wraddress[8] -pinAttr wraddress[7] @name wraddress[7] -pinAttr wraddress[6] @name wraddress[6] -pinAttr wraddress[5] @name wraddress[5] -pinAttr wraddress[4] @name wraddress[4] -pinAttr wraddress[3] @name wraddress[3] -pinAttr wraddress[2] @name wraddress[2] -pinAttr wraddress[1] @name wraddress[1] -pinAttr wraddress[0] @name wraddress[0] -pinBusAttr q @name q[63:0] -pinAttr q[63] @name q[63] -pinAttr q[62] @name q[62] -pinAttr q[61] @name q[61] -pinAttr q[60] @name q[60] -pinAttr q[59] @name q[59] -pinAttr q[58] @name q[58] -pinAttr q[57] @name q[57] -pinAttr q[56] @name q[56] -pinAttr q[55] @name q[55] -pinAttr q[54] @name q[54] -pinAttr q[53] @name q[53] -pinAttr q[52] @name q[52] -pinAttr q[51] @name q[51] -pinAttr q[50] @name q[50] -pinAttr q[49] @name q[49] -pinAttr q[48] @name q[48] -pinAttr q[47] @name q[47] -pinAttr q[46] @name q[46] -pinAttr q[45] @name q[45] -pinAttr q[44] @name q[44] -pinAttr q[43] @name q[43] -pinAttr q[42] @name q[42] -pinAttr q[41] @name q[41] -pinAttr q[40] @name q[40] -pinAttr q[39] @name q[39] -pinAttr q[38] @name q[38] -pinAttr q[37] @name q[37] -pinAttr q[36] @name q[36] -pinAttr q[35] @name q[35] -pinAttr q[34] @name q[34] -pinAttr q[33] @name q[33] -pinAttr q[32] @name q[32] -pinAttr q[31] @name q[31] -pinAttr q[30] @name q[30] -pinAttr q[29] @name q[29] -pinAttr q[28] @name q[28] -pinAttr q[27] @name q[27] -pinAttr q[26] @name q[26] -pinAttr q[25] @name q[25] -pinAttr q[24] @name q[24] -pinAttr q[23] @name q[23] -pinAttr q[22] @name q[22] -pinAttr q[21] @name q[21] -pinAttr q[20] @name q[20] -pinAttr q[19] @name q[19] -pinAttr q[18] @name q[18] -pinAttr q[17] @name q[17] -pinAttr q[16] @name q[16] -pinAttr q[15] @name q[15] -pinAttr q[14] @name q[14] -pinAttr q[13] @name q[13] -pinAttr q[12] @name q[12] -pinAttr q[11] @name q[11] -pinAttr q[10] @name q[10] -pinAttr q[9] @name q[9] -pinAttr q[8] @name q[8] -pinAttr q[7] @name q[7] -pinAttr q[6] @name q[6] -pinAttr q[5] @name q[5] -pinAttr q[4] @name q[4] -pinAttr q[3] @name q[3] -pinAttr q[2] @name q[2] -pinAttr q[1] @name q[1] -pinAttr q[0] @name q[0] -pinBusAttr data @name data[63:0] -pinAttr data[63] @name data[63] -pinAttr data[62] @name data[62] -pinAttr data[61] @name data[61] -pinAttr data[60] @name data[60] -pinAttr data[59] @name data[59] -pinAttr data[58] @name data[58] -pinAttr data[57] @name data[57] -pinAttr data[56] @name data[56] -pinAttr data[55] @name data[55] -pinAttr data[54] @name data[54] -pinAttr data[53] @name data[53] -pinAttr data[52] @name data[52] -pinAttr data[51] @name data[51] -pinAttr data[50] @name data[50] -pinAttr data[49] @name data[49] -pinAttr data[48] @name data[48] -pinAttr data[47] @name data[47] -pinAttr data[46] @name data[46] -pinAttr data[45] @name data[45] -pinAttr data[44] @name data[44] -pinAttr data[43] @name data[43] -pinAttr data[42] @name data[42] -pinAttr data[41] @name data[41] -pinAttr data[40] @name data[40] -pinAttr data[39] @name data[39] -pinAttr data[38] @name data[38] -pinAttr data[37] @name data[37] -pinAttr data[36] @name data[36] -pinAttr data[35] @name data[35] -pinAttr data[34] @name data[34] -pinAttr data[33] @name data[33] -pinAttr data[32] @name data[32] -pinAttr data[31] @name data[31] -pinAttr data[30] @name data[30] -pinAttr data[29] @name data[29] -pinAttr data[28] @name data[28] -pinAttr data[27] @name data[27] -pinAttr data[26] @name data[26] -pinAttr data[25] @name data[25] -pinAttr data[24] @name data[24] -pinAttr data[23] @name data[23] -pinAttr data[22] @name data[22] -pinAttr data[21] @name data[21] -pinAttr data[20] @name data[20] -pinAttr data[19] @name data[19] -pinAttr data[18] @name data[18] -pinAttr data[17] @name data[17] -pinAttr data[16] @name data[16] -pinAttr data[15] @name data[15] -pinAttr data[14] @name data[14] -pinAttr data[13] @name data[13] -pinAttr data[12] @name data[12] -pinAttr data[11] @name data[11] -pinAttr data[10] @name data[10] -pinAttr data[9] @name data[9] -pinAttr data[8] @name data[8] -pinAttr data[7] @name data[7] -pinAttr data[6] @name data[6] -pinAttr data[5] @name data[5] -pinAttr data[4] @name data[4] -pinAttr data[3] @name data[3] -pinAttr data[2] @name data[2] -pinAttr data[1] @name data[1] -pinAttr data[0] @name data[0] -hierPinAttr wren @name wren -hierPinAttr clock @name clock -hierPinAttr sclr @name sclr -hierPinBusAttr rdaddress @name rdaddress[12:0] -hierPinAttr rdaddress[12] @name rdaddress[12] -hierPinAttr rdaddress[11] @name rdaddress[11] -hierPinAttr rdaddress[10] @name rdaddress[10] -hierPinAttr rdaddress[9] @name rdaddress[9] -hierPinAttr rdaddress[8] @name rdaddress[8] -hierPinAttr rdaddress[7] @name rdaddress[7] -hierPinAttr rdaddress[6] @name rdaddress[6] -hierPinAttr rdaddress[5] @name rdaddress[5] -hierPinAttr rdaddress[4] @name rdaddress[4] -hierPinAttr rdaddress[3] @name rdaddress[3] -hierPinAttr rdaddress[2] @name rdaddress[2] -hierPinAttr rdaddress[1] @name rdaddress[1] -hierPinAttr rdaddress[0] @name rdaddress[0] -hierPinBusAttr wraddress @name wraddress[12:0] -hierPinAttr wraddress[12] @name wraddress[12] -hierPinAttr wraddress[11] @name wraddress[11] -hierPinAttr wraddress[10] @name wraddress[10] -hierPinAttr wraddress[9] @name wraddress[9] -hierPinAttr wraddress[8] @name wraddress[8] -hierPinAttr wraddress[7] @name wraddress[7] -hierPinAttr wraddress[6] @name wraddress[6] -hierPinAttr wraddress[5] @name wraddress[5] -hierPinAttr wraddress[4] @name wraddress[4] -hierPinAttr wraddress[3] @name wraddress[3] -hierPinAttr wraddress[2] @name wraddress[2] -hierPinAttr wraddress[1] @name wraddress[1] -hierPinAttr wraddress[0] @name wraddress[0] -hierPinBusAttr q @name q[63:0] -hierPinAttr q[63] @name q[63] -hierPinAttr q[62] @name q[62] -hierPinAttr q[61] @name q[61] -hierPinAttr q[60] @name q[60] -hierPinAttr q[59] @name q[59] -hierPinAttr q[58] @name q[58] -hierPinAttr q[57] @name q[57] -hierPinAttr q[56] @name q[56] -hierPinAttr q[55] @name q[55] -hierPinAttr q[54] @name q[54] -hierPinAttr q[53] @name q[53] -hierPinAttr q[52] @name q[52] -hierPinAttr q[51] @name q[51] -hierPinAttr q[50] @name q[50] -hierPinAttr q[49] @name q[49] -hierPinAttr q[48] @name q[48] -hierPinAttr q[47] @name q[47] -hierPinAttr q[46] @name q[46] -hierPinAttr q[45] @name q[45] -hierPinAttr q[44] @name q[44] -hierPinAttr q[43] @name q[43] -hierPinAttr q[42] @name q[42] -hierPinAttr q[41] @name q[41] -hierPinAttr q[40] @name q[40] -hierPinAttr q[39] @name q[39] -hierPinAttr q[38] @name q[38] -hierPinAttr q[37] @name q[37] -hierPinAttr q[36] @name q[36] -hierPinAttr q[35] @name q[35] -hierPinAttr q[34] @name q[34] -hierPinAttr q[33] @name q[33] -hierPinAttr q[32] @name q[32] -hierPinAttr q[31] @name q[31] -hierPinAttr q[30] @name q[30] -hierPinAttr q[29] @name q[29] -hierPinAttr q[28] @name q[28] -hierPinAttr q[27] @name q[27] -hierPinAttr q[26] @name q[26] -hierPinAttr q[25] @name q[25] -hierPinAttr q[24] @name q[24] -hierPinAttr q[23] @name q[23] -hierPinAttr q[22] @name q[22] -hierPinAttr q[21] @name q[21] -hierPinAttr q[20] @name q[20] -hierPinAttr q[19] @name q[19] -hierPinAttr q[18] @name q[18] -hierPinAttr q[17] @name q[17] -hierPinAttr q[16] @name q[16] -hierPinAttr q[15] @name q[15] -hierPinAttr q[14] @name q[14] -hierPinAttr q[13] @name q[13] -hierPinAttr q[12] @name q[12] -hierPinAttr q[11] @name q[11] -hierPinAttr q[10] @name q[10] -hierPinAttr q[9] @name q[9] -hierPinAttr q[8] @name q[8] -hierPinAttr q[7] @name q[7] -hierPinAttr q[6] @name q[6] -hierPinAttr q[5] @name q[5] -hierPinAttr q[4] @name q[4] -hierPinAttr q[3] @name q[3] -hierPinAttr q[2] @name q[2] -hierPinAttr q[1] @name q[1] -hierPinAttr q[0] @name q[0] -hierPinBusAttr data @name data[63:0] -hierPinAttr data[63] @name data[63] -hierPinAttr data[62] @name data[62] -hierPinAttr data[61] @name data[61] -hierPinAttr data[60] @name data[60] -hierPinAttr data[59] @name data[59] -hierPinAttr data[58] @name data[58] -hierPinAttr data[57] @name data[57] -hierPinAttr data[56] @name data[56] -hierPinAttr data[55] @name data[55] -hierPinAttr data[54] @name data[54] -hierPinAttr data[53] @name data[53] -hierPinAttr data[52] @name data[52] -hierPinAttr data[51] @name data[51] -hierPinAttr data[50] @name data[50] -hierPinAttr data[49] @name data[49] -hierPinAttr data[48] @name data[48] -hierPinAttr data[47] @name data[47] -hierPinAttr data[46] @name data[46] -hierPinAttr data[45] @name data[45] -hierPinAttr data[44] @name data[44] -hierPinAttr data[43] @name data[43] -hierPinAttr data[42] @name data[42] -hierPinAttr data[41] @name data[41] -hierPinAttr data[40] @name data[40] -hierPinAttr data[39] @name data[39] -hierPinAttr data[38] @name data[38] -hierPinAttr data[37] @name data[37] -hierPinAttr data[36] @name data[36] -hierPinAttr data[35] @name data[35] -hierPinAttr data[34] @name data[34] -hierPinAttr data[33] @name data[33] -hierPinAttr data[32] @name data[32] -hierPinAttr data[31] @name data[31] -hierPinAttr data[30] @name data[30] -hierPinAttr data[29] @name data[29] -hierPinAttr data[28] @name data[28] -hierPinAttr data[27] @name data[27] -hierPinAttr data[26] @name data[26] -hierPinAttr data[25] @name data[25] -hierPinAttr data[24] @name data[24] -hierPinAttr data[23] @name data[23] -hierPinAttr data[22] @name data[22] -hierPinAttr data[21] @name data[21] -hierPinAttr data[20] @name data[20] -hierPinAttr data[19] @name data[19] -hierPinAttr data[18] @name data[18] -hierPinAttr data[17] @name data[17] -hierPinAttr data[16] @name data[16] -hierPinAttr data[15] @name data[15] -hierPinAttr data[14] @name data[14] -hierPinAttr data[13] @name data[13] -hierPinAttr data[12] @name data[12] -hierPinAttr data[11] @name data[11] -hierPinAttr data[10] @name data[10] -hierPinAttr data[9] @name data[9] -hierPinAttr data[8] @name data[8] -hierPinAttr data[7] @name data[7] -hierPinAttr data[6] @name data[6] -hierPinAttr data[5] @name data[5] -hierPinAttr data[4] @name data[4] -hierPinAttr data[3] @name data[3] -hierPinAttr data[2] @name data[2] -hierPinAttr data[1] @name data[1] -hierPinAttr data[0] @name data[0] -pg 1 -lvl 7 -x 1300 -y 70
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 h_cache_buffer|reduce_or_1 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name reduce_or_1 -attr @cell {} -pinAttr o @name {} -pinAttr a[0] @name {} -pinAttr a[0] @marks ir -pinAttr a[1] @name {} -pinAttr a[1] @marks ir -pinAttr a[2] @name {} -pinAttr a[2] @marks ir -pinAttr a[3] @name {} -pinAttr a[3] @marks ir -pinAttr a[4] @name {} -pinAttr a[4] @marks ir -pinAttr a[5] @name {} -pinAttr a[5] @marks ir -pinAttr a[6] @name {} -pinAttr a[6] @marks ir -pinAttr a[7] @name {} -pinAttr a[7] @marks ir -pinAttr a[8] @name {} -pinAttr a[8] @marks ir -pinAttr a[9] @name {} -pinAttr a[9] @marks ir -pinAttr a[10] @name {} -pinAttr a[10] @marks ir -pinAttr a[11] @name {} -pinAttr a[11] @marks ir -pinAttr a[12] @name {} -pinAttr a[12] @marks ir -pg 1 -lvl 1 -x 210 -y 240
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 h_cache_buffer|add_0 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name add_0 -attr @cell {} -pinAttr cin @name cin -pinAttr cin @vconn 1'h0 -pinBusAttr a @name a[12:0] -pinAttr a[12] @name a[12] -pinAttr a[11] @name a[11] -pinAttr a[10] @name a[10] -pinAttr a[9] @name a[9] -pinAttr a[8] @name a[8] -pinAttr a[7] @name a[7] -pinAttr a[6] @name a[6] -pinAttr a[5] @name a[5] -pinAttr a[4] @name a[4] -pinAttr a[3] @name a[3] -pinAttr a[2] @name a[2] -pinAttr a[1] @name a[1] -pinAttr a[0] @name a[0] -pinBusAttr o @name o[12:0] -pinAttr o[12] @name o[12] -pinAttr o[11] @name o[11] -pinAttr o[10] @name o[10] -pinAttr o[9] @name o[9] -pinAttr o[8] @name o[8] -pinAttr o[7] @name o[7] -pinAttr o[6] @name o[6] -pinAttr o[5] @name o[5] -pinAttr o[4] @name o[4] -pinAttr o[3] @name o[3] -pinAttr o[2] @name o[2] -pinAttr o[1] @name o[1] -pinAttr o[0] @name o[0] -pinBusAttr b @name b[12:0] -pinBusAttr b @vconn 13'h1 -pinAttr b[12] @name b[12] -pinAttr b[11] @name b[11] -pinAttr b[10] @name b[10] -pinAttr b[9] @name b[9] -pinAttr b[8] @name b[8] -pinAttr b[7] @name b[7] -pinAttr b[6] @name b[6] -pinAttr b[5] @name b[5] -pinAttr b[4] @name b[4] -pinAttr b[3] @name b[3] -pinAttr b[2] @name b[2] -pinAttr b[1] @name b[1] -pinAttr b[0] @name b[0] -pg 1 -lvl 1 -x 210 -y 370
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 h_cache_buffer|reduce_nor_0 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name reduce_nor_0 -attr @cell {} -pinAttr o @name {} -pinAttr a[0] @name {} -pinAttr a[0] @marks ir -pinAttr a[1] @name {} -pinAttr a[1] @marks ir -pinAttr a[2] @name {} -pinAttr a[2] @marks ir -pinAttr a[3] @name {} -pinAttr a[3] @marks ir -pinAttr a[4] @name {} -pinAttr a[4] @marks ir -pinAttr a[5] @name {} -pinAttr a[5] @marks ir -pinAttr a[6] @name {} -pinAttr a[6] @marks ir -pinAttr a[7] @name {} -pinAttr a[7] @marks ir -pinAttr a[8] @name {} -pinAttr a[8] @marks ir -pinAttr a[9] @name {} -pinAttr a[9] @marks ir -pinAttr a[10] @name {} -pinAttr a[10] @marks ir -pinAttr a[11] @name {} -pinAttr a[11] @marks ir -pinAttr a[12] @name {} -pinAttr a[12] @marks ir -pg 1 -lvl 6 -x 1080 -y 410
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_overflow h_cache_buffer|wr_overflow {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name wr_overflow -attr @cell {} -pinAttr o @name {} -pinAttr a[0] @name {} -pinAttr a[1] @name {} -pinAttr a[1] @marks ir -pg 1 -lvl 7 -x 1300 -y 400
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 h_cache_buffer|i47 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name i47[12:0] -attr @cell {} -attr @bundle 1 -pinBusAttr d0 @bundle 1 -pinBusAttr d0 @name d0 -pinAttr i47|d0 @name i47|d0 -pinAttr i48|d0 @name i48|d0 -pinAttr i49|d0 @name i49|d0 -pinAttr i50|d0 @name i50|d0 -pinAttr i51|d0 @name i51|d0 -pinAttr i52|d0 @name i52|d0 -pinAttr i53|d0 @name i53|d0 -pinAttr i54|d0 @name i54|d0 -pinAttr i55|d0 @name i55|d0 -pinAttr i56|d0 @name i56|d0 -pinAttr i57|d0 @name i57|d0 -pinAttr i58|d0 @name i58|d0 -pinAttr i59|d0 @name i59|d0 -pinBusAttr d1 @bundle 1 -pinBusAttr d1 @name d1 -pinAttr i47|d1 @name i47|d1 -pinAttr i48|d1 @name i48|d1 -pinAttr i49|d1 @name i49|d1 -pinAttr i50|d1 @name i50|d1 -pinAttr i51|d1 @name i51|d1 -pinAttr i52|d1 @name i52|d1 -pinAttr i53|d1 @name i53|d1 -pinAttr i54|d1 @name i54|d1 -pinAttr i55|d1 @name i55|d1 -pinAttr i56|d1 @name i56|d1 -pinAttr i57|d1 @name i57|d1 -pinAttr i58|d1 @name i58|d1 -pinAttr i59|d1 @name i59|d1 -pinBusAttr o @bundle 1 -pinBusAttr o @name o -pinAttr i47|o @name i47|o -pinAttr i48|o @name i48|o -pinAttr i49|o @name i49|o -pinAttr i50|o @name i50|o -pinAttr i51|o @name i51|o -pinAttr i52|o @name i52|o -pinAttr i53|o @name i53|o -pinAttr i54|o @name i54|o -pinAttr i55|o @name i55|o -pinAttr i56|o @name i56|o -pinAttr i57|o @name i57|o -pinAttr i58|o @name i58|o -pinAttr i59|o @name i59|o -pinBusAttr sel @bundle 1 -pinBusAttr sel @name sel -pinAttr i47|sel @name i47|sel -pinAttr i48|sel @name i48|sel -pinAttr i49|sel @name i49|sel -pinAttr i50|sel @name i50|sel -pinAttr i51|sel @name i51|sel -pinAttr i52|sel @name i52|sel -pinAttr i53|sel @name i53|sel -pinAttr i54|sel @name i54|sel -pinAttr i55|sel @name i55|sel -pinAttr i56|sel @name i56|sel -pinAttr i57|sel @name i57|sel -pinAttr i58|sel @name i58|sel -pinAttr i59|sel @name i59|sel -pg 1 -lvl 2 -x 390 -y 340
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 h_cache_buffer|i60 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name i60[12:0] -attr @cell {} -attr @bundle 1 -pinBusAttr d0 @bundle 1 -pinBusAttr d0 @name d0 -pinAttr i60|d0 @name i60|d0 -pinAttr i61|d0 @name i61|d0 -pinAttr i62|d0 @name i62|d0 -pinAttr i63|d0 @name i63|d0 -pinAttr i64|d0 @name i64|d0 -pinAttr i65|d0 @name i65|d0 -pinAttr i66|d0 @name i66|d0 -pinAttr i67|d0 @name i67|d0 -pinAttr i68|d0 @name i68|d0 -pinAttr i69|d0 @name i69|d0 -pinAttr i70|d0 @name i70|d0 -pinAttr i71|d0 @name i71|d0 -pinAttr i72|d0 @name i72|d0 -pinBusAttr d1 @bundle 1 -pinBusAttr d1 @name d1 -pinAttr i60|d1 @name i60|d1 -pinAttr i61|d1 @name i61|d1 -pinAttr i62|d1 @name i62|d1 -pinAttr i63|d1 @name i63|d1 -pinAttr i64|d1 @name i64|d1 -pinAttr i65|d1 @name i65|d1 -pinAttr i66|d1 @name i66|d1 -pinAttr i67|d1 @name i67|d1 -pinAttr i68|d1 @name i68|d1 -pinAttr i69|d1 @name i69|d1 -pinAttr i70|d1 @name i70|d1 -pinAttr i71|d1 @name i71|d1 -pinAttr i72|d1 @name i72|d1 -pinBusAttr o @bundle 1 -pinBusAttr o @name o -pinAttr i60|o @name i60|o -pinAttr i61|o @name i61|o -pinAttr i62|o @name i62|o -pinAttr i63|o @name i63|o -pinAttr i64|o @name i64|o -pinAttr i65|o @name i65|o -pinAttr i66|o @name i66|o -pinAttr i67|o @name i67|o -pinAttr i68|o @name i68|o -pinAttr i69|o @name i69|o -pinAttr i70|o @name i70|o -pinAttr i71|o @name i71|o -pinAttr i72|o @name i72|o -pinBusAttr sel @bundle 1 -pinBusAttr sel @name sel -pinAttr i60|sel @name i60|sel -pinAttr i61|sel @name i61|sel -pinAttr i62|sel @name i62|sel -pinAttr i63|sel @name i63|sel -pinAttr i64|sel @name i64|sel -pinAttr i65|sel @name i65|sel -pinAttr i66|sel @name i66|sel -pinAttr i67|sel @name i67|sel -pinAttr i68|sel @name i68|sel -pinAttr i69|sel @name i69|sel -pinAttr i70|sel @name i70|sel -pinAttr i71|sel @name i71|sel -pinAttr i72|sel @name i72|sel -pg 1 -lvl 3 -x 570 -y 380
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 h_cache_buffer|i73 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name i73[12:0] -attr @cell {} -attr @bundle 1 -pinBusAttr d0 @bundle 1 -pinBusAttr d0 @name d0 -pinAttr i73|d0 @name i73|d0 -pinAttr i74|d0 @name i74|d0 -pinAttr i75|d0 @name i75|d0 -pinAttr i76|d0 @name i76|d0 -pinAttr i77|d0 @name i77|d0 -pinAttr i78|d0 @name i78|d0 -pinAttr i79|d0 @name i79|d0 -pinAttr i80|d0 @name i80|d0 -pinAttr i81|d0 @name i81|d0 -pinAttr i82|d0 @name i82|d0 -pinAttr i83|d0 @name i83|d0 -pinAttr i84|d0 @name i84|d0 -pinAttr i85|d0 @name i85|d0 -pinBusAttr d1 @bundle 1 -pinBusAttr d1 @name d1 -pinBusAttr d1 @vconn 13'h0 -pinAttr i73|d1 @name i73|d1 -pinAttr i74|d1 @name i74|d1 -pinAttr i75|d1 @name i75|d1 -pinAttr i76|d1 @name i76|d1 -pinAttr i77|d1 @name i77|d1 -pinAttr i78|d1 @name i78|d1 -pinAttr i79|d1 @name i79|d1 -pinAttr i80|d1 @name i80|d1 -pinAttr i81|d1 @name i81|d1 -pinAttr i82|d1 @name i82|d1 -pinAttr i83|d1 @name i83|d1 -pinAttr i84|d1 @name i84|d1 -pinAttr i85|d1 @name i85|d1 -pinBusAttr o @bundle 1 -pinBusAttr o @name o -pinAttr i73|o @name i73|o -pinAttr i74|o @name i74|o -pinAttr i75|o @name i75|o -pinAttr i76|o @name i76|o -pinAttr i77|o @name i77|o -pinAttr i78|o @name i78|o -pinAttr i79|o @name i79|o -pinAttr i80|o @name i80|o -pinAttr i81|o @name i81|o -pinAttr i82|o @name i82|o -pinAttr i83|o @name i83|o -pinAttr i84|o @name i84|o -pinAttr i85|o @name i85|o -pinBusAttr sel @bundle 1 -pinBusAttr sel @name sel -pinAttr i73|sel @name i73|sel -pinAttr i74|sel @name i74|sel -pinAttr i75|sel @name i75|sel -pinAttr i76|sel @name i76|sel -pinAttr i77|sel @name i77|sel -pinAttr i78|sel @name i78|sel -pinAttr i79|sel @name i79|sel -pinAttr i80|sel @name i80|sel -pinAttr i81|sel @name i81|sel -pinAttr i82|sel @name i82|sel -pinAttr i83|sel @name i83|sel -pinAttr i84|sel @name i84|sel -pinAttr i85|sel @name i85|sel -pg 1 -lvl 4 -x 760 -y 400
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 h_cache_buffer|i86 {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name i86[12:0] -attr @cell {} -attr @bundle 1 -pinBusAttr d0 @bundle 1 -pinBusAttr d0 @name d0 -pinAttr i86|d0 @name i86|d0 -pinAttr i87|d0 @name i87|d0 -pinAttr i88|d0 @name i88|d0 -pinAttr i89|d0 @name i89|d0 -pinAttr i90|d0 @name i90|d0 -pinAttr i91|d0 @name i91|d0 -pinAttr i92|d0 @name i92|d0 -pinAttr i93|d0 @name i93|d0 -pinAttr i94|d0 @name i94|d0 -pinAttr i95|d0 @name i95|d0 -pinAttr i96|d0 @name i96|d0 -pinAttr i97|d0 @name i97|d0 -pinAttr i98|d0 @name i98|d0 -pinBusAttr d1 @bundle 1 -pinBusAttr d1 @name d1 -pinBusAttr d1 @vconn 13'h0 -pinAttr i86|d1 @name i86|d1 -pinAttr i87|d1 @name i87|d1 -pinAttr i88|d1 @name i88|d1 -pinAttr i89|d1 @name i89|d1 -pinAttr i90|d1 @name i90|d1 -pinAttr i91|d1 @name i91|d1 -pinAttr i92|d1 @name i92|d1 -pinAttr i93|d1 @name i93|d1 -pinAttr i94|d1 @name i94|d1 -pinAttr i95|d1 @name i95|d1 -pinAttr i96|d1 @name i96|d1 -pinAttr i97|d1 @name i97|d1 -pinAttr i98|d1 @name i98|d1 -pinBusAttr o @bundle 1 -pinBusAttr o @name o -pinAttr i86|o @name i86|o -pinAttr i87|o @name i87|o -pinAttr i88|o @name i88|o -pinAttr i89|o @name i89|o -pinAttr i90|o @name i90|o -pinAttr i91|o @name i91|o -pinAttr i92|o @name i92|o -pinAttr i93|o @name i93|o -pinAttr i94|o @name i94|o -pinAttr i95|o @name i95|o -pinAttr i96|o @name i96|o -pinAttr i97|o @name i97|o -pinAttr i98|o @name i98|o -pinBusAttr sel @bundle 1 -pinBusAttr sel @name sel -pinBusAttr sel @marks id -pinAttr i86|sel @name i86|sel -pinAttr i86|sel @marks id -pinAttr i87|sel @name i87|sel -pinAttr i87|sel @marks id -pinAttr i88|sel @name i88|sel -pinAttr i88|sel @marks id -pinAttr i89|sel @name i89|sel -pinAttr i89|sel @marks id -pinAttr i90|sel @name i90|sel -pinAttr i90|sel @marks id -pinAttr i91|sel @name i91|sel -pinAttr i91|sel @marks id -pinAttr i92|sel @name i92|sel -pinAttr i92|sel @marks id -pinAttr i93|sel @name i93|sel -pinAttr i93|sel @marks id -pinAttr i94|sel @name i94|sel -pinAttr i94|sel @marks id -pinAttr i95|sel @name i95|sel -pinAttr i95|sel @marks id -pinAttr i96|sel @name i96|sel -pinAttr i96|sel @marks id -pinAttr i97|sel @name i97|sel -pinAttr i97|sel @marks id -pinAttr i98|sel @name i98|sel -pinAttr i98|sel @marks id -pg 1 -lvl 5 -x 930 -y 210
load inst ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx h_cache_buffer|wr_idx {} -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -attr @name wr_idx[12:0] -attr @cell {} -attr @bundle 1 -pinBusAttr clk @bundle 1 -pinBusAttr clk @name clk -pinAttr wr_idx[12]|clk @name wr_idx[12]|clk -pinAttr wr_idx[11]|clk @name wr_idx[11]|clk -pinAttr wr_idx[10]|clk @name wr_idx[10]|clk -pinAttr wr_idx[9]|clk @name wr_idx[9]|clk -pinAttr wr_idx[8]|clk @name wr_idx[8]|clk -pinAttr wr_idx[7]|clk @name wr_idx[7]|clk -pinAttr wr_idx[6]|clk @name wr_idx[6]|clk -pinAttr wr_idx[5]|clk @name wr_idx[5]|clk -pinAttr wr_idx[4]|clk @name wr_idx[4]|clk -pinAttr wr_idx[3]|clk @name wr_idx[3]|clk -pinAttr wr_idx[2]|clk @name wr_idx[2]|clk -pinAttr wr_idx[1]|clk @name wr_idx[1]|clk -pinAttr wr_idx[0]|clk @name wr_idx[0]|clk -pinBusAttr d @bundle 1 -pinBusAttr d @name d -pinAttr wr_idx[12]|d @name wr_idx[12]|d -pinAttr wr_idx[11]|d @name wr_idx[11]|d -pinAttr wr_idx[10]|d @name wr_idx[10]|d -pinAttr wr_idx[9]|d @name wr_idx[9]|d -pinAttr wr_idx[8]|d @name wr_idx[8]|d -pinAttr wr_idx[7]|d @name wr_idx[7]|d -pinAttr wr_idx[6]|d @name wr_idx[6]|d -pinAttr wr_idx[5]|d @name wr_idx[5]|d -pinAttr wr_idx[4]|d @name wr_idx[4]|d -pinAttr wr_idx[3]|d @name wr_idx[3]|d -pinAttr wr_idx[2]|d @name wr_idx[2]|d -pinAttr wr_idx[1]|d @name wr_idx[1]|d -pinAttr wr_idx[0]|d @name wr_idx[0]|d -pinBusAttr q @bundle 1 -pinBusAttr q @name q -pinAttr wr_idx[12]|q @name wr_idx[12]|q -pinAttr wr_idx[11]|q @name wr_idx[11]|q -pinAttr wr_idx[10]|q @name wr_idx[10]|q -pinAttr wr_idx[9]|q @name wr_idx[9]|q -pinAttr wr_idx[8]|q @name wr_idx[8]|q -pinAttr wr_idx[7]|q @name wr_idx[7]|q -pinAttr wr_idx[6]|q @name wr_idx[6]|q -pinAttr wr_idx[5]|q @name wr_idx[5]|q -pinAttr wr_idx[4]|q @name wr_idx[4]|q -pinAttr wr_idx[3]|q @name wr_idx[3]|q -pinAttr wr_idx[2]|q @name wr_idx[2]|q -pinAttr wr_idx[1]|q @name wr_idx[1]|q -pinAttr wr_idx[0]|q @name wr_idx[0]|q -pg 1 -lvl 6 -x 1080 -y 200
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n205 -attr @name n205 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_overflow a[1]
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n205 1 6 1 NJ 410
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n178 -attr @name n178 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i98|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[0]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n177 -attr @name n177 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i97|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[1]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n176 -attr @name n176 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i96|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[2]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n175 -attr @name n175 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i95|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[3]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n174 -attr @name n174 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i94|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[4]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n173 -attr @name n173 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i93|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[5]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n172 -attr @name n172 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i92|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[6]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n171 -attr @name n171 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i91|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[7]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n170 -attr @name n170 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i90|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[8]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n169 -attr @name n169 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i89|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[9]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n168 -attr @name n168 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i88|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[10]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n167 -attr @name n167 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i87|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[11]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n166 -attr @name n166 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i86|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[12]|d
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n165 -attr @name n165 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i85|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i98|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n164 -attr @name n164 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i84|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i97|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n163 -attr @name n163 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i83|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i96|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n162 -attr @name n162 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i82|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i95|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n161 -attr @name n161 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i81|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i94|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n160 -attr @name n160 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i80|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i93|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n159 -attr @name n159 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i79|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i92|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n158 -attr @name n158 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i78|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i91|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n157 -attr @name n157 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i77|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i90|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n156 -attr @name n156 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i76|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i89|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n155 -attr @name n155 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i75|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i88|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n154 -attr @name n154 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i74|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i87|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n153 -attr @name n153 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i73|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i86|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n152 -attr @name n152 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i72|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i85|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n151 -attr @name n151 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i71|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i84|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n150 -attr @name n150 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i70|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i83|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n149 -attr @name n149 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i69|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i82|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n148 -attr @name n148 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i68|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i81|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n147 -attr @name n147 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i67|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i80|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n146 -attr @name n146 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i66|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i79|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n145 -attr @name n145 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i65|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i78|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n144 -attr @name n144 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i64|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i77|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n143 -attr @name n143 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i63|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i76|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n142 -attr @name n142 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i62|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i75|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n141 -attr @name n141 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i61|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i74|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n140 -attr @name n140 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i60|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i73|d0
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n139 -attr @name n139 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i59|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i72|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n138 -attr @name n138 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i58|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i71|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n137 -attr @name n137 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i57|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i70|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n136 -attr @name n136 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i56|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i69|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n135 -attr @name n135 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i55|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i68|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n134 -attr @name n134 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i54|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i67|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n133 -attr @name n133 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i53|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i66|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n132 -attr @name n132 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i52|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i65|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n131 -attr @name n131 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i51|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i64|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n130 -attr @name n130 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i50|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i63|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n129 -attr @name n129 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i49|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i62|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n128 -attr @name n128 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i48|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i61|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n127 -attr @name n127 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i47|o -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i60|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n126 -attr @name n126 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i59|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n125 -attr @name n125 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i58|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n124 -attr @name n124 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i57|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n123 -attr @name n123 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i56|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n122 -attr @name n122 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i55|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n121 -attr @name n121 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i54|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n120 -attr @name n120 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i53|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n119 -attr @name n119 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i52|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n118 -attr @name n118 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i51|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n117 -attr @name n117 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i50|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n116 -attr @name n116 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i49|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n115 -attr @name n115 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i48|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n114 -attr @name n114 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 o[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i47|d1
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n112 -attr @name n112 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i47|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i48|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i49|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i50|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i51|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i52|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i53|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i54|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i55|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i56|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i57|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i58|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i59|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 o
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n112 1 1 1 330J 240n
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[0] -attr @name wr_idx[0] -attr @rip 0 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i59|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i72|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[0]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[1] -attr @name wr_idx[1] -attr @rip 1 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i58|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i71|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[1]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[2] -attr @name wr_idx[2] -attr @rip 2 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i57|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i70|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[2]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[3] -attr @name wr_idx[3] -attr @rip 3 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i56|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i69|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[3]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[4] -attr @name wr_idx[4] -attr @rip 4 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i55|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i68|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[4]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[5] -attr @name wr_idx[5] -attr @rip 5 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i54|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i67|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[5]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[6] -attr @name wr_idx[6] -attr @rip 6 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i53|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i66|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[6]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[7] -attr @name wr_idx[7] -attr @rip 7 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i52|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i65|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[7]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[8] -attr @name wr_idx[8] -attr @rip 8 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i51|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i64|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[8]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[9] -attr @name wr_idx[9] -attr @rip 9 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i50|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i63|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[9]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[10] -attr @name wr_idx[10] -attr @rip 10 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i49|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i62|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[10]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[11] -attr @name wr_idx[11] -attr @rip 11 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i48|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i61|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[11]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx[12] -attr @name wr_idx[12] -attr @rip 12 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_o[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 a[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wraddress[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i47 i47|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i60|d0 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_nor_0 a[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reduce_or_1 a[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[12]|q
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[0] -attr @name cache_addr_i[0] -attr @rip 0 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[0]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[1] -attr @name cache_addr_i[1] -attr @rip 1 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[1]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[2] -attr @name cache_addr_i[2] -attr @rip 2 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[2]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[3] -attr @name cache_addr_i[3] -attr @rip 3 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[3]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[4] -attr @name cache_addr_i[4] -attr @rip 4 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[4]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[5] -attr @name cache_addr_i[5] -attr @rip 5 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[5]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[6] -attr @name cache_addr_i[6] -attr @rip 6 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[6]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[7] -attr @name cache_addr_i[7] -attr @rip 7 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[7]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[8] -attr @name cache_addr_i[8] -attr @rip 8 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[8]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[9] -attr @name cache_addr_i[9] -attr @rip 9 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[9]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[10] -attr @name cache_addr_i[10] -attr @rip 10 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[10]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[11] -attr @name cache_addr_i[11] -attr @rip 11 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[11]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[12] -attr @name cache_addr_i[12] -attr @rip 12 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[12]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[13] -attr @name cache_addr_i[13] -attr @rip 13 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[13] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[13]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[14] -attr @name cache_addr_i[14] -attr @rip 14 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[14] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[14]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[15] -attr @name cache_addr_i[15] -attr @rip 15 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[15] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[15]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[16] -attr @name cache_addr_i[16] -attr @rip 16 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[16] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[16]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[17] -attr @name cache_addr_i[17] -attr @rip 17 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[17] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[17]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[18] -attr @name cache_addr_i[18] -attr @rip 18 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[18] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[18]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[19] -attr @name cache_addr_i[19] -attr @rip 19 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[19] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[19]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[20] -attr @name cache_addr_i[20] -attr @rip 20 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[20] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[20]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[21] -attr @name cache_addr_i[21] -attr @rip 21 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[21] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[21]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[22] -attr @name cache_addr_i[22] -attr @rip 22 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[22] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[22]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[23] -attr @name cache_addr_i[23] -attr @rip 23 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[23] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[23]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[24] -attr @name cache_addr_i[24] -attr @rip 24 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[24] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[24]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[25] -attr @name cache_addr_i[25] -attr @rip 25 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[25] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[25]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[26] -attr @name cache_addr_i[26] -attr @rip 26 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[26] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[26]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[27] -attr @name cache_addr_i[27] -attr @rip 27 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[27] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[27]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[28] -attr @name cache_addr_i[28] -attr @rip 28 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[28] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[28]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[29] -attr @name cache_addr_i[29] -attr @rip 29 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[29] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[29]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[30] -attr @name cache_addr_i[30] -attr @rip 30 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[30] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[30]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[31] -attr @name cache_addr_i[31] -attr @rip 31 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[31] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[31]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[32] -attr @name cache_addr_i[32] -attr @rip 32 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[32] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[32]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[33] -attr @name cache_addr_i[33] -attr @rip 33 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[33] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[33]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[34] -attr @name cache_addr_i[34] -attr @rip 34 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[34] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[34]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[35] -attr @name cache_addr_i[35] -attr @rip 35 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[35] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[35]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[36] -attr @name cache_addr_i[36] -attr @rip 36 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[36] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[36]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[37] -attr @name cache_addr_i[37] -attr @rip 37 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[37] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[37]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[38] -attr @name cache_addr_i[38] -attr @rip 38 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[38] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[38]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[39] -attr @name cache_addr_i[39] -attr @rip 39 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[39] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[39]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[40] -attr @name cache_addr_i[40] -attr @rip 40 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[40] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[40]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[41] -attr @name cache_addr_i[41] -attr @rip 41 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[41] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[41]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[42] -attr @name cache_addr_i[42] -attr @rip 42 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[42] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[42]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[43] -attr @name cache_addr_i[43] -attr @rip 43 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[43] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[43]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[44] -attr @name cache_addr_i[44] -attr @rip 44 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[44] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[44]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[45] -attr @name cache_addr_i[45] -attr @rip 45 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[45] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[45]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[46] -attr @name cache_addr_i[46] -attr @rip 46 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[46] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[46]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[47] -attr @name cache_addr_i[47] -attr @rip 47 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[47] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[47]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[48] -attr @name cache_addr_i[48] -attr @rip 48 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[48] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[48]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[49] -attr @name cache_addr_i[49] -attr @rip 49 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[49] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[49]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[50] -attr @name cache_addr_i[50] -attr @rip 50 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[50] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[50]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[51] -attr @name cache_addr_i[51] -attr @rip 51 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[51] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[51]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[52] -attr @name cache_addr_i[52] -attr @rip 52 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[52] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[52]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[53] -attr @name cache_addr_i[53] -attr @rip 53 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[53] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[53]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[54] -attr @name cache_addr_i[54] -attr @rip 54 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[54] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[54]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[55] -attr @name cache_addr_i[55] -attr @rip 55 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[55] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[55]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[56] -attr @name cache_addr_i[56] -attr @rip 56 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[56] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[56]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[57] -attr @name cache_addr_i[57] -attr @rip 57 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[57] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[57]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[58] -attr @name cache_addr_i[58] -attr @rip 58 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[58] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[58]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[59] -attr @name cache_addr_i[59] -attr @rip 59 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[59] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[59]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[60] -attr @name cache_addr_i[60] -attr @rip 60 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[60] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[60]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[61] -attr @name cache_addr_i[61] -attr @rip 61 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[61] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[61]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[62] -attr @name cache_addr_i[62] -attr @rip 62 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[62] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[62]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i[63] -attr @name cache_addr_i[63] -attr @rip 63 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_i[63] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst data[63]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_en -attr @name wr_en -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_en -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst wren -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i60|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i61|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i62|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i63|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i64|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i65|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i66|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i67|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i68|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i69|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i70|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i71|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i60 i72|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_overflow a[0]
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_en 1 0 7 NJ 410 310J 390 510J 330N NJ 330 NJ 330 NJ 330 1210
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx_rst -attr @name wr_idx_rst -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_idx_rst -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i73|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i74|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i75|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i76|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i77|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i78|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i79|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i80|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i81|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i82|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i83|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i84|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i85|sel
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx_rst 1 0 4 NJ 430 NJ 430 NJ 430 690J
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_overflow -attr @name wr_overflow -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst wr_overflow -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_overflow o
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_overflow 1 7 1 NJ 400
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[0] -attr @name cache_addr_o[0] -attr @rip 0 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[0]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[1] -attr @name cache_addr_o[1] -attr @rip 1 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[1]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[2] -attr @name cache_addr_o[2] -attr @rip 2 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[2]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[3] -attr @name cache_addr_o[3] -attr @rip 3 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[3]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[4] -attr @name cache_addr_o[4] -attr @rip 4 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[4]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[5] -attr @name cache_addr_o[5] -attr @rip 5 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[5]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[6] -attr @name cache_addr_o[6] -attr @rip 6 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[6]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[7] -attr @name cache_addr_o[7] -attr @rip 7 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[7]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[8] -attr @name cache_addr_o[8] -attr @rip 8 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[8]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[9] -attr @name cache_addr_o[9] -attr @rip 9 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[9]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[10] -attr @name cache_addr_o[10] -attr @rip 10 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[10]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[11] -attr @name cache_addr_o[11] -attr @rip 11 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[11]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[12] -attr @name cache_addr_o[12] -attr @rip 12 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[12]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[13] -attr @name cache_addr_o[13] -attr @rip 13 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[13] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[13]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[14] -attr @name cache_addr_o[14] -attr @rip 14 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[14] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[14]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[15] -attr @name cache_addr_o[15] -attr @rip 15 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[15] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[15]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[16] -attr @name cache_addr_o[16] -attr @rip 16 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[16] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[16]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[17] -attr @name cache_addr_o[17] -attr @rip 17 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[17] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[17]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[18] -attr @name cache_addr_o[18] -attr @rip 18 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[18] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[18]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[19] -attr @name cache_addr_o[19] -attr @rip 19 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[19] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[19]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[20] -attr @name cache_addr_o[20] -attr @rip 20 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[20] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[20]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[21] -attr @name cache_addr_o[21] -attr @rip 21 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[21] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[21]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[22] -attr @name cache_addr_o[22] -attr @rip 22 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[22] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[22]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[23] -attr @name cache_addr_o[23] -attr @rip 23 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[23] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[23]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[24] -attr @name cache_addr_o[24] -attr @rip 24 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[24] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[24]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[25] -attr @name cache_addr_o[25] -attr @rip 25 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[25] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[25]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[26] -attr @name cache_addr_o[26] -attr @rip 26 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[26] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[26]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[27] -attr @name cache_addr_o[27] -attr @rip 27 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[27] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[27]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[28] -attr @name cache_addr_o[28] -attr @rip 28 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[28] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[28]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[29] -attr @name cache_addr_o[29] -attr @rip 29 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[29] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[29]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[30] -attr @name cache_addr_o[30] -attr @rip 30 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[30] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[30]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[31] -attr @name cache_addr_o[31] -attr @rip 31 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[31] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[31]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[32] -attr @name cache_addr_o[32] -attr @rip 32 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[32] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[32]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[33] -attr @name cache_addr_o[33] -attr @rip 33 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[33] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[33]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[34] -attr @name cache_addr_o[34] -attr @rip 34 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[34] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[34]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[35] -attr @name cache_addr_o[35] -attr @rip 35 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[35] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[35]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[36] -attr @name cache_addr_o[36] -attr @rip 36 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[36] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[36]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[37] -attr @name cache_addr_o[37] -attr @rip 37 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[37] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[37]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[38] -attr @name cache_addr_o[38] -attr @rip 38 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[38] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[38]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[39] -attr @name cache_addr_o[39] -attr @rip 39 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[39] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[39]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[40] -attr @name cache_addr_o[40] -attr @rip 40 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[40] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[40]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[41] -attr @name cache_addr_o[41] -attr @rip 41 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[41] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[41]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[42] -attr @name cache_addr_o[42] -attr @rip 42 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[42] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[42]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[43] -attr @name cache_addr_o[43] -attr @rip 43 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[43] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[43]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[44] -attr @name cache_addr_o[44] -attr @rip 44 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[44] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[44]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[45] -attr @name cache_addr_o[45] -attr @rip 45 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[45] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[45]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[46] -attr @name cache_addr_o[46] -attr @rip 46 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[46] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[46]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[47] -attr @name cache_addr_o[47] -attr @rip 47 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[47] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[47]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[48] -attr @name cache_addr_o[48] -attr @rip 48 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[48] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[48]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[49] -attr @name cache_addr_o[49] -attr @rip 49 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[49] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[49]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[50] -attr @name cache_addr_o[50] -attr @rip 50 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[50] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[50]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[51] -attr @name cache_addr_o[51] -attr @rip 51 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[51] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[51]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[52] -attr @name cache_addr_o[52] -attr @rip 52 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[52] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[52]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[53] -attr @name cache_addr_o[53] -attr @rip 53 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[53] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[53]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[54] -attr @name cache_addr_o[54] -attr @rip 54 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[54] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[54]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[55] -attr @name cache_addr_o[55] -attr @rip 55 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[55] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[55]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[56] -attr @name cache_addr_o[56] -attr @rip 56 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[56] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[56]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[57] -attr @name cache_addr_o[57] -attr @rip 57 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[57] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[57]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[58] -attr @name cache_addr_o[58] -attr @rip 58 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[58] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[58]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[59] -attr @name cache_addr_o[59] -attr @rip 59 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[59] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[59]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[60] -attr @name cache_addr_o[60] -attr @rip 60 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[60] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[60]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[61] -attr @name cache_addr_o[61] -attr @rip 61 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[61] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[61]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[62] -attr @name cache_addr_o[62] -attr @rip 62 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[62] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[62]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o[63] -attr @name cache_addr_o[63] -attr @rip 63 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst cache_addr_o[63] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst q[63]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_en -attr @name rd_en -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_en
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_en 1 0 1 N 40
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[0] -attr @name rd_idx[0] -attr @rip 0 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[0] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[0]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[1] -attr @name rd_idx[1] -attr @rip 1 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[1]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[2] -attr @name rd_idx[2] -attr @rip 2 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[2]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[3] -attr @name rd_idx[3] -attr @rip 3 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[3]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[4] -attr @name rd_idx[4] -attr @rip 4 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[4]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[5] -attr @name rd_idx[5] -attr @rip 5 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[5]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[6] -attr @name rd_idx[6] -attr @rip 6 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[6]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[7] -attr @name rd_idx[7] -attr @rip 7 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[7]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[8] -attr @name rd_idx[8] -attr @rip 8 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[8]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[9] -attr @name rd_idx[9] -attr @rip 9 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[9]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[10] -attr @name rd_idx[10] -attr @rip 10 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[10]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[11] -attr @name rd_idx[11] -attr @rip 11 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[11]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx[12] -attr @name rd_idx[12] -attr @rip 12 -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst rd_idx[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst rdaddress[12]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reset_n -attr @name reset_n -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst reset_n -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst sclr -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i86|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i87|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i88|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i89|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i90|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i91|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i92|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i93|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i94|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i95|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i96|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i97|sel -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i98|sel
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|reset_n 1 0 7 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160N 1050 140 NJ
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|clk -attr @name clk -hierPin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|bram_w64_d8192_inst clock -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[12]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[11]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[10]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[9]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[8]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[7]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[6]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[5]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[4]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[3]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[2]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[1]|clk -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx wr_idx[0]|clk
netloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|clk 1 0 7 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 1030 80 NJ
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|vdd -power -attr @name vdd -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[0]
load net ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|gnd -ground -attr @name gnd -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 cin -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[12] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[11] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[10] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[9] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[8] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[7] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[6] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[5] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[4] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[3] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[2] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|add_0 b[1] -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i73|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i74|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i75|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i76|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i77|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i78|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i79|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i80|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i81|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i82|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i83|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i84|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i73 i85|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i86|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i87|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i88|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i89|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i90|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i91|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i92|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i93|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i94|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i95|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i96|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i97|d1 -pin ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|i86 i98|d1
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n114 13 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n114 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n115 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n116 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n117 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n118 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n119 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n120 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n121 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n122 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n123 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n124 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n125 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n126 -attr @name n114
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n114 1 1 1 350J 350n
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n127 13 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n127 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n128 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n129 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n130 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n131 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n132 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n133 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n134 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n135 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n136 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n137 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n138 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n139 -attr @name n127
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n127 1 2 1 490 340n
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n140 13 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n140 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n141 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n142 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n143 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n144 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n145 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n146 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n147 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n148 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n149 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n150 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n151 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n152 -attr @name n140
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n140 1 3 1 670 380n
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n153 13 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n153 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n154 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n155 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n156 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n157 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n158 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n159 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n160 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n161 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n162 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n163 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n164 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n165 -attr @name n153
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n153 1 4 1 860 200n
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n166 13 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n166 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n167 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n168 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n169 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n170 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n171 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n172 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n173 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n174 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n175 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n176 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n177 ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n178 -attr @name n166
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|n166 1 5 1 N 210
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx [12:0] -attr @name wr_idx
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|wr_idx 1 0 8 120 320 330 410 530 450 NJ 450 NJ 450 1050 250 1190 220 NJ
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i [63:0] -attr @name cache_addr_i
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_i 1 0 7 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o [63:0] -attr @name cache_addr_o
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|cache_addr_o 1 7 1 NJ 120
load netBundle ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx [12:0] -attr @name rd_idx
netbloc ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst|rd_idx 1 0 7 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ 120 NJ
levelinfo -pg 1 0 90 1520
levelinfo -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst * 210 390 570 760 930 1080 1300 *
pagesize -pg 1 -db -bbox -sgen 0 0 1520 500
pagesize -hier ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|h_cache_buffer_inst -db -bbox -sgen 90 20 1430 480
show
zoom 0.975155
scrollpos 959 -5
#
# initialize ictrl to current module cxltyp2_ed filter_view
ictrl init cxltyp2_ed |
ictrl property autohide 1
ictrl property addSubpinInfo 1
ictrl property addSubportInfo 1
ictrl property addFillcolor12 0
