INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/Task3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Task3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ddrew/Documents/ECGR 2181/computer_assignment_2/computer_assignment_2/computer_assignment_2.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wes/Documents/computerEngineering/ComputerEngineering-Project-1/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/Task3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Task3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wes/Documents/computerEngineering/ComputerEngineering-Project-1/computer_assignment_2/computer_assignment_2.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
