---
layout: post
title:  "chisel入门"
date:   2099-02-17 01:49:07 +0000
categories: jekyll
tags: hardware
---

# chisel入门

chisel是一个基于scala的DSL，用于描述电路，可以生成Verilog/SystemVerilog。chisel也算是HLS的一种，类似C/C++/SystemC，使用现代高级语言描述电路，经过编译生成更底层的HDL。

下面是一个闪灯的示例，每50000000个时钟周期内有一半时间亮灯

```scala
class Hello extends Module {
    val io = IO(new Bundle {
        val led = Output(UInt(1.W))
    })

    val CNT_MAX = (50000000 / 2 - 1).U

    val cntReg = RegInit(0.U(32.W))
    val blkReg = RegInit(0.U(1.W))

    cntReg := cntReg + 1.U
    when(cntReg === CNT_MAX) {
        cntReg := 0.U
        blkReg := ˜blkReg
    }

    io.led := blkReg
}
```

## Basic Components

### 数据类型

> Chisel provides three data types to describe connections, combinational logic, and registers: Bits, UInt, and SInt. UInt and SInt extend Bits, and all three types represent a vector of bits. UInt gives this vector of bits the meaning of an unsigned integer and SInt of a signed integer. Chisel uses two’s complement as signed integer representation. The width of a vector of bits is defined by a Chisel width type (Width). 

chisel定义了两个数据类型：UInt和SInt，都继承Bits，表示bit列表，示例如下：

```scala
0.U     // defines a UInt constant of 0
-3.S    // defines a SInt constant of -3

"hff".U     // hexadecimal representation of 255
"o377".U    // octal representation of 255
"b1111_1111".U  // binary representation of 255

// 4-bit的数字3
3.U(4.W) // An 4-bit constant of 3

// 取二进制数3的第4个bit
3.U(4) 
```

### 运算符

> Chisel uses Boolean algebra operators, as they are defined in C, Java, Scala, and several other programming languages, to described combinational circuits: & is the AND operator and | is the OR operator. The resulting width of the operation is the maximum width of the operators for addition and subtraction, the sum of the two widths for the multiplication, and usually the width of the numerator for divide and modulo operations.

![basic-operator](/assets/images/2024-02-17/basic-operator.png)

UInt和SInt支持基础的运算符，示例如下：

```scala
val and = a & b // bitwise and
val or = a | b  // bitwise or
val xor = a ˆ b // bitwise xor
val not = ˜a    // bitwise negation

val add = a + b // addition
val sub = a - b // subtraction
val neg = -a    // negate
val mul = a * b // multiplication
val div = a / b // division
val mod = a % b // modulo operation
```

![basic-function](/assets/images/2024-02-17/basic-function.png)

UInt和SInt的常用方法如下：

```scala
val w = Wire(UInt())

// 更新值
w := a & b

// 取指定bit
val sign = w(31)

// 取bit向量的一部分
val highByte = w(31, 23)
val lowByte = w(7, 0)

// 连接两个向量
val word = highByte ## lowByte
```

