rc file Version 1.0

[Design]
COMPILE_PATH=/home/ecelrc/students/xteng/vlsi1/lab3
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
TOP=timeunit fifo_test 
