$date
	Sat Oct 22 23:56:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244288
b1000 !
1"
#244290
b1000 &
b1000 %
1$
#244291
0"
#244294
b100 &
b100 %
#244298
b10 &
b10 %
#244302
b1 &
1#
b1 %
#244306
b0 &
b0 %
0#
0$
#1199583
b111 !
1"
#1199586
b111 &
b111 %
1$
#1199587
0"
#1199590
b10110 &
b10110 %
#1199594
b1011 &
b1011 %
#1199598
b100010 &
b100010 %
#1199602
b10001 &
b10001 %
#1199606
b110100 &
b110100 %
#1199610
b11010 &
b11010 %
#1199614
b1101 &
b1101 %
#1199618
b101000 &
b101000 %
#1199622
b10100 &
b10100 %
#1199626
b1010 &
b1010 %
#1199630
b101 &
b101 %
#1199634
b10000 &
b10000 %
#1199638
b1000 &
b1000 %
#1199642
b100 &
b100 %
#1199646
b10 &
b10 %
#1199650
b1 &
b1 %
1#
#1199654
b0 &
0#
b0 %
0$
#2254526
b100 &
b100 %
1$
b100 !
1"
#2254527
0"
#2254530
b10 &
b10 %
#2254534
b1 &
1#
b1 %
#2254538
b0 &
b0 %
0#
0$
#4500012
