Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inter_spartan_tb_behav xil_defaultlib.inter_spartan_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'Baud_i' [D:/project_2/project_2.srcs/sim_1/new/inter_spartan_tb.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'Baud_o' [D:/project_2/project_2.srcs/sim_1/new/inter_spartan_tb.sv:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'tag_i' [D:/project_2/project_2.srcs/sources_1/imports/RTL2/fsm_uart.sv:173]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.uart_pkg
Compiling package xil_defaultlib.ascon_pack
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.baud_generator
Compiling module xil_defaultlib.txbit_dcounter
Compiling module xil_defaultlib.tx_reg
Compiling module xil_defaultlib.reg_sel
Compiling module xil_defaultlib.transmit
Compiling module xil_defaultlib.rx_reg
Compiling module xil_defaultlib.rxbit_dcounter
Compiling module xil_defaultlib.receive
Compiling module xil_defaultlib.uart_core
Compiling module xil_defaultlib.key_reg
Compiling module xil_defaultlib.nonce_reg
Compiling module xil_defaultlib.ad_reg
Compiling module xil_defaultlib.wave_reg
Compiling module xil_defaultlib.cipher_reg
Compiling module xil_defaultlib.tag_reg
Compiling module xil_defaultlib.fsm_dcounter
Compiling module xil_defaultlib.trans_receive
Compiling module xil_defaultlib.fsm_uart
Compiling module xil_defaultlib.fsm_moore
Compiling module xil_defaultlib.compteur_double_init
Compiling module xil_defaultlib.mux_state
Compiling module xil_defaultlib.xor_begin_perm
Compiling module xil_defaultlib.register_w_en(nb_bits_g=64)
Compiling module xil_defaultlib.Pc
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.Ps_default
Compiling module xil_defaultlib.Pl
Compiling module xil_defaultlib.xor_end_perm
Compiling module xil_defaultlib.state_register_w_en
Compiling module xil_defaultlib.register_w_en(nb_bits_g=128)
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.ascon
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.FSM_ASCON
Compiling module xil_defaultlib.counter_block
Compiling module xil_defaultlib.ascon_reg
Compiling module xil_defaultlib.inter_spartan
Compiling module xil_defaultlib.inter_spartan_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inter_spartan_tb_behav
