# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/cpu.sv" \
"C:/Users/nndim/Downloads/Lab3/Lab3/ram.sv" \
"C:/Users/nndim/Downloads/Lab3/Lab3/rom.sv" \
"C:/Users/nndim/Downloads/Lab3/Lab3/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
