==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Analyzing design file 'Matmul_no_op.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.28 seconds. CPU system time: 0.61 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.75 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (Matmul_no_op.cpp:14) in function 'matmul_plain' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_2' (Matmul_no_op.cpp:14) in function 'matmul_plain' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_3' (Matmul_no_op.cpp:18) in function 'matmul_plain' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.091 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (Matmul_no_op.cpp:12:22) in function 'matmul_plain'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_plain' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('A_load_1', Matmul_no_op.cpp:12) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('A_load_3', Matmul_no_op.cpp:12) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('A_load_5', Matmul_no_op.cpp:12) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('A_load_7', Matmul_no_op.cpp:12) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('A_load_37', Matmul_no_op.cpp:12) on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('A_load_53', Matmul_no_op.cpp:12) on array 'A' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('A_load_61', Matmul_no_op.cpp:12) on array 'A' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.19 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.69 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/AB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_plain' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_plain' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_plain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.66 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.127 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_plain.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_plain.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.75 seconds. CPU system time: 1.38 seconds. Elapsed time: 24.24 seconds; current allocated memory: 63.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -version 1.0.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Matmul_no_op/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.45 seconds. CPU system time: 2.09 seconds. Elapsed time: 34.82 seconds; current allocated memory: 6.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: source ./Matmul_no_op/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matmul_plain matmul_plain 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Analyzing design file 'Matmul_no_op.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.48 seconds. CPU system time: 1.55 seconds. Elapsed time: 23.37 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 32 in loop 'VITIS_LOOP_15_1'(Matmul_no_op.cpp:15:19) has been inferred on bundle 'dataAB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_no_op.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_18_3'(Matmul_no_op.cpp:18:24) has been inferred on bundle 'dataA'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_no_op.cpp:18:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.43 seconds. CPU system time: 0.51 seconds. Elapsed time: 7.9 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.075 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (Matmul_no_op.cpp:16) in function 'matmul_plain' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_2' (Matmul_no_op.cpp:16) in function 'matmul_plain' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_3' (Matmul_no_op.cpp:18) in function 'matmul_plain' completely with a factor of 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (Matmul_no_op.cpp:15:19) in function 'matmul_plain'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_plain' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_63', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 278, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.32 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.04 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataAB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_plain' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'AB' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_plain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.8 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.142 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_plain.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_plain.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.95 seconds. CPU system time: 2.33 seconds. Elapsed time: 49.59 seconds; current allocated memory: 74.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.1
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.1 
INFO: [HLS 200-1510] Running: source ./Matmul_no_op/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matmul_plain matmul_plain 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Matmul_no_op/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.83 seconds. CPU system time: 2.14 seconds. Elapsed time: 35.06 seconds; current allocated memory: 9.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.1
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.1 
INFO: [HLS 200-1510] Running: source ./Matmul_no_op/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matmul_plain matmul_plain 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Analyzing design file 'Matmul_no_op.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.57 seconds. CPU system time: 1.57 seconds. Elapsed time: 23.47 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_no_op/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(Matmul_no_op.cpp:15:19) has been inferred on bundle 'dataAB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_no_op.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_18_3'(Matmul_no_op.cpp:18:24) has been inferred on bundle 'dataA'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_no_op.cpp:18:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.57 seconds. Elapsed time: 8.14 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.072 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (Matmul_no_op.cpp:16) in function 'matmul_plain' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_2' (Matmul_no_op.cpp:16) in function 'matmul_plain' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_3' (Matmul_no_op.cpp:18) in function 'matmul_plain' completely with a factor of 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.094 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (Matmul_no_op.cpp:15:19) in function 'matmul_plain'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_plain' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'matmul_plain' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('dataA_addr_read_15', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19) and bus read operation ('dataA_addr_read', Matmul_no_op.cpp:19) on port 'dataA' (Matmul_no_op.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 86, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_plain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/dataAB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_plain/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_plain' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'AB' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_plain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.111 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_plain.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_plain.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.29 seconds. CPU system time: 2.35 seconds. Elapsed time: 39.15 seconds; current allocated memory: 46.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.1
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.1 
INFO: [HLS 200-1510] Running: source ./Matmul_no_op/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matmul_plain matmul_plain 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Matmul_no_op/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.08 seconds. CPU system time: 2.04 seconds. Elapsed time: 33.81 seconds; current allocated memory: 9.473 MB.
