\newpage
\appendix
\addcontentsline{toc}{section}{Appendix}

    \section{Appendix A: Schematics}

    \section{Appendix B: Pinouts}

        \label{appendix:pinouts}

        \subsection{8086 Chipset}

                \begin{itemize}

                    \item $M/\overline{IO}$: (Memory/ I/O) indicates if the address is a memory or I/O address

                    \item $\overline{INTA}$: (Interrupt Acknowledgment) generated in response to $INTR$ to put the interrupt vector on the data bus

                    \item $ALE$: (Address Latch Enable) when 1, address data bus contains a memory or I/O address

                    \item $\overline{DEN}$: (Data Bus Enable) activates external data bus buffers

                \end{itemize}


\addcontentsline{toc}{section}{References}
    \begin{thebibliography}{9}

    \bibitem{buses}
    http://gradestack.com/Microprocessors-and/Architecture-of-8086-and/Address-Bus-Data-Bus-/19317-3912-38171-study-wtw

    \end{thebibliography}