<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : osc1_timer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : osc1_timer</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r.html">Component : ALT_NOC_FW_L4_SYS_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Per-Master Security bit for osc1_timer</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> </td></tr>
<tr>
<td align="left">[7:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> </td></tr>
<tr>
<td align="left">[15:9] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> </td></tr>
<tr>
<td align="left">[23:17] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> </td></tr>
<tr>
<td align="left">[31:25] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpu_m0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa0cb554f753a943637b398c89ace3630"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0"></a></p>
<p>Security bit configuration for transactions from mpu_m0 to osc1_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadad6760f70bae1827a0f9ca38c5e8795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gadad6760f70bae1827a0f9ca38c5e8795">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadad6760f70bae1827a0f9ca38c5e8795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7466b3c50ea5dad47e99fe96b1976806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga7466b3c50ea5dad47e99fe96b1976806">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7466b3c50ea5dad47e99fe96b1976806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbab610034cebe0a2eeccb8df2d51a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gaafbab610034cebe0a2eeccb8df2d51a3">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaafbab610034cebe0a2eeccb8df2d51a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e872aa282b2a158f0e1855ccc7df424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga3e872aa282b2a158f0e1855ccc7df424">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga3e872aa282b2a158f0e1855ccc7df424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2023535efaee1d5ff7e22221ec789f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gad2023535efaee1d5ff7e22221ec789f3">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gad2023535efaee1d5ff7e22221ec789f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01011fcde7a140ecce5ce6d42af0e3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga01011fcde7a140ecce5ce6d42af0e3f6">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga01011fcde7a140ecce5ce6d42af0e3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3286a41ec89b5692ff62f341b02071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga9e3286a41ec89b5692ff62f341b02071">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga9e3286a41ec89b5692ff62f341b02071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3ab7d1dedb4a3354fa7c9c971ac550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gacb3ab7d1dedb4a3354fa7c9c971ac550">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gacb3ab7d1dedb4a3354fa7c9c971ac550"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3d551e25c3b893219512c059d79e59cf"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA"></a></p>
<p>Security bit configuration for transactions from dma to osc1_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non- Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga557c820076fdc395a8500c2b6ef65713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga557c820076fdc395a8500c2b6ef65713">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga557c820076fdc395a8500c2b6ef65713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f37a588718b0e252fda1890817b7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gab8f37a588718b0e252fda1890817b7b9">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab8f37a588718b0e252fda1890817b7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e82ffa39b5e9bd03ee261ce83c18c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga30e82ffa39b5e9bd03ee261ce83c18c5">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga30e82ffa39b5e9bd03ee261ce83c18c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3a9e6dd7e1591141c716ef7a191243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gaca3a9e6dd7e1591141c716ef7a191243">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gaca3a9e6dd7e1591141c716ef7a191243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7cbb54db9e84af670f0e97db2b7178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga5f7cbb54db9e84af670f0e97db2b7178">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga5f7cbb54db9e84af670f0e97db2b7178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba47ae54e23705aad1e128656444262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga4ba47ae54e23705aad1e128656444262">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4ba47ae54e23705aad1e128656444262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9daddfb8cc988d280c470e85e815131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gaa9daddfb8cc988d280c470e85e815131">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gaa9daddfb8cc988d280c470e85e815131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d91868dd4fcd66b0c2bd7749843c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gab7d91868dd4fcd66b0c2bd7749843c2d">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gab7d91868dd4fcd66b0c2bd7749843c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : fpga2soc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbbc430c01cacac1c69109392e0c6c29c"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H"></a></p>
<p>Security bit configuration for transactions from fpga2soc to osc1_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga86b9d81a05c62273fdf3a2c71cadf97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga86b9d81a05c62273fdf3a2c71cadf97e">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga86b9d81a05c62273fdf3a2c71cadf97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605f7f52c77ee3877158e23fbf00f3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga605f7f52c77ee3877158e23fbf00f3ed">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga605f7f52c77ee3877158e23fbf00f3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60765d2d1410ea7293baf6f1fd6336bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga60765d2d1410ea7293baf6f1fd6336bd">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga60765d2d1410ea7293baf6f1fd6336bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e88a4dc39a92081fdf9f5e9944d0da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga3e88a4dc39a92081fdf9f5e9944d0da7">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga3e88a4dc39a92081fdf9f5e9944d0da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b6a153c32a2bc82a3c8c57feaa2c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gaa5b6a153c32a2bc82a3c8c57feaa2c88">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gaa5b6a153c32a2bc82a3c8c57feaa2c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c4599c70f9f7b7e5d571d4aa5abda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga00c4599c70f9f7b7e5d571d4aa5abda9">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga00c4599c70f9f7b7e5d571d4aa5abda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ddf70da949c75905541c720240f3cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga4ddf70da949c75905541c720240f3cc9">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga4ddf70da949c75905541c720240f3cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60aba421b94d31d3b4cc8795d2df5bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga60aba421b94d31d3b4cc8795d2df5bd4">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga60aba421b94d31d3b4cc8795d2df5bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ahb_ap </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp65297948fbefba19ff31937c812b0abd"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP"></a></p>
<p>Security bit configuration for transactions from ahb_ap to osc1_timer. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga75d549c6328646533f0269c7c5d8c888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga75d549c6328646533f0269c7c5d8c888">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga75d549c6328646533f0269c7c5d8c888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf960b4baa888961a4379220d529f4701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gaf960b4baa888961a4379220d529f4701">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf960b4baa888961a4379220d529f4701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a2caa484473ce06f5a46d03be69ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gad2a2caa484473ce06f5a46d03be69ede">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad2a2caa484473ce06f5a46d03be69ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81ad702cb3541c69da0e96dbb93f834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gae81ad702cb3541c69da0e96dbb93f834">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gae81ad702cb3541c69da0e96dbb93f834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8bf66b8c3e07f3ec602f036cc9eeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga7e8bf66b8c3e07f3ec602f036cc9eeb5">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:ga7e8bf66b8c3e07f3ec602f036cc9eeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc9aeb178285ac164abf1e3d1b32732c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gafc9aeb178285ac164abf1e3d1b32732c">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafc9aeb178285ac164abf1e3d1b32732c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae687ffdb9eff4f599993d5ffdd533af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gae687ffdb9eff4f599993d5ffdd533af3">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gae687ffdb9eff4f599993d5ffdd533af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6147381d06b1d06cdd16c54dd708c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#gaf6147381d06b1d06cdd16c54dd708c0e">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:gaf6147381d06b1d06cdd16c54dd708c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r__s">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga428b3d23db2d411b2f005d1f8acc1fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga428b3d23db2d411b2f005d1f8acc1fb2">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga428b3d23db2d411b2f005d1f8acc1fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef6ce48aefd09a0a7f20d510dfd38af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga8ef6ce48aefd09a0a7f20d510dfd38af">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_OFST</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="separator:ga8ef6ce48aefd09a0a7f20d510dfd38af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0bc0e8a960bfb4db9d0974828585427f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r__s">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga0bc0e8a960bfb4db9d0974828585427f">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_t</a></td></tr>
<tr class="separator:ga0bc0e8a960bfb4db9d0974828585427f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r__s" id="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad6506c40f8b16b7eb009e5b948bf1533"></a>uint32_t</td>
<td class="fieldname">
mpu_m0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae4a2273e801a0f1196c12881947c4871"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f8d416305e522f2b30edbb55394b59b"></a>uint32_t</td>
<td class="fieldname">
dma: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a11c22a9a1256e160c0e8cafb48531f13"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a46468578d7e6c219f1d8da2022e6f915"></a>uint32_t</td>
<td class="fieldname">
fpga2soc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaae89187f9c69b12df067fc0c9d41fa9"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a93a8b0afbf8a3413eaf98aae6b63b017"></a>uint32_t</td>
<td class="fieldname">
ahb_ap: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5a602b4817bac1ea2947ba837faafaac"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gadad6760f70bae1827a0f9ca38c5e8795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7466b3c50ea5dad47e99fe96b1976806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaafbab610034cebe0a2eeccb8df2d51a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e872aa282b2a158f0e1855ccc7df424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad2023535efaee1d5ff7e22221ec789f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga01011fcde7a140ecce5ce6d42af0e3f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e3286a41ec89b5692ff62f341b02071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacb3ab7d1dedb4a3354fa7c9c971ac550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_MPU_M0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga557c820076fdc395a8500c2b6ef65713"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8f37a588718b0e252fda1890817b7b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga30e82ffa39b5e9bd03ee261ce83c18c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca3a9e6dd7e1591141c716ef7a191243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5f7cbb54db9e84af670f0e97db2b7178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4ba47ae54e23705aad1e128656444262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa9daddfb8cc988d280c470e85e815131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab7d91868dd4fcd66b0c2bd7749843c2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_DMA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga86b9d81a05c62273fdf3a2c71cadf97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga605f7f52c77ee3877158e23fbf00f3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60765d2d1410ea7293baf6f1fd6336bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e88a4dc39a92081fdf9f5e9944d0da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa5b6a153c32a2bc82a3c8c57feaa2c88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga00c4599c70f9f7b7e5d571d4aa5abda9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ddf70da949c75905541c720240f3cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga60aba421b94d31d3b4cc8795d2df5bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_F2H</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga75d549c6328646533f0269c7c5d8c888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf960b4baa888961a4379220d529f4701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad2a2caa484473ce06f5a46d03be69ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae81ad702cb3541c69da0e96dbb93f834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7e8bf66b8c3e07f3ec602f036cc9eeb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc9aeb178285ac164abf1e3d1b32732c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae687ffdb9eff4f599993d5ffdd533af3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf6147381d06b1d06cdd16c54dd708c0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_AHB_AP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga428b3d23db2d411b2f005d1f8acc1fb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR</a> register. </p>

</div>
</div>
<a class="anchor" id="ga8ef6ce48aefd09a0a7f20d510dfd38af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_OFST&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga0bc0e8a960bfb4db9d0974828585427f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r__s">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html#ga0bc0e8a960bfb4db9d0974828585427f">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___o_s_c1___t_m_r.html">ALT_NOC_FW_L4_SYS_SCR_OSC1_TMR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
