OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/placement/15-resizer_timing.def
Notice 0: Design: clk_divider
Notice 0:     Created 4 pins.
Notice 0:     Created 514 components and 1788 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 109 nets and 319 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/clk_divider/runs/10-05_03-36/tmp/placement/15-resizer_timing.def
Min routing layer: 2
Max routing layer: 6
Global adjustment: 0.0
Unidirectional routing: true
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 7813
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 10
[INFO GRT-0018] Processing 5039 obstacles on layer 1
[INFO GRT-0019] Processing 1488 obstacles on layer 2
[INFO GRT-0022] Processing 5 obstacles on layer 5
[INFO GRT-0023] Processing 5 obstacles on layer 6
[INFO GRT-0020] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 266, WIRELEN1 : 0
[INFO] NumSeg  : 178
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 266, WIRELEN1 : 266
[INFO] NumSeg  : 179
[INFO] NumShift: 4
[Overflow Report] Total hCap    : 14888
[Overflow Report] Total vCap    : 11418
[Overflow Report] Total Usage   : 266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 14888
[Overflow Report] Total vCap    : 11418
[Overflow Report] Total Usage   : 266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 14888
[Overflow Report] Total vCap    : 11418
[Overflow Report] Total Usage   : 266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 266
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 0.000000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 402
[INFO] Via related stiner nodes 12
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 143
    Layer 3 usage: 124
    Layer 4 usage: 0
    Layer 5 usage: 0
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 8840
    Layer 3 capacity: 7843
    Layer 4 capacity: 5082
    Layer 5 capacity: 3575
    Layer 6 capacity: 966

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 1.62%
    Layer 3 use percentage: 1.58%
    Layer 4 use percentage: 0.00%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 267
[Overflow Report] Total Capacity: 26306
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 267
[INFO] Final number of vias : 437
[INFO] Final usage 3D       : 1578
[INFO GRT-0018] Total wirelength: 3270 um
Repairing antennas...
[WARNING GRT-0025] No OR_DEFAULT vias defined
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 3 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] #Antenna violations: 0
[INFO GRT-0014] Num routed nets: 109
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 10.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 10.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _156_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _156_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _156_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.22    0.22 v _156_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.01                           counter[13] (net)
                  0.03    0.00    0.23 v _071_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    0.27 ^ _071_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _041_ (net)
                  0.04    0.00    0.27 ^ _103_/A1 (sky130_fd_sc_hd__a211oi_2)
                  0.02    0.03    0.31 v _103_/Y (sky130_fd_sc_hd__a211oi_2)
     1    0.00                           _014_ (net)
                  0.02    0.00    0.31 v _156_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _156_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _142_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.24    0.91    0.91 ^ _142_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.02                           net1 (net)
                  0.24    0.01    0.91 ^ output1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.35    1.26 ^ output1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           clock_out (net)
                  0.18    0.00    1.26 ^ clock_out (out)
                                  1.26   data arrival time

                  0.00   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                        -10.00   40.00   output external delay
                                 40.00   data required time
-----------------------------------------------------------------------------
                                 40.00   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 38.74   slack (MET)


No paths found.
wns 0.00
tns 0.00
