[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Sat Jun 11 12:46:50 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/exp-03/v3/dump.vcd"
[dumpfile_mtime] "Sat Jun 11 12:45:12 2022"
[dumpfile_size] 559866
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/exp-03/v3/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] -1 -1
*-15.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[sst_width] 225
[signals_width] 190
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-Clock & Reset
@28
risc5test.clk
risc5test.rst
@200
-Toplevel
@28
risc5test.cache_ready_out
risc5test.cache_valid_in
@22
risc5test.cache_addr_in[23:0]
@28
risc5test.cache_ready_in
risc5test.cache_valid_out
@22
risc5test.cache_data_out[31:0]
@28
risc5test.test_ended
risc5test.test_error
@200
-I-Cache Test
@28
risc5test.icachetest_0.ready_in
risc5test.icachetest_0.valid_out
@22
risc5test.icachetest_0.addr_out[23:0]
risc5test.icachetest_0.holdoff[7:0]
@28
risc5test.icachetest_0.holdoff_counting
@22
risc5test.icachetest_0.distance[3:0]
@28
risc5test.icachetest_0.distance_restart
@22
risc5test.icachetest_0.gen_state[19:0]
@28
risc5test.icachetest_0.jump
@22
risc5test.icachetest_0.target[23:0]
@28
risc5test.icachetest_0.ready_out
risc5test.icachetest_0.valid_in
@22
risc5test.icachetest_0.data_in[31:0]
risc5test.icachetest_0.addr[23:0]
risc5test.icachetest_0.data[31:0]
@28
risc5test.icachetest_0.data_error
@22
risc5test.icachetest_0.test_count[19:0]
@28
risc5test.icachetest_0.test_ended
risc5test.icachetest_0.test_error
@200
-I-Cache
@28
risc5test.icache_0.cache_ready_out
risc5test.icache_0.cache_valid_in
@22
risc5test.icache_0.cache_addr_in[23:0]
risc5test.icache_0.tag[9:0]
risc5test.icache_0.index[8:0]
@28
risc5test.icache_0.word[2:0]
risc5test.icache_0.block_valid_out
@22
risc5test.icache_0.block_tag_out[9:0]
risc5test.icache_0.block_data_out[31:0]
risc5test.icache_0.tag_buf[9:0]
risc5test.icache_0.index_buf[8:0]
@28
risc5test.icache_0.word_buf[2:0]
risc5test.icache_0.valid_buf
risc5test.icache_0.cache_valid_out
@22
risc5test.icache_0.cache_data_out[31:0]
@28
risc5test.icache_0.hit
risc5test.icache_0.memory_stb
@22
risc5test.icache_0.memory_addr[23:2]
risc5test.icache_0.memory_dout[31:0]
@28
risc5test.icache_0.wr_word_cnt[2:0]
risc5test.icache_0.memory_ack
risc5test.icache_0.memory_ack_buf
risc5test.icache_0.rd_again
@200
-I-Memory
@28
risc5test.icache_0.memory_stb
@22
risc5test.icache_0.memory_addr[23:2]
risc5test.icache_0.memory_dout[31:0]
@28
risc5test.icache_0.memory_ack
[pattern_trace] 1
[pattern_trace] 0
