INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/tmpfs.ramdisk/ArhitecturaCalculatoarelor/Labolator7/Labolator7.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/tmpfs.ramdisk/ArhitecturaCalculatoarelor/Labolator7/Labolator7.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/tmpfs.ramdisk/ArhitecturaCalculatoarelor/Labolator7/Labolator7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
