---
title: Resynchronization & metastability
date: 2025-08-14 21:11:08
tags:
categories:
- analog
mathjax: true
---

**Metastability** is an **undesirable non-equilibrium** electronic state that can persist for a long period of time

![image-20250814202050937](resync/image-20250814202050937.png)

---

![image-20250814200158666](resync/image-20250814200158666.png)



![image-20250814185129279](resync/image-20250814185129279.png)



![image-20250814191408558](resync/image-20250814191408558.png)



*Poisson stochastic process*

![image-20250814190822871](resync/image-20250814190822871.png)

---

![image-20250814201827266](resync/image-20250814201827266.png)



## Synchronizer effect – latency uncertainty

![image-20250814202542548](resync/image-20250814202542548.png)

## simulation of DFF

![image-20250815012602436](resync/image-20250815012602436.png)

The typical flip-flops comprise master and slave latches and decoupling inverters.

In metastability, the voltage levels of nodes A and B of the *master latch* are roughly midway between logic 1 (VDD) and 0 (GND)

> *master latch* enter metastability


In fact, one popular definition says that if the output of a *flip-flop* changes later than the nominal clock-to-Q propagation delay, then the flip-flop must have been metastable


---

***sweep*** $\Delta t_{D \to \space \text{CK}}$

![image-20250815012324689](resync/image-20250815012324689.png)


---

***transient noise analysis*** @ $\Delta t_{D \to \space \text{CK}} = -3.444525p$

![image-20250815065000958](resync/image-20250815065000958.png)

> ![image-20250815065259004](resync/image-20250815065259004.png)

---

$\Delta t_{D \to \space \text{CK}}$ vs. CK-Q delay



---

![image-20250815011210280](resync/image-20250815011210280.png)



> *Noise Seed—*Seed for the random number generator (used by the simulator to vary the noise sources internally). Specifying the *same seed* allows you to *reproduce* a previous experiment. The default value is `1`.

## reference

Yvain Thonnart, CEA-LIST. ISSCC2021 T8: On-Chip Interconnects: Basic Concepts, Designs and Future Opportunities [[https://www.nishanchettri.com/isscc-slides/2021%20ISSCC/TUTORIALS/ISSCC2021-T8.pdf](https://www.nishanchettri.com/isscc-slides/2021%20ISSCC/TUTORIALS/ISSCC2021-T8.pdf)]

R. Ginosar, "Metastability and Synchronizers: A Tutorial," in IEEE Design & Test of Computers, vol. 28, no. 5, pp. 23-35, Sept.-Oct. 2011, doi: 10.1109/MDT.2011.113. [[https://webee.technion.ac.il/~ran/papers/Metastability-and-Synchronizers.IEEEDToct2011.pdf](https://webee.technion.ac.il/~ran/papers/Metastability-and-Synchronizers.IEEEDToct2011.pdf)]

Amr Adel Mohammady. Clock Domain Crossing [[linkedin](https://www.linkedin.com/posts/amradelm_clock-domain-crossing-all-parts-activity-7245373317526818816-tiO8?utm_source=share&utm_medium=member_desktop&rcm=ACoAAD-cuiIBDJ62eh9q3qTSSdslYXr-XMd8TGw)]

Steve Golson. Synchronization and Metastability [[https://trilobyte.com/pdf/golson_snug14.pdf](https://trilobyte.com/pdf/golson_snug14.pdf)]

Kinniment, D. J. Synchronization and arbitration in digital systems. John Wiley & Sons Ltd (2007).

Synchronizers And Data FlipFlops are Different [[pdf](https://ee.usc.edu/async2015/web/wp-content/uploads/2015/03/S1_P4_ASYNC2015IndustrialPaperDFF.pdf)]

S. Beer, R. Ginosar, M. Priel, R. Dobkin and A. Kolodny, "The Devolution of Synchronizers," *2010 IEEE Symposium on Asynchronous Circuits and Systems*, Grenoble, France, 2010 [[pdf](https://kolodny.net.technion.ac.il/files/2016/07/The-devolution-of-synchronizers-ASYNC-2010.pdf)]

赵启林 klin, Metastability [[https://picture.iczhiku.com/resource/eetop/SHKSFADwZerLPBXN.pdf](https://picture.iczhiku.com/resource/eetop/SHKSFADwZerLPBXN.pdf)]
