#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Dec  7 18:05:59 2018
# Process ID: 2312
# Current directory: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9376 C:\Users\NMLEM1\Desktop\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 909.879 ; gain = 181.785
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/not_1bit_0/S(undef) and /Detect_centre/column_counter1/RESET(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/not_1bit_0/S(undef) and /Detect_centre/ligne_counter1/RESET(rst)
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Blank_pixel_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Blank_pixel_counter/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_2/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_3/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_4/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_4/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_5/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_5/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Additionneur_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Additionneur_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Blank_pixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/not_1bit_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Fri Dec  7 18:07:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1146.859 ; gain = 114.398
launch_runs impl_1 -jobs 8
[Fri Dec  7 18:09:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0.dcp' for cell 'HDMI_bd_i/affiche_centre_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Additionneur_Nbits_0_0/HDMI_bd_Additionneur_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Detect_centre/Additionneur_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Additionneur_Nbits_1_0/HDMI_bd_Additionneur_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Detect_centre/Additionneur_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Blank_pixel_counter_1/HDMI_bd_Blank_pixel_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/Blank_pixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_1_1/HDMI_bd_adapt_input_ouput_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_1_1/HDMI_bd_adapt_input_ouput_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_1_1/HDMI_bd_adapt_input_ouput_2_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_3_0/HDMI_bd_adapt_input_ouput_3_0.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_4_0/HDMI_bd_adapt_input_ouput_4_0.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_column_counter_0/HDMI_bd_column_counter_0.dcp' for cell 'HDMI_bd_i/Detect_centre/column_counter1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_1_1/HDMI_bd_div_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_1_1/HDMI_bd_div_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1_1/HDMI_bd_divideur_select_outp_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_1_1/HDMI_bd_divideur_select_outp_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_0/HDMI_bd_ligne_counter_0.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_not_1bit_0_0/HDMI_bd_not_1bit_0_0.dcp' for cell 'HDMI_bd_i/Detect_centre/not_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_2/HDMI_bd_xlconstant_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_0_2/HDMI_bd_xlconstant_1_0.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_4_0/HDMI_bd_reg_1bit_4_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0_1/HDMI_bd_xlconstant_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Common 17-344] 'get_clocks' was cancelled [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'HDMI_bd_dvi2rgb_0_1' for instance 'HDMI_bd_i/dvi2rgb_0'. The XDC file c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'HDMI_bd_rgb2dvi_0_1' for instance 'HDMI_bd_i/rgb2dvi_0'. The XDC file c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc will not be read for this cell.
Parsing XDC File [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'HDMI_bd_rgb2dvi_0_1' for instance 'HDMI_bd_i/rgb2dvi_0'. The XDC file c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc will not be read for this cell.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2079.543 ; gain = 892.930
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2079.543 ; gain = 892.930
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/HDMI_bd_RGB_to_Y_0_0.dcp' for cell 'HDMI_bd_i/RGB_to_Y_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_1/HDMI_bd_xlconstant_0_1.dcp' for cell 'HDMI_bd_i/VDD'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_affiche_centre_0_0/HDMI_bd_affiche_centre_0_0.dcp' for cell 'HDMI_bd_i/affiche_centre_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.dcp' for cell 'HDMI_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/HDMI_bd_dvi2rgb_0_1.dcp' for cell 'HDMI_bd_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/HDMI_bd_rgb2dvi_0_1.dcp' for cell 'HDMI_bd_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Additionneur_Nbits_0_0/HDMI_bd_Additionneur_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Detect_centre/Additionneur_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Additionneur_Nbits_1_0/HDMI_bd_Additionneur_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Detect_centre/Additionneur_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Blank_pixel_counter_1/HDMI_bd_Blank_pixel_counter_1.dcp' for cell 'HDMI_bd_i/Detect_centre/Blank_pixel_counter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_0_1_1/HDMI_bd_adapt_input_ouput_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_1_1_1/HDMI_bd_adapt_input_ouput_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_2_1_1/HDMI_bd_adapt_input_ouput_2_1.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_3_0/HDMI_bd_adapt_input_ouput_3_0.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_adapt_input_ouput_4_0/HDMI_bd_adapt_input_ouput_4_0.dcp' for cell 'HDMI_bd_i/Detect_centre/adapt_input_ouput_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_column_counter_0/HDMI_bd_column_counter_0.dcp' for cell 'HDMI_bd_i/Detect_centre/column_counter1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_xAxis_1_1/HDMI_bd_div_xAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_xAxis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_yAxis_1_1/HDMI_bd_div_yAxis_1.dcp' for cell 'HDMI_bd_i/Detect_centre/div_yAxis'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_0_1_1/HDMI_bd_divideur_select_outp_0_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_divideur_select_outp_1_1_1/HDMI_bd_divideur_select_outp_1_1.dcp' for cell 'HDMI_bd_i/Detect_centre/divideur_select_outp_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ligne_counter_0/HDMI_bd_ligne_counter_0.dcp' for cell 'HDMI_bd_i/Detect_centre/ligne_counter1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_not_1bit_0_0/HDMI_bd_not_1bit_0_0.dcp' for cell 'HDMI_bd_i/Detect_centre/not_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_2/HDMI_bd_xlconstant_0_2.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_0_2/HDMI_bd_xlconstant_1_0.dcp' for cell 'HDMI_bd_i/Detect_centre/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_1_2/HDMI_bd_xlconstant_1_2.dcp' for cell 'HDMI_bd_i/Moyenneur/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/HDMI_bd_c_addsub_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/HDMI_bd_c_addsub_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/HDMI_bd_c_addsub_2_0.dcp' for cell 'HDMI_bd_i/Moyenneur/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/HDMI_bd_div_16_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/div_16_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/HDMI_bd_mult_gen_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/mult_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/HDMI_bd_reg_Nbits_0_0.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/HDMI_bd_reg_Nbits_0_1.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/HDMI_bd_reg_Nbits_0_2.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/HDMI_bd_reg_Nbits_0_3.dcp' for cell 'HDMI_bd_i/Moyenneur/reg_Nbits_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_3/HDMI_bd_xlconstant_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/ENABLE'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/HDMI_bd_Seuillage_0_3.dcp' for cell 'HDMI_bd_i/Segmentation/Seuillage_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/HDMI_bd_abs_8bits_signed_0_0.dcp' for cell 'HDMI_bd_i/Segmentation/abs_8bits_signed_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_4/HDMI_bd_c_addsub_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_4/HDMI_bd_reg_Nbits_0_4.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_5/HDMI_bd_reg_Nbits_0_5.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_1_0/HDMI_bd_reg_Nbits_1_0.dcp' for cell 'HDMI_bd_i/Segmentation/reg_Nbits_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_ET_logique_5entree_0_0/HDMI_bd_ET_logique_5entree_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/ET_logique_5entree_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_0/HDMI_bd_reg_1bit_0_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_1/HDMI_bd_reg_1bit_0_1.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_0_2/HDMI_bd_reg_1bit_0_2.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_2_0/HDMI_bd_reg_1bit_2_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_1bit_3_0/HDMI_bd_reg_1bit_3_0.dcp' for cell 'HDMI_bd_i/filtrage_intensif/reg_1bit_4'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_board.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0.xdc] for cell 'HDMI_bd_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'HDMI_bd_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Parsing XDC File [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'HDMI_bd_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2130.590 ; gain = 51.047
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/test_wrapper_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.270 ; gain = 8.102
INFO: [SIM-utils-36] Netlist generated:C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/test_wrapper_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj test_wrapper_vlog.prj"
"xvhdl --incr --relax -prj test_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/test_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Additionneur_Nbits_0_0_Additionneur_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Additionneur_Nbits_1_0_Additionneur_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Blank_pixel_counter_1_Counter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0_ET_logique_5entree
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0_RGB_to_Y
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3_Seuillage
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0_abs_8bits_signed
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_2_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_adapt_input_ouput_4_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0_affiche_centre
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0_HDMI_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity HDMI_bd_column_counter_0_counter_autoreload
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_16_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_divideur_select_outp_1_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_10
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ChannelBond_17
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_GlitchFilter_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_11
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_InputSERDES_18
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_12
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_PhaseAlign_19
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResyncToBUFG
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_15
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_22
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_7
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_8
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncAsync_9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncAsync__parameterized1_23\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_0_counter_autoreload
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_not_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_4_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_1bit_6
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__OutputSERDES_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__SyncAsync__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__TMDS_Encoder_3\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_xlconstant_1_2
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_reg_fd_v12_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized1_35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized29_37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized35\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized37\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_11\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_15\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_17\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_19\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_21\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_23\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_25\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_27\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_29\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_3\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_31\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_33\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_34\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized3_9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_101\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_104\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_106\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_109\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_111\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_114\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_116\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_119\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_121\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_124\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_126\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_36\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_38\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_39\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_41\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_44\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_46\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_49\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_51\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_54\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_56\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_59\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_61\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_69\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_71\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_74\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_76\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_79\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_81\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_84\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_86\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_89\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_91\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_94\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_96\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized5_99\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized64\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized66\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_100\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_105\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_110\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_115\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_120\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_125\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_40\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_45\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_50\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_55\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_60\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_65\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_70\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_75\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_80\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_85\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_90\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized7_95\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__xbip_pipe_v3_0_5_viv__parameterized9\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_scaled_adder\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Additionneur_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Additionneur_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Blank_pixel_counter_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ET_logique_5entree_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_RGB_to_Y_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_Seuillage_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_abs_8bits_signed_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_affiche_centre_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_clk_wiz_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_column_counter_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_ResetBridge_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_13
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_SyncBase_20
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_dvi2rgb_0_1_SyncBase__parameterized0_21\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TWI_SlaveCtl
INFO: [VRFC 10-307] analyzing entity HDMI_bd_ligne_counter_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_2_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_3_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_1bit_4_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5_reg_Nbits
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0_reg_Nbits
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ResetBridge_5\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_lut6_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_103\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_108\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_113\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_118\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_123\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_43\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_48\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_53\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_58\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_63\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_68\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_73\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_78\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_83\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_88\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_93\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6_98\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_lut6__parameterized1\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm_operation\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_EEPROM_8b
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Clocking
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_TMDS_Decoder_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_3
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_0_5
INFO: [VRFC 10-307] analyzing entity HDMI_bd_reg_Nbits_1_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__ClockGen\
INFO: [VRFC 10-307] analyzing entity filtrage_intensif_imp_EBE6GW
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_fabric_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_102\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_107\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_112\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_117\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_122\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_42\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_47\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_52\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_57\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_62\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_67\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_72\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_77\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_82\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_87\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_92\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv_97\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__c_addsub_viv__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__ccm\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1_dvi2rgb
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_rgb2dvi_0_1__rgb2dvi\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_legacy\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_10\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_16\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_18\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_2\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_20\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_22\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_24\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_26\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_28\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_30\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_32\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_4\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_6\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v_8\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__addsubreg_v__parameterized0\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14_viv\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_dvi2rgb_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_rgb2dvi_0_1
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_mult_gen_0_2__mult_gen_v12_0_14\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__dividervdc_v\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_mult_gen_0_2
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_1__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_2__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_0_4__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_c_addsub_2_0__c_addsub_v12_0_12\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__bip_sdivider_synth\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_0
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_2
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_0_4
INFO: [VRFC 10-307] analyzing entity HDMI_bd_c_addsub_2_0
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_synth\
INFO: [VRFC 10-307] analyzing entity Moyenneur_imp_FLWLV2
INFO: [VRFC 10-307] analyzing entity Segmentation_imp_1V2EHQ9
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13_viv\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_xAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity \HDMI_bd_div_yAxis_1__div_gen_v5_1_13\
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_xAxis_1
INFO: [VRFC 10-307] analyzing entity HDMI_bd_div_yAxis_1
INFO: [VRFC 10-307] analyzing entity Detect_centre_imp_Y7EHMB
INFO: [VRFC 10-307] analyzing entity HDMI_bd
INFO: [VRFC 10-307] analyzing entity HDMI_bd_wrapper
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2151.902 ; gain = 0.633
INFO: [USF-XSim-69] 'compile' step finished in '30' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_wrapper_func_synth xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <dividend> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:28]
ERROR: [VRFC 10-718] formal port <divisor> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:29]
ERROR: [VRFC 10-718] formal port <EN> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:31]
ERROR: [VRFC 10-718] formal port <data_out_tvalid> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:32]
ERROR: [VRFC 10-718] formal port <data_valid> does not exist in entity <test>.  Please compare the definition of block <test> to its component declaration and its instantion to detect the mismatch. [C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 2151.902 ; gain = 72.359
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Programs/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_wrapper_vlog.prj"
"xvhdl --incr --relax -prj test_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/sim/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/ip/test_div_gen_0_0/sim/test_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_wrapper_behav xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling module xil_defaultlib.glbl
Compiling architecture synth of entity div_gen_v5_1_13.c_twos_comp_viv [\c_twos_comp_viv(c_width=18,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_13.cmp2s_v [\cmp2s_v(c_bus_width=18,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_13.c_twos_comp_viv [\c_twos_comp_viv(c_width=11,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_13.cmp2s_v [\cmp2s_v(c_bus_width=11,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.c_twos_comp_viv [\c_twos_comp_viv(c_width=12,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_13.cmp2s_v [\cmp2s_v(c_bus_width=12,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_13.c_twos_comp_viv [\c_twos_comp_viv(c_width=19,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_13.cmp2s_v [\cmp2s_v(c_bus_width=19,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture test_div_gen_0_0_arch of entity xil_defaultlib.test_div_gen_0_0 [test_div_gen_0_0_default]
Compiling architecture structure of entity xil_defaultlib.test [test_default]
Compiling architecture structure of entity xil_defaultlib.test_wrapper
Built simulation snapshot test_wrapper_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  7 18:12:30 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2151.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_wrapper_behav -key {Behavioral:sim_1:Functional:test_wrapper} -tclbatch {test_wrapper.tcl} -view {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /counter_autoreload_tb/CLK was not found in the design.
WARNING: Simulation object /counter_autoreload_tb/RESET was not found in the design.
WARNING: Simulation object /counter_autoreload_tb/EN was not found in the design.
WARNING: Simulation object /counter_autoreload_tb/endOfCount was not found in the design.
WARNING: Simulation object /counter_autoreload_tb/Q was not found in the design.
WARNING: Simulation object /counter_autoreload_tb/comparator was not found in the design.
WARNING: Simulation object /counter_autoreload_tb/N was not found in the design.
source test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2158.531 ; gain = 6.629
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 18:12:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/test_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/test_wrapper/EN} -radix hex {1 0ns}
run 10 ns
add_force {/test_wrapper/dividend} -radix hex {A 0ns}
add_force {/test_wrapper/divisor} -radix hex {2 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/test_wrapper/EN} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/test_wrapper/EN} -radix hex {1 0ns}
run 100 ns
run 100 ns
open_bd_design {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:RGB_to_Y:1.0 - RGB_to_Y_0
Adding cell -- xilinx.com:module_ref:affiche_centre:1.0 - affiche_centre_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:module_ref:reg_1bit:1.0 - reg_1bit_0
Adding cell -- xilinx.com:module_ref:reg_1bit:1.0 - reg_1bit_1
Adding cell -- xilinx.com:module_ref:reg_1bit:1.0 - reg_1bit_2
Adding cell -- xilinx.com:module_ref:reg_1bit:1.0 - reg_1bit_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:reg_1bit:1.0 - reg_1bit_4
Adding cell -- xilinx.com:module_ref:reg_1bit:1.0 - reg_1bit_5
Adding cell -- xilinx.com:module_ref:ET_logique_5entree:1.0 - ET_logique_5entree_0
Adding cell -- xilinx.com:module_ref:Counter:1.0 - Blank_pixel_counter
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_0
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_1
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_2
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_3
Adding cell -- xilinx.com:module_ref:adapt_input_ouput:1.0 - adapt_input_ouput_4
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:Additionneur_Nbits:1.0 - Additionneur_Nbits_0
Adding cell -- xilinx.com:module_ref:Additionneur_Nbits:1.0 - Additionneur_Nbits_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:counter_autoreload:1.0 - column_counter1
Adding cell -- xilinx.com:module_ref:counter_autoreload:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:not_1bit:1.0 - not_1bit_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/not_1bit_0/S(undef) and /Detect_centre/column_counter1/RESET(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/not_1bit_0/S(undef) and /Detect_centre/ligne_counter1/RESET(rst)
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:div_16:1.0 - div_16_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:abs_8bits_signed:1.0 - abs_8bits_signed_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:Seuillage:1.0 - Seuillage_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Successfully read diagram <HDMI_bd> from BD file <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2224.367 ; gain = 56.633
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
add_force {/test_wrapper/EN} -radix hex {0 0ns}
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/test_wrapper/EN} -radix hex {0 0ns}
run 10 ns
add_force {/test_wrapper/dividend} -radix hex {F 0ns}
add_force {/test_wrapper/divisor} -radix hex {3 0ns}
run 10 ns
add_force {/test_wrapper/EN} -radix hex {1 0ns}
run 10 ns
run 100 ns
run 100 ns
run 100 ns
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.664 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A785A1A
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2891.512 ; gain = 662.848
set_property PROGRAM.FILE {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
open_bd_design {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
create_bd_port -dir O LED
connect_bd_net [get_bd_ports LED] [get_bd_pins dvi2rgb_0/vid_pVSync]
set_property location {2566 250} [get_bd_ports LED]
save_bd_design
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_1 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_2/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Blank_pixel_counter/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Blank_pixel_counter/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/Additionneur_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/column_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Detect_centre/ligne_counter1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_2/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_3/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_4/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_4/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_5/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /filtrage_intensif/reg_1bit_5/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/ET_logique_5entree_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Additionneur_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Additionneur_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/Blank_pixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filtrage_intensif/reg_1bit_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/column_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/not_1bit_0 .
Exporting to file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
[Fri Dec  7 18:21:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.113 ; gain = 43.957
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec  7 18:24:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 18:27:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  7 18:27:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
save_wave_config {C:/Users/NMLEM1/Desktop/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
