// Seed: 1619407489
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge -1 or id_3) #id_5 id_5 <= -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  inout tri id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7[1] = -1;
  assign id_7 = (id_2(id_6));
  localparam id_9 = 1;
  assign id_4 = 1;
  assign id_8 = id_3;
  logic ["" : 1] id_10;
  wire id_11, id_12;
  wire [1 : -1 'b0] id_13, id_14;
endmodule
