# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MaqEstadoDosA.srcs/sources_1/new/Estados.vhd" \
"../../../../MaqEstadoDosA.srcs/sim_1/new/Tes.vhd" \

# Do not sort compile order
nosort
