<html><head><title>Chisel/FIRRTL: Modules</title><meta charset="utf-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="author" content="the Chisel/FIRRTL Developers" /><meta name="description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="og:image" content="/img/poster.png" /><meta name="image" property="og:image" content="/img/poster.png" /><meta name="og:title" content="Chisel/FIRRTL: Modules" /><meta name="title" property="og:title" content="Chisel/FIRRTL: Modules" /><meta name="og:site_name" content="Chisel/FIRRTL" /><meta name="og:url" content="" /><meta name="og:type" content="website" /><meta name="og:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><link rel="icon" type="image/png" href="/img/favicon.png" /><meta name="twitter:title" content="Chisel/FIRRTL: Modules" /><meta name="twitter:image" content="https://www.chisel-lang.org/img/poster.png" /><meta name="twitter:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="twitter:card" content="summary_large_image" /><meta name="twitter:site" content="@chisel_lang" /><link rel="icon" type="image/png" sizes="16x16" href="/img/favicon16x16.png" /><link rel="icon" type="image/png" sizes="24x24" href="/img/favicon24x24.png" /><link rel="icon" type="image/png" sizes="32x32" href="/img/favicon32x32.png" /><link rel="icon" type="image/png" sizes="48x48" href="/img/favicon48x48.png" /><link rel="icon" type="image/png" sizes="57x57" href="/img/favicon57x57.png" /><link rel="icon" type="image/png" sizes="60x60" href="/img/favicon60x60.png" /><link rel="icon" type="image/png" sizes="64x64" href="/img/favicon64x64.png" /><link rel="icon" type="image/png" sizes="70x70" href="/img/favicon70x70.png" /><link rel="icon" type="image/png" sizes="72x72" href="/img/favicon72x72.png" /><link rel="icon" type="image/png" sizes="76x76" href="/img/favicon76x76.png" /><link rel="icon" type="image/png" sizes="96x96" href="/img/favicon96x96.png" /><link rel="icon" type="image/png" sizes="114x114" href="/img/favicon114x114.png" /><link rel="icon" type="image/png" sizes="120x120" href="/img/favicon120x120.png" /><link rel="icon" type="image/png" sizes="128x128" href="/img/favicon128x128.png" /><link rel="icon" type="image/png" sizes="144x144" href="/img/favicon144x144.png" /><link rel="icon" type="image/png" sizes="150x150" href="/img/favicon150x150.png" /><link rel="icon" type="image/png" sizes="152x152" href="/img/favicon152x152.png" /><link rel="icon" type="image/png" sizes="196x196" href="/img/favicon196x196.png" /><link rel="icon" type="image/png" sizes="310x310" href="/img/favicon310x310.png" /><link rel="icon" type="image/png" sizes="310x150" href="/img/favicon310x150.png" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css" /><link rel="stylesheet" href="/highlight/styles/default.css" /><link rel="stylesheet" href="/css/style.css" /><link rel="stylesheet" href="/css/palette.css" /><link rel="stylesheet" href="/css/codemirror.css" /><script async="async">
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-145179088-1' , 'auto');
ga('send', 'pageview');
      </script></head><body class="docs"><div id="wrapper"><div id="sidebar-wrapper"><ul id="sidebar" class="sidebar-nav"><li class="sidebar-brand"><a href="/" class="brand"><div class="brand-wrapper"><span>Chisel/FIRRTL</span></div></a></li> <li><a href="/chisel3/" class="">Chisel3</a> <ul class="sub_section"> <li><a href="/chisel3/faqs.html" class="">FAQs</a></li> <li><a href="/chisel3/cookbook.html" class="">Cookbook</a></li> <li><a href="/chisel3/troubleshooting" class="">Troubleshooting</a></li> <li><a href="/chisel3/resources" class="">Resources</a></li></ul></li> <li><a href="/chisel3/introduction.html" class="">Introduction</a></li> <li><a href="/chisel3/supported-hardware.html" class="">Supported Hardware</a></li> <li><a href="/chisel3/data-types.html" class="">Data Types</a></li> <li><a href="/chisel3/combinational-circuits.html" class="">Combinational Circuits</a></li> <li><a href="/chisel3/operators.html" class="">Operators</a></li> <li><a href="/chisel3/width-inference.html" class="">Width Inference</a></li> <li><a href="/chisel3/functional-abstraction.html" class="">Functional Abstraction</a></li> <li><a href="/chisel3/bundles-and-vecs.html" class="">Bundles and Vecs</a></li> <li><a href="/chisel3/ports.html" class="">Ports</a></li> <li><a href="/chisel3/modules.html" class=" active ">Modules</a></li> <li><a href="/chisel3/blackboxes.html" class="">Blackboxes</a></li> <li><a href="/chisel3/sequential-circuits.html" class="">Sequential Circuits</a></li> <li><a href="/chisel3/memories.html" class="">Memories</a></li> <li><a href="/chisel3/interfaces-and-connections.html" class="">Interfaces and Connections</a></li> <li><a href="/chisel3/functional-module-creation.html" class="">Functional Module Creation</a></li> <li><a href="/chisel3/muxes-and-input-selection.html" class="">Muxes and Input Selection</a></li> <li><a href="/chisel3/polymorphism-and-parameterization.html" class="">Polymorphism and Parameterization</a></li> <li><a href="/chisel3/multi-clock.html" class="">Multiple Clock Domains</a></li> <li><a href="/chisel3/printing.html" class="">Printing in Chisel</a></li> <li><a href="/chisel3/annotations.html" class="">Annotations</a></li> <li><a href="/chisel3/unconnected-wires.html" class="">Unconnected Wires</a></li> <li><a href="/chisel3/chisel3-vs-chisel2.html" class="">Appendix</a> <ul class="sub_section"> <li><a href="/chisel3/chisel3-vs-chisel2.html" class="">Chisel3 vs. Chisel2</a></li> <li><a href="/chisel3/experimental-features.html" class="">Experimental Features</a></li></ul></li> <li><a href="/chisel3/developers.html" class="">Developers</a> <ul class="sub_section"> <li><a href="/chisel3/sbt-subproject.html" class="">sbt Subproject</a></li> <li><a href="/chisel3/test-coverage.html" class="">Test Coverage</a></li></ul></li> <li><a href="/api/latest/" class="">API Documentation</a> <ul class="sub_section"> <li><a href="/api/SNAPSHOT/" class="">SNAPSHOT</a></li> <li><a href="/api/3.2.0/" class="">3.2.0</a></li> <li><a href="/api/3.1.8/" class="">3.1.8</a></li> <li><a href="/api/3.1.7/" class="">3.1.7</a></li> <li><a href="/api/3.1.6/" class="">3.1.6</a></li> <li><a href="/api/3.1.5/" class="">3.1.5</a></li> <li><a href="/api/3.1.4/" class="">3.1.4</a></li> <li><a href="/api/3.1.3/" class="">3.1.3</a></li> <li><a href="/api/3.1.2/" class="">3.1.2</a></li> <li><a href="/api/3.1.1/" class="">3.1.1</a></li> <li><a href="/api/3.1.0/" class="">3.1.0</a></li> <li><a href="/api/3.0.2/" class="">3.0.2</a></li> <li><a href="/api/3.0.1/" class="">3.0.1</a></li> <li><a href="/api/3.0.0/" class="">3.0.0</a></li></ul></li>        </ul></div><div id="page-content-wrapper"><div class="nav"><div class="container-fluid"><div class="row"><div class="col-lg-12"><div class="action-menu pull-left clearfix"><a href="#menu-toggle" id="menu-toggle"><i class="fa fa-bars" aria-hidden="true"></i></a></div><ul class="pull-right"></ul></div></div></div></div><div id="content" data-github-owner="freechipsproject" data-github-repo="chisel3"><div class="content-wrapper"><section><p>Chisel <em>modules</em> are very similar to Verilog <em>modules</em> in
defining a hierarchical structure in the generated circuit.</p>

<p>The hierarchical module namespace is accessible in downstream tools
to aid in debugging and physical layout.  A user-defined module is
defined as a <em>class</em> which:</p>

<ul>
  <li>inherits from <code class="highlighter-rouge">Module</code>,</li>
  <li>contains an interface wrapped in a Moduleâ€™s <code class="highlighter-rouge">IO()</code> method and stored in a port field named <code class="highlighter-rouge">io</code>, and</li>
  <li>wires together subcircuits in its constructor.</li>
</ul>

<p>As an example, consider defining your own two-input multiplexer as a
module:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>
<span class="k">class</span> <span class="nc">Mux2IO</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">sel</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">in0</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">in1</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
<span class="o">}</span>

<span class="k">class</span> <span class="nc">Mux2</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Mux2IO</span><span class="o">)</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">sel</span> <span class="o">&amp;</span> <span class="nv">io</span><span class="o">.</span><span class="py">in1</span><span class="o">)</span> <span class="o">|</span> <span class="o">(~</span><span class="nv">io</span><span class="o">.</span><span class="py">sel</span> <span class="o">&amp;</span> <span class="nv">io</span><span class="o">.</span><span class="py">in0</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<p>The wiring interface to a module is a collection of ports in the
form of a <code class="highlighter-rouge">Bundle</code>.  The interface to the module is defined
through a field named <code class="highlighter-rouge">io</code>.  For <code class="highlighter-rouge">Mux2</code>, <code class="highlighter-rouge">io</code> is
defined as a bundle with four fields, one for each multiplexer port.</p>

<p>The <code class="highlighter-rouge">:=</code> assignment operator, used here in the body of the
definition, is a special operator in Chisel that wires the input of
left-hand side to the output of the right-hand side.</p>

<h3 id="module-hierarchy">Module Hierarchy</h3>

<p>We can now construct circuit hierarchies, where we build larger modules out
of smaller sub-modules.  For example, we can build a 4-input
multiplexer module in terms of the <code class="highlighter-rouge">Mux2</code> module by wiring
together three 2-input multiplexers:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">class</span> <span class="nc">Mux4IO</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">in0</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">in1</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">in2</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">in3</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">sel</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">2.</span><span class="n">W</span><span class="o">))</span>
  <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">1.</span><span class="n">W</span><span class="o">))</span>
<span class="o">}</span>
<span class="k">class</span> <span class="nc">Mux4</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Mux4IO</span><span class="o">)</span>

  <span class="k">val</span> <span class="nv">m0</span> <span class="k">=</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">Mux2</span><span class="o">)</span>
  <span class="nv">m0</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">sel</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">sel</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
  <span class="nv">m0</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in0</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in0</span>
  <span class="nv">m0</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in1</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in1</span>

  <span class="k">val</span> <span class="nv">m1</span> <span class="k">=</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">Mux2</span><span class="o">)</span>
  <span class="nv">m1</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">sel</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">sel</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>
  <span class="nv">m1</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in0</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in2</span>
  <span class="nv">m1</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in1</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in3</span>

  <span class="k">val</span> <span class="nv">m3</span> <span class="k">=</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">Mux2</span><span class="o">)</span>
  <span class="nv">m3</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">sel</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">sel</span><span class="o">(</span><span class="mi">1</span><span class="o">)</span>
  <span class="nv">m3</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in0</span> <span class="o">:=</span> <span class="nv">m0</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">out</span>
  <span class="nv">m3</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">in1</span> <span class="o">:=</span> <span class="nv">m1</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">out</span>

  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="nv">m3</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">out</span>
<span class="o">}</span>
</code></pre></div></div>

<p>We again define the module interface as <code class="highlighter-rouge">io</code> and wire up the
inputs and outputs.  In this case, we create three <code class="highlighter-rouge">Mux2</code>
children modules, using the <code class="highlighter-rouge">Module</code> constructor function and
the Scala <code class="highlighter-rouge">new</code> keyword to create a
new object.  We then wire them up to one another and to the ports of
the <code class="highlighter-rouge">Mux4</code> interface.</p>

<p>Note: Chisel <code class="highlighter-rouge">Module</code>s have an implicit clock (called <code class="highlighter-rouge">clock</code>) and
an implicit reset (called <code class="highlighter-rouge">reset</code>). For different behavior, Chisel
provides both <code class="highlighter-rouge">MultiIOModule</code> and <code class="highlighter-rouge">RawModule</code>.</p>

<h3 id="multiiomodule"><code class="highlighter-rouge">MultiIOModule</code></h3>

<p>A <code class="highlighter-rouge">MultiIOModule</code> allows you to define as many different <code class="highlighter-rouge">IO</code> as needed
and does not require you to implement an abstract member <code class="highlighter-rouge">io</code>.
This can be useful when programmatically adding <code class="highlighter-rouge">IO</code> or adding <code class="highlighter-rouge">IO</code> via inheritance.
An artifact of this is that Verilog generated from a <code class="highlighter-rouge">MultiIOModule</code> will
<em>not</em> have the <code class="highlighter-rouge">io_</code> prefix. <code class="highlighter-rouge">MultiIOModule</code>s still have an implicit
clock and reset like <code class="highlighter-rouge">Module</code>.</p>

<!-- TODO: Some example -->

<h3 id="rawmodule"><code class="highlighter-rouge">RawModule</code></h3>

<p>A <code class="highlighter-rouge">RawModule</code> is a module that allows you to define as much <code class="highlighter-rouge">IO</code> as needed
(like <code class="highlighter-rouge">MultiIOModule</code>) but <strong>does not provide an implicit clock and reset.</strong>
This can be useful when interfacing a Chisel module with a design that expects
a specific naming convention for clock or reset.</p>

<p>Then we can use it in place of <em>Module</em> usage :</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3.</span><span class="o">{</span><span class="nc">RawModule</span><span class="o">,</span> <span class="n">withClockAndReset</span><span class="o">}</span>

<span class="k">class</span> <span class="nc">Foo</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span><span class="o">{</span>
    <span class="k">val</span> <span class="nv">a</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
    <span class="k">val</span> <span class="nv">b</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
  <span class="o">})</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">b</span> <span class="o">:=</span> <span class="o">!</span><span class="nv">io</span><span class="o">.</span><span class="py">a</span>
<span class="o">}</span>

<span class="k">class</span> <span class="nc">FooWrapper</span> <span class="k">extends</span> <span class="nc">RawModule</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">a_i</span>  <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">()))</span>
  <span class="k">val</span> <span class="nv">b_o</span>  <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="nc">Output</span><span class="o">(</span><span class="nc">Bool</span><span class="o">()))</span>
  <span class="k">val</span> <span class="nv">clk</span>  <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Clock</span><span class="o">())</span>
  <span class="k">val</span> <span class="nv">rstn</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>

  <span class="k">val</span> <span class="nv">foo</span> <span class="k">=</span> <span class="nf">withClockAndReset</span><span class="o">(</span><span class="n">clk</span><span class="o">,</span> <span class="o">!</span><span class="n">rstn</span><span class="o">){</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">Foo</span><span class="o">)</span> <span class="o">}</span>

  <span class="nv">foo</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">a</span> <span class="o">:=</span> <span class="n">a_i</span>
  <span class="n">b_o</span> <span class="o">:=</span> <span class="nv">foo</span><span class="o">.</span><span class="py">io</span><span class="o">.</span><span class="py">b</span>
<span class="o">}</span>
</code></pre></div></div>

<p>In the example above, the <code class="highlighter-rouge">RawModule</code> is used to change the reset polarity
of module <code class="highlighter-rouge">SlaveSpi</code>. Indeed, the reset is active high by default in Chisel
modules, then using <code class="highlighter-rouge">withClockAndReset(clock, !rstn)</code> we can use an active low
reset in entire design.</p>

<p>The clock is just wired as it, but if needed, <code class="highlighter-rouge">RawModule</code> can be used in
conjunction with <code class="highlighter-rouge">BlackBox</code> to connect a differential clock input for example.</p>
</section></div></div></div></div><script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.3.7/js/bootstrap.min.js"></script><script src="/highlight/highlight.pack.js"></script><script>hljs.configure({languages:['scala','java','bash']});
hljs.initHighlighting();
              </script><script>((window.gitter = {}).chat = {}).options = {
room: 'freechipsproject/chisel3'};</script><script src="https://sidecar.gitter.im/dist/sidecar.v1.js"></script><script src="/js/main.js"></script></body></html>