#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May  7 08:48:59 2024
# Process ID: 9140
# Current directory: C:/workspace/Mipsfpga_soc/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11404 C:\workspace\Mipsfpga_soc\ip_repo\edit_PWM_w_Int_v1_0.xpr
# Log file: C:/workspace/Mipsfpga_soc/ip_repo/vivado.log
# Journal file: C:/workspace/Mipsfpga_soc/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/Mipsfpga_soc/ip_repo/edit_PWM_w_Int_v1_0.xpr

update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/component.xml
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port PWM_Counter [ipx::current_core]
ipx::remove_port DutyCycle [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\workspace\Mipsfpga_soc\ip_repo\PWM_w_Int_1.0\xilinx.com_user_PWM_w_Int_1.0.zip} [ipx::current_core]
ipx::unload_core component_1
close_project
open_project C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs swerv_soc]
close_project
open_project C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.xpr
update_compile_order -fileset sources_1
close_project
create_project MIPSfpga_CustomIP_lab5 C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
create_peripheral xilinx.com user segment 1.0 -dir C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:segment:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:segment:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:segment:1.0]
set_property  ip_repo_paths  C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5/../ip_repo/segment_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_segment_v1_0 -directory C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5/../ip_repo c:/workspace/Mipsfpga_soc_lab5/ip_repo/segment_1.0/component.xml
update_compile_order -fileset sources_1
current_project MIPSfpga_CustomIP_lab5
close_project
set_property supported_families {artix7 Pre-Production artix7 Beta artix7l Beta qartix7 Beta qkintex7 Beta qkintex7l Beta kintexu Beta kintexuplus Beta qvirtex7 Beta virtexuplus Beta qzynq Beta zynquplus Beta kintex7 Beta kintex7l Beta spartan7 Beta virtex7 Beta virtexu Beta virtexuplus58g Beta virtexuplusHBM Beta aartix7 Beta akintex7 Beta aspartan7 Beta azynq Beta zynq Beta} [ipx::current_core]
