{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733704177600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733704177600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 19:29:36 2024 " "Processing started: Sun Dec 08 19:29:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733704177600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733704177600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle " "Command: quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733704177600 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733704181095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wordle.v(63) " "Verilog HDL information at wordle.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733704181340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wordle.v(569) " "Verilog HDL information at wordle.v(569): always construct contains both blocking and non-blocking assignments" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733704181343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordle.v 1 1 " "Found 1 design units, including 1 entities, in source file wordle.v" { { "Info" "ISGN_ENTITY_NAME" "1 wordle " "Found entity 1: wordle" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733704181347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733704181347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wordle " "Elaborating entity \"wordle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733704181479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wordle.v(91) " "Verilog HDL assignment warning at wordle.v(91): truncated value with size 32 to match size of target (6)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181524 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wordle.v(101) " "Verilog HDL assignment warning at wordle.v(101): truncated value with size 32 to match size of target (1)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181525 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wordle.v(102) " "Verilog HDL assignment warning at wordle.v(102): truncated value with size 32 to match size of target (1)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181525 "|wordle"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wordle.v(99) " "Verilog HDL Case Statement information at wordle.v(99): all case item expressions in this case statement are onehot" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733704181525 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch_input wordle.v(573) " "Verilog HDL Always Construct warning at wordle.v(573): variable \"switch_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181525 "|wordle"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wordle.v(573) " "Verilog HDL Case Statement information at wordle.v(573): all case item expressions in this case statement are onehot" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 573 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733704181526 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(608) " "Verilog HDL assignment warning at wordle.v(608): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181526 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(614) " "Verilog HDL assignment warning at wordle.v(614): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181526 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(615) " "Verilog HDL assignment warning at wordle.v(615): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181526 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(620) " "Verilog HDL assignment warning at wordle.v(620): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181526 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(621) " "Verilog HDL assignment warning at wordle.v(621): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(622) " "Verilog HDL assignment warning at wordle.v(622): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(626) " "Verilog HDL assignment warning at wordle.v(626): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(627) " "Verilog HDL assignment warning at wordle.v(627): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(628) " "Verilog HDL assignment warning at wordle.v(628): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(629) " "Verilog HDL assignment warning at wordle.v(629): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(639) " "Verilog HDL Always Construct warning at wordle.v(639): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 639 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(639) " "Verilog HDL Always Construct warning at wordle.v(639): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 639 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(644) " "Verilog HDL Always Construct warning at wordle.v(644): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 644 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(644) " "Verilog HDL Always Construct warning at wordle.v(644): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 644 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(649) " "Verilog HDL Always Construct warning at wordle.v(649): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 649 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(649) " "Verilog HDL Always Construct warning at wordle.v(649): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 649 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(654) " "Verilog HDL Always Construct warning at wordle.v(654): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 654 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(654) " "Verilog HDL Always Construct warning at wordle.v(654): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 654 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count wordle.v(659) " "Verilog HDL Always Construct warning at wordle.v(659): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 659 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(697) " "Verilog HDL Always Construct warning at wordle.v(697): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 697 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(697) " "Verilog HDL Always Construct warning at wordle.v(697): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 697 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(703) " "Verilog HDL Always Construct warning at wordle.v(703): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 703 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(703) " "Verilog HDL Always Construct warning at wordle.v(703): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 703 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(709) " "Verilog HDL Always Construct warning at wordle.v(709): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 709 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(709) " "Verilog HDL Always Construct warning at wordle.v(709): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 709 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(715) " "Verilog HDL Always Construct warning at wordle.v(715): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 715 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(715) " "Verilog HDL Always Construct warning at wordle.v(715): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 715 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(728) " "Verilog HDL Always Construct warning at wordle.v(728): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 728 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(729) " "Verilog HDL Always Construct warning at wordle.v(729): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 729 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(730) " "Verilog HDL Always Construct warning at wordle.v(730): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 730 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(731) " "Verilog HDL Always Construct warning at wordle.v(731): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 731 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(732) " "Verilog HDL Always Construct warning at wordle.v(732): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 732 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(733) " "Verilog HDL Always Construct warning at wordle.v(733): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 733 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(734) " "Verilog HDL Always Construct warning at wordle.v(734): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 734 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(735) " "Verilog HDL Always Construct warning at wordle.v(735): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 735 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(736) " "Verilog HDL Always Construct warning at wordle.v(736): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 736 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(737) " "Verilog HDL Always Construct warning at wordle.v(737): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 737 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED5 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED5\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED6 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED6\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED1 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED1\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED2 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED2\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED3 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED3\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED4 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED4\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED7 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED7\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED8 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED8\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED9 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED9\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED0 wordle.v(569) " "Verilog HDL Always Construct warning at wordle.v(569): inferring latch(es) for variable \"LED0\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED0 wordle.v(569) " "Inferred latch for \"LED0\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED9 wordle.v(569) " "Inferred latch for \"LED9\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED8 wordle.v(569) " "Inferred latch for \"LED8\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED7 wordle.v(569) " "Inferred latch for \"LED7\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4 wordle.v(569) " "Inferred latch for \"LED4\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED3 wordle.v(569) " "Inferred latch for \"LED3\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2 wordle.v(569) " "Inferred latch for \"LED2\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1 wordle.v(569) " "Inferred latch for \"LED1\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED6 wordle.v(569) " "Inferred latch for \"LED6\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED5 wordle.v(569) " "Inferred latch for \"LED5\" at wordle.v(569)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733704181527 "|wordle"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED6\$latch LED5\$latch " "Duplicate LATCH primitive \"LED6\$latch\" merged with LATCH primitive \"LED5\$latch\"" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733704183075 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1733704183075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED1\$latch " "Latch LED1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED2\$latch " "Latch LED2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED3\$latch " "Latch LED3\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED4\$latch " "Latch LED4\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED5\$latch " "Latch LED5\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED7\$latch " "Latch LED7\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED8\$latch " "Latch LED8\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED9\$latch " "Latch LED9\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED0\$latch " "Latch LED0\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733704183076 ""}  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 569 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733704183076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733704183653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733704184314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg " "Generated suppressed messages file C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733704184483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733704184924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733704184924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "716 " "Implemented 716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733704185827 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733704185827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "665 " "Implemented 665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733704185827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733704185827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733704185896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 19:29:45 2024 " "Processing ended: Sun Dec 08 19:29:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733704185896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733704185896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733704185896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733704185896 ""}
