#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b4fbc64830 .scope module, "lab5_tb" "lab5_tb" 2 2;
 .timescale -9 -12;
P_000001b4fbca03d0 .param/l "BASE_ADDR" 0 2 11, +C4<00000000000000000000000000000000>;
P_000001b4fbca0408 .param/l "CLK_DIV" 0 2 12, +C4<00000000000000000000000000001010>;
v000001b4fbd0c580_0 .net "HADDR", 31 0, v000001b4fbcac920_0;  1 drivers
v000001b4fbd0c940_0 .net "HRDATA", 31 0, v000001b4fbd0bc90_0;  1 drivers
v000001b4fbd0da20_0 .net "HWDATA", 31 0, v000001b4fbcad3c0_0;  1 drivers
v000001b4fbd0d7a0_0 .net "HWRITE", 0 0, v000001b4fbcac9c0_0;  1 drivers
v000001b4fbd0dac0_0 .var "clk", 0 0;
v000001b4fbd0ca80_0 .net "cs", 0 0, v000001b4fbd0c080_0;  1 drivers
v000001b4fbd0cb20_0 .net "miso", 0 0, v000001b4fbd0b330_0;  1 drivers
v000001b4fbd0de80_0 .net "mosi", 0 0, v000001b4fbd0d5c0_0;  1 drivers
v000001b4fbd0df20_0 .var "rst", 0 0;
v000001b4fbd0cc60_0 .net "sclk", 0 0, v000001b4fbd0d8e0_0;  1 drivers
S_000001b4fbc61840 .scope module, "muut" "master" 2 17, 3 1 0, S_000001b4fbc64830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /INPUT 32 "HRDATA_bi";
    .port_info 3 /OUTPUT 32 "HADDR_bo";
    .port_info 4 /OUTPUT 32 "HWDATA_bo";
    .port_info 5 /OUTPUT 1 "HWRITE_o";
P_000001b4fbca0450 .param/l "OP_ADDR" 1 3 13, C4<00000001>;
P_000001b4fbca0488 .param/l "STATUS_ADDR" 1 3 12, C4<00000000>;
v000001b4fbcac920_0 .var "HADDR_bo", 31 0;
v000001b4fbcacce0_0 .net "HCLK_i", 0 0, v000001b4fbd0dac0_0;  1 drivers
v000001b4fbcad320_0 .net "HRDATA_bi", 31 0, v000001b4fbd0bc90_0;  alias, 1 drivers
v000001b4fbcad5a0_0 .net "HRESETn_i", 0 0, v000001b4fbd0df20_0;  1 drivers
v000001b4fbcad3c0_0 .var "HWDATA_bo", 31 0;
v000001b4fbcac9c0_0 .var "HWRITE_o", 0 0;
v000001b4fbcacd80_0 .var "data", 31 0;
S_000001b4fbc605b0 .scope task, "read" "read" 3 33, 3 33 0, S_000001b4fbc61840;
 .timescale -9 -12;
v000001b4fbcad460_0 .var "addr", 31 0;
v000001b4fbcad780_0 .var "data", 31 0;
E_000001b4fbca25a0 .event posedge, v000001b4fbcacce0_0;
TD_lab5_tb.muut.read ;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbcad460_0;
    %assign/vec4 v000001b4fbcac920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbcac9c0_0, 0;
    %wait E_000001b4fbca25a0;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbcad320_0;
    %assign/vec4 v000001b4fbcad780_0, 0;
    %wait E_000001b4fbca25a0;
    %end;
S_000001b4fbc73f90 .scope task, "wait_ready" "wait_ready" 3 51, 3 51 0, S_000001b4fbc61840;
 .timescale -9 -12;
TD_lab5_tb.muut.wait_ready ;
    %fork t_1, S_000001b4fbc74120;
    %jmp t_0;
    .scope S_000001b4fbc74120;
t_1 ;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4fbcad460_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000001b4fbc605b0;
    %join;
    %load/vec4 v000001b4fbcad780_0;
    %store/vec4 v000001b4fbcacd80_0, 0, 32;
    %load/vec4 v000001b4fbcacd80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %disable S_000001b4fbc74120;
T_1.2 ;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000001b4fbc73f90;
t_0 %join;
    %fork t_3, S_000001b4fbc8e700;
    %jmp t_2;
    .scope S_000001b4fbc8e700;
t_3 ;
T_1.4 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4fbcad460_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000001b4fbc605b0;
    %join;
    %load/vec4 v000001b4fbcad780_0;
    %store/vec4 v000001b4fbcacd80_0, 0, 32;
    %load/vec4 v000001b4fbcacd80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %disable S_000001b4fbc8e700;
T_1.6 ;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_000001b4fbc73f90;
t_2 %join;
    %end;
S_000001b4fbc74120 .scope begin, "wait_busy" "wait_busy" 3 55, 3 55 0, S_000001b4fbc73f90;
 .timescale -9 -12;
S_000001b4fbc8e700 .scope begin, "wait_ready" "wait_ready" 3 63, 3 63 0, S_000001b4fbc73f90;
 .timescale -9 -12;
S_000001b4fbc8e890 .scope task, "write" "write" 3 15, 3 15 0, S_000001b4fbc61840;
 .timescale -9 -12;
v000001b4fbcacf60_0 .var "addr", 31 0;
v000001b4fbcac880_0 .var "data", 31 0;
TD_lab5_tb.muut.write ;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbcacf60_0;
    %assign/vec4 v000001b4fbcac920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbcac9c0_0, 0;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbcac880_0;
    %assign/vec4 v000001b4fbcad3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbcac9c0_0, 0;
    %wait E_000001b4fbca25a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbcac9c0_0, 0;
    %end;
S_000001b4fbc99b50 .scope module, "pdev" "periph_dev" 2 41, 4 1 0, S_000001b4fbc64830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sclk_i";
    .port_info 1 /INPUT 1 "mosi_i";
    .port_info 2 /OUTPUT 1 "miso_o";
    .port_info 3 /INPUT 1 "cs_i";
P_000001b4fbc8ea20 .param/l "ADDR_CTR_VAL" 1 4 46, +C4<00000000000000000000000000001111>;
P_000001b4fbc8ea58 .param/l "DATA_CTR_VAL" 1 4 47, +C4<00000000000000000000000000011110>;
P_000001b4fbc8ea90 .param/l "OP_ADDR" 1 4 9, C4<00000001>;
P_000001b4fbc8eac8 .param/l "RESET_ADDR" 1 4 8, C4<00000000>;
P_000001b4fbc8eb00 .param/l "STATE0" 1 4 38, +C4<00000000000000000000000000000000>;
P_000001b4fbc8eb38 .param/l "STATE1" 1 4 39, +C4<00000000000000000000000000000001>;
v000001b4fbd0b970_0 .net *"_ivl_1", 30 0, L_000001b4fbd0d2a0;  1 drivers
v000001b4fbd0ae30_0 .var "a_r", 7 0;
v000001b4fbd0bab0_0 .var "addr_r", 7 0;
v000001b4fbd0a890_0 .var "b_r", 7 0;
v000001b4fbd0a250_0 .net "busy", 0 0, v000001b4fbd0a750_0;  1 drivers
v000001b4fbd0bbf0_0 .net "cs_i", 0 0, v000001b4fbd0c080_0;  alias, 1 drivers
v000001b4fbd0b150_0 .var "ctr_r", 6 0;
v000001b4fbd0b330_0 .var "miso_o", 0 0;
v000001b4fbd0b650_0 .net "mosi_i", 0 0, v000001b4fbd0d5c0_0;  alias, 1 drivers
v000001b4fbd0a6b0_0 .var "rst_r", 0 0;
v000001b4fbd0b8d0_0 .net "rx_data_buf_next", 31 0, L_000001b4fbd0d340;  1 drivers
v000001b4fbd0b5b0_0 .var "rx_data_buf_r", 31 0;
v000001b4fbd0aed0_0 .net "sclk_i", 0 0, v000001b4fbd0d8e0_0;  alias, 1 drivers
v000001b4fbd0b010_0 .var "start_r", 0 0;
v000001b4fbd0b0b0_0 .var "state_r", 0 0;
v000001b4fbd0b290_0 .var "tx_data_buf_r", 31 0;
v000001b4fbd0a2f0_0 .net "y", 15 0, v000001b4fbd0a110_0;  1 drivers
E_000001b4fbca2a60 .event negedge, v000001b4fbd0a430_0;
L_000001b4fbd0d2a0 .part v000001b4fbd0b5b0_0, 0, 31;
L_000001b4fbd0d340 .concat [ 1 31 0 0], v000001b4fbd0d5c0_0, L_000001b4fbd0d2a0;
S_000001b4fbc99ce0 .scope module, "calc_unit" "mult" 4 25, 5 1 0, S_000001b4fbc99b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 8 "a_bi";
    .port_info 4 /INPUT 8 "b_bi";
    .port_info 5 /OUTPUT 16 "y_bo";
    .port_info 6 /OUTPUT 1 "busy_o";
P_000001b4fbc99e70 .param/l "END" 1 5 17, C4<10>;
P_000001b4fbc99ea8 .param/l "IDLE" 1 5 15, C4<00>;
P_000001b4fbc99ee0 .param/l "WORK" 1 5 16, C4<01>;
L_000001b4fbc9d0b0 .functor AND 8, v000001b4fbcad640_0, L_000001b4fbd0d020, C4<11111111>, C4<11111111>;
v000001b4fbcaca60_0 .net *"_ivl_1", 0 0, L_000001b4fbd0cf80;  1 drivers
v000001b4fbcace20_0 .net *"_ivl_2", 7 0, L_000001b4fbd0d020;  1 drivers
v000001b4fbcad500_0 .net *"_ivl_6", 15 0, L_000001b4fbd0d0c0;  1 drivers
L_000001b4fc0b0160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001b4fbcad1e0_0 .net *"_ivl_9", 7 0, L_000001b4fc0b0160;  1 drivers
v000001b4fbcad640_0 .var "a", 7 0;
v000001b4fbcacba0_0 .net "a_bi", 7 0, v000001b4fbd0ae30_0;  1 drivers
v000001b4fbcacc40_0 .var "b", 7 0;
v000001b4fbd0aa70_0 .net "b_bi", 7 0, v000001b4fbd0a890_0;  1 drivers
v000001b4fbd0a750_0 .var "busy_o", 0 0;
v000001b4fbd0a430_0 .net "clk_i", 0 0, v000001b4fbd0d8e0_0;  alias, 1 drivers
v000001b4fbd0ba10_0 .var "ctr", 2 0;
v000001b4fbd0a390_0 .var "part_res", 15 0;
v000001b4fbd0a570_0 .net "part_sum", 7 0, L_000001b4fbc9d0b0;  1 drivers
v000001b4fbd0b3d0_0 .net "rst_i", 0 0, v000001b4fbd0a6b0_0;  1 drivers
v000001b4fbd0a610_0 .net "shifted_part_sum", 15 0, L_000001b4fbd0d200;  1 drivers
v000001b4fbd0b470_0 .net "start_i", 0 0, v000001b4fbd0b010_0;  1 drivers
v000001b4fbd0b510_0 .var "state", 1 0;
v000001b4fbd0a110_0 .var "y_bo", 15 0;
E_000001b4fbca3260 .event posedge, v000001b4fbd0a430_0;
L_000001b4fbd0cf80 .part/v v000001b4fbcacc40_0, v000001b4fbd0ba10_0, 1;
LS_000001b4fbd0d020_0_0 .concat [ 1 1 1 1], L_000001b4fbd0cf80, L_000001b4fbd0cf80, L_000001b4fbd0cf80, L_000001b4fbd0cf80;
LS_000001b4fbd0d020_0_4 .concat [ 1 1 1 1], L_000001b4fbd0cf80, L_000001b4fbd0cf80, L_000001b4fbd0cf80, L_000001b4fbd0cf80;
L_000001b4fbd0d020 .concat [ 4 4 0 0], LS_000001b4fbd0d020_0_0, LS_000001b4fbd0d020_0_4;
L_000001b4fbd0d0c0 .concat [ 8 8 0 0], L_000001b4fbc9d0b0, L_000001b4fc0b0160;
L_000001b4fbd0d200 .shift/l 16, L_000001b4fbd0d0c0, v000001b4fbd0ba10_0;
S_000001b4fbd6df50 .scope module, "suut" "slave" 2 27, 6 1 0, S_000001b4fbc64830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /OUTPUT 1 "sclk_o";
    .port_info 7 /OUTPUT 1 "mosi_o";
    .port_info 8 /INPUT 1 "miso_i";
    .port_info 9 /OUTPUT 1 "cs_o";
P_000001b4fbca04d0 .param/l "BASE_ADDR" 0 6 16, +C4<00000000000000000000000000000000>;
P_000001b4fbca0508 .param/l "CLK_DIV" 0 6 17, +C4<00000000000000000000000000000101>;
v000001b4fbd0c760_0 .net "HADDR_bi", 31 0, v000001b4fbcac920_0;  alias, 1 drivers
v000001b4fbd0cbc0_0 .net "HCLK_i", 0 0, v000001b4fbd0dac0_0;  alias, 1 drivers
v000001b4fbd0c120_0 .net "HRDATA_bo", 31 0, v000001b4fbd0bc90_0;  alias, 1 drivers
v000001b4fbd0c620_0 .net "HRESETn_i", 0 0, v000001b4fbd0df20_0;  alias, 1 drivers
v000001b4fbd0c440_0 .net "HWDATA_bi", 31 0, v000001b4fbcad3c0_0;  alias, 1 drivers
v000001b4fbd0c9e0_0 .net "HWRITE_i", 0 0, v000001b4fbcac9c0_0;  alias, 1 drivers
v000001b4fbd0c260_0 .net "busy", 0 0, v000001b4fbd0ad90_0;  1 drivers
v000001b4fbd0d700_0 .net "cs_o", 0 0, v000001b4fbd0c080_0;  alias, 1 drivers
v000001b4fbd0c8a0_0 .net "data_rx", 31 0, v000001b4fbd0c300_0;  1 drivers
v000001b4fbd0dde0_0 .net "data_rx_wr", 0 0, v000001b4fbd0d660_0;  1 drivers
v000001b4fbd0dc00_0 .net "data_tx", 31 0, v000001b4fbd0abb0_0;  1 drivers
v000001b4fbd0c3a0_0 .net "data_tx_wr", 0 0, v000001b4fbd0b6f0_0;  1 drivers
v000001b4fbd0d480_0 .net "miso_i", 0 0, v000001b4fbd0b330_0;  alias, 1 drivers
v000001b4fbd0c6c0_0 .net "mosi_o", 0 0, v000001b4fbd0d5c0_0;  alias, 1 drivers
v000001b4fbd0c4e0_0 .net "sclk_o", 0 0, v000001b4fbd0d8e0_0;  alias, 1 drivers
L_000001b4fbd0cee0 .reduce/nor v000001b4fbd0df20_0;
S_000001b4fbd6e0e0 .scope module, "bus_ctrl" "bus_slave" 6 43, 7 1 0, S_000001b4fbd6df50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /INPUT 32 "data_rx_bi";
    .port_info 7 /INPUT 1 "data_rx_wr_i";
    .port_info 8 /INPUT 1 "busy_i";
    .port_info 9 /OUTPUT 32 "data_tx_bo";
    .port_info 10 /OUTPUT 1 "data_tx_wr_o";
P_000001b4fbd6e270 .param/l "BASE_ADDR" 0 7 17, +C4<00000000000000000000000000000000>;
P_000001b4fbd6e2a8 .param/l "DATA_RX_ADDR" 1 7 21, +C4<000000000000000000000000000000010>;
P_000001b4fbd6e2e0 .param/l "DATA_TX_ADDR" 1 7 20, +C4<000000000000000000000000000000001>;
P_000001b4fbd6e318 .param/l "STATUS_REG_ADDR" 1 7 19, +C4<000000000000000000000000000000000>;
v000001b4fbd0a4d0_0 .net "HADDR_bi", 31 0, v000001b4fbcac920_0;  alias, 1 drivers
v000001b4fbd0bb50_0 .net "HCLK_i", 0 0, v000001b4fbd0dac0_0;  alias, 1 drivers
v000001b4fbd0bc90_0 .var "HRDATA_bo", 31 0;
v000001b4fbd0b1f0_0 .net "HRESETn_i", 0 0, v000001b4fbd0df20_0;  alias, 1 drivers
v000001b4fbd0a7f0_0 .net "HWDATA_bi", 31 0, v000001b4fbcad3c0_0;  alias, 1 drivers
v000001b4fbd0a930_0 .net "HWRITE_i", 0 0, v000001b4fbcac9c0_0;  alias, 1 drivers
v000001b4fbd0a9d0_0 .net "busy_i", 0 0, v000001b4fbd0ad90_0;  alias, 1 drivers
v000001b4fbd0ab10_0 .net "data_rx_bi", 31 0, v000001b4fbd0c300_0;  alias, 1 drivers
v000001b4fbd0bd30_0 .var "data_rx_r", 31 0;
v000001b4fbd0bdd0_0 .net "data_rx_wr_i", 0 0, v000001b4fbd0d660_0;  alias, 1 drivers
v000001b4fbd0abb0_0 .var "data_tx_bo", 31 0;
v000001b4fbd0b6f0_0 .var "data_tx_wr_o", 0 0;
v000001b4fbd0be70_0 .var "status_r", 7 0;
S_000001b4fbc84dd0 .scope module, "spimaster" "spi_master" 6 25, 8 1 0, S_000001b4fbd6df50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /OUTPUT 1 "sclk_o";
    .port_info 3 /OUTPUT 1 "mosi_o";
    .port_info 4 /INPUT 1 "miso_i";
    .port_info 5 /OUTPUT 1 "cs_o";
    .port_info 6 /OUTPUT 32 "data_rx_bo";
    .port_info 7 /OUTPUT 1 "data_rx_wr_o";
    .port_info 8 /OUTPUT 1 "busy_o";
    .port_info 9 /INPUT 32 "data_tx_bi";
    .port_info 10 /INPUT 1 "data_tx_wr_i";
P_000001b4fbc84f60 .param/l "CLK_DIV" 0 8 18, +C4<00000000000000000000000000000101>;
P_000001b4fbc84f98 .param/l "IDLE" 1 8 20, +C4<00000000000000000000000000000000>;
P_000001b4fbc84fd0 .param/l "TRANS" 1 8 21, +C4<00000000000000000000000000000001>;
L_000001b4fbc9da50 .functor AND 1, L_000001b4fbd0cd00, L_000001b4fbd0ce40, C4<1>, C4<1>;
L_000001b4fc0b0088 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001b4fbd0ac50_0 .net/2u *"_ivl_0", 31 0, L_000001b4fc0b0088;  1 drivers
v000001b4fbd0acf0_0 .net *"_ivl_10", 0 0, L_000001b4fbd0ce40;  1 drivers
v000001b4fbd0b790_0 .net *"_ivl_2", 0 0, L_000001b4fbd0cd00;  1 drivers
v000001b4fbd0a1b0_0 .net *"_ivl_4", 31 0, L_000001b4fbd0cda0;  1 drivers
L_000001b4fc0b00d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4fbd0bf10_0 .net *"_ivl_7", 30 0, L_000001b4fc0b00d0;  1 drivers
L_000001b4fc0b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b4fbd0a070_0 .net/2u *"_ivl_8", 31 0, L_000001b4fc0b0118;  1 drivers
v000001b4fbd0ad90_0 .var "busy_o", 0 0;
v000001b4fbd0af70_0 .var "clk_div_r", 31 0;
v000001b4fbd0b830_0 .net "clk_i", 0 0, v000001b4fbd0dac0_0;  alias, 1 drivers
v000001b4fbd0c080_0 .var "cs_o", 0 0;
v000001b4fbd0d980_0 .var "ctr_r", 6 0;
v000001b4fbd0c300_0 .var "data_rx_bo", 31 0;
v000001b4fbd0dca0_0 .var "data_rx_buf_r", 31 0;
v000001b4fbd0d660_0 .var "data_rx_wr_o", 0 0;
v000001b4fbd0d3e0_0 .net "data_tx_bi", 31 0, v000001b4fbd0abb0_0;  alias, 1 drivers
v000001b4fbd0c800_0 .var "data_tx_buf_r", 31 0;
v000001b4fbd0d840_0 .net "data_tx_wr_i", 0 0, v000001b4fbd0b6f0_0;  alias, 1 drivers
v000001b4fbd0db60_0 .net "miso_i", 0 0, v000001b4fbd0b330_0;  alias, 1 drivers
v000001b4fbd0d5c0_0 .var "mosi_o", 0 0;
v000001b4fbd0d160_0 .net "rst_i", 0 0, L_000001b4fbd0cee0;  1 drivers
v000001b4fbd0d8e0_0 .var "sclk_o", 0 0;
v000001b4fbd0c1c0_0 .net "sclk_posedge", 0 0, L_000001b4fbc9da50;  1 drivers
v000001b4fbd0dd40_0 .var "state_r", 1 0;
L_000001b4fbd0cd00 .cmp/eq 32, v000001b4fbd0af70_0, L_000001b4fc0b0088;
L_000001b4fbd0cda0 .concat [ 1 31 0 0], v000001b4fbd0d8e0_0, L_000001b4fc0b00d0;
L_000001b4fbd0ce40 .cmp/eq 32, L_000001b4fbd0cda0, L_000001b4fc0b0118;
    .scope S_000001b4fbc61840;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacd80_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000001b4fbc61840;
T_4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacf60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcac880_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000001b4fbc8e890;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000001b4fbc73f90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacf60_0, 0, 32;
    %pushi/vec4 66056, 0, 32;
    %store/vec4 v000001b4fbcac880_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000001b4fbc8e890;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000001b4fbc73f90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacf60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4fbcac880_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000001b4fbc8e890;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000001b4fbc73f90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacf60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4fbcac880_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000001b4fbc8e890;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000001b4fbc73f90;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b4fbcad460_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000001b4fbc605b0;
    %join;
    %load/vec4 v000001b4fbcad780_0;
    %store/vec4 v000001b4fbcacd80_0, 0, 32;
    %vpi_call 3 87 "$display", "READ DATA | data: %h", v000001b4fbcacd80_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacf60_0, 0, 32;
    %pushi/vec4 66052, 0, 32;
    %store/vec4 v000001b4fbcac880_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000001b4fbc8e890;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000001b4fbc73f90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacf60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4fbcac880_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000001b4fbc8e890;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000001b4fbc73f90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b4fbcacf60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4fbcac880_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000001b4fbc8e890;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000001b4fbc73f90;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001b4fbcad460_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000001b4fbc605b0;
    %join;
    %load/vec4 v000001b4fbcad780_0;
    %store/vec4 v000001b4fbcacd80_0, 0, 32;
    %vpi_call 3 96 "$display", "READ DATA | data: %h", v000001b4fbcacd80_0 {0 0 0};
    %vpi_call 3 98 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001b4fbc84dd0;
T_5 ;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbd0d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0af70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b4fbd0d980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0dca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0d8e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b4fbd0ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001b4fbd0af70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b4fbd0af70_0, 0;
    %load/vec4 v000001b4fbd0af70_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000001b4fbd0d8e0_0;
    %inv;
    %assign/vec4 v000001b4fbd0d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0af70_0, 0;
    %load/vec4 v000001b4fbd0d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000001b4fbd0d980_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b4fbd0d980_0, 0;
    %load/vec4 v000001b4fbd0dca0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000001b4fbd0db60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b4fbd0dca0_0, 0;
T_5.6 ;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b4fbc84dd0;
T_6 ;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbd0d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0c800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0d5c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b4fbd0d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001b4fbd0d3e0_0;
    %assign/vec4 v000001b4fbd0c800_0, 0;
T_6.2 ;
    %load/vec4 v000001b4fbd0c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001b4fbd0c800_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001b4fbd0d5c0_0, 0;
    %load/vec4 v000001b4fbd0c800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b4fbd0c800_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b4fbc84dd0;
T_7 ;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbd0d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b4fbd0dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0c080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0d660_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b4fbd0dd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b4fbd0dd40_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0d660_0, 0;
    %load/vec4 v000001b4fbd0d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0ad90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b4fbd0dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0c080_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b4fbd0d980_0, 0;
T_7.6 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001b4fbd0d980_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0c080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0ad90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b4fbd0d980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b4fbd0dd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0d660_0, 0;
    %load/vec4 v000001b4fbd0dca0_0;
    %assign/vec4 v000001b4fbd0c300_0, 0;
T_7.8 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b4fbd6e0e0;
T_8 ;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbd0b1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0bc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0abb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0b6f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0b6f0_0, 0;
    %load/vec4 v000001b4fbd0a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001b4fbd0a4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001b4fbd0a7f0_0;
    %assign/vec4 v000001b4fbd0abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0b6f0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001b4fbd0a4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0bc90_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001b4fbd0be70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b4fbd0bc90_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v000001b4fbd0abb0_0;
    %assign/vec4 v000001b4fbd0bc90_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v000001b4fbd0bd30_0;
    %assign/vec4 v000001b4fbd0bc90_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b4fbd6e0e0;
T_9 ;
    %wait E_000001b4fbca25a0;
    %load/vec4 v000001b4fbd0b1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b4fbd0be70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b4fbd0bd30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v000001b4fbd0a9d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b4fbd0be70_0, 0;
    %load/vec4 v000001b4fbd0bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001b4fbd0ab10_0;
    %assign/vec4 v000001b4fbd0bd30_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b4fbc99ce0;
T_10 ;
    %wait E_000001b4fbca3260;
    %load/vec4 v000001b4fbd0b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b4fbd0ba10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0a750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b4fbd0a390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b4fbd0b510_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b4fbd0b510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b4fbd0b510_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v000001b4fbd0b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b4fbd0b510_0, 0;
    %load/vec4 v000001b4fbcacba0_0;
    %assign/vec4 v000001b4fbcad640_0, 0;
    %load/vec4 v000001b4fbd0aa70_0;
    %assign/vec4 v000001b4fbcacc40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b4fbd0ba10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b4fbd0a390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0a750_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v000001b4fbd0ba10_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b4fbd0b510_0, 0;
T_10.9 ;
    %load/vec4 v000001b4fbd0a390_0;
    %load/vec4 v000001b4fbd0a610_0;
    %add;
    %assign/vec4 v000001b4fbd0a390_0, 0;
    %load/vec4 v000001b4fbd0ba10_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001b4fbd0ba10_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v000001b4fbd0a390_0;
    %assign/vec4 v000001b4fbd0a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0a750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b4fbd0b510_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b4fbc99b50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4fbd0b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001b4fbd0b150_0, 0, 7;
    %end;
    .thread T_11;
    .scope S_000001b4fbc99b50;
T_12 ;
    %wait E_000001b4fbca3260;
    %load/vec4 v000001b4fbd0b290_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001b4fbd0b330_0, 0;
    %load/vec4 v000001b4fbd0b0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v000001b4fbd0a250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b4fbd0a2f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0b290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0b330_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b4fbd0b290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001b4fbd0b290_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b4fbc99b50;
T_13 ;
    %wait E_000001b4fbca2a60;
    %load/vec4 v000001b4fbd0bbf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000001b4fbd0b0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0b010_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b4fbd0b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0a6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0b0b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b4fbd0b150_0, 0;
    %load/vec4 v000001b4fbd0b8d0_0;
    %assign/vec4 v000001b4fbd0b5b0_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v000001b4fbd0b150_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001b4fbd0b150_0, 0;
    %load/vec4 v000001b4fbd0b8d0_0;
    %assign/vec4 v000001b4fbd0b5b0_0, 0;
    %load/vec4 v000001b4fbd0b150_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v000001b4fbd0b5b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001b4fbd0bab0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4fbd0b0b0_0, 0;
    %load/vec4 v000001b4fbd0bab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v000001b4fbd0a250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.11, 4;
    %load/vec4 v000001b4fbd0b8d0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000001b4fbd0ae30_0, 0;
    %load/vec4 v000001b4fbd0b8d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001b4fbd0a890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b4fbd0b010_0, 0;
T_13.11 ;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v000001b4fbd0b8d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001b4fbd0a6b0_0, 0;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001b4fbc64830;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v000001b4fbd0dac0_0;
    %inv;
    %store/vec4 v000001b4fbd0dac0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001b4fbc64830;
T_15 ;
    %vpi_call 2 52 "$dumpfile", "time.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b4fbc64830 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4fbd0dac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4fbd0df20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4fbd0df20_0, 0, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "lab5_tb.v";
    "master.v";
    "periph_dev.v";
    "mult.v";
    "slave.v";
    "bus_slave.v";
    "spi_master.v";
