<session jtag_chain="ByteBlaster [LPT1]" jtag_device="" sof_file="clk_card.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="3"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2006/05/25 11:50:17  #0">
      <clock name="clk_switchover:clk_switch|cc_pll:pll0|c0" polarity="posedge"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_trigger_nodes="0" sample_depth="16384" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire connection_status="true" name="config_fpga:config_fpga_inst|config_n_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="config_fpga:config_fpga_inst|epc16_sel_n_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[0]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[1]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[2]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[3]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[4]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[5]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[6]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[7]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.done" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.idle" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.rx_1" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.rx_2" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_s_state.idle" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_ack" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_rcvd" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.fibre_dv_high" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.fibre_dv_low" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.idle" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.manch_dv_ack" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.manch_dv_rcvd" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.sync_arrived" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.wait_for_sync" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_dat" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_mode_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_mode_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|manch_dat" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|manch_reg_en" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|sync_mode_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|sync_mode_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|sync_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="fibre_rx_clkr" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[0]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[1]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[2]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[3]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[4]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[5]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[6]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[7]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_sc_nd" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_rx:i_fibre_rx|cmd_rdy_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|tx_fw_i" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|reply_translator:i_reply_translator|mop_rdy_i" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire connection_status="true" name="config_fpga:config_fpga_inst|config_n_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="config_fpga:config_fpga_inst|epc16_sel_n_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[0]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[1]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[2]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[3]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[4]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[5]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[6]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[7]" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.done" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.idle" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.rx_1" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_m_state.rx_2" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_s_state.idle" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_ack" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_rcvd" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.fibre_dv_high" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.fibre_dv_low" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.idle" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.manch_dv_ack" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.manch_dv_rcvd" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.sync_arrived" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|current_state.wait_for_sync" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_dat" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_mode_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_mode_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|dv_sequence_num_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|manch_dat" tap_mode="classic" type="register"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|manch_reg_en" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|sync_mode_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|sync_mode_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="dv_rx:dv_rx_inst|sync_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="fibre_rx_clkr" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[0]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[1]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[2]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[3]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[4]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[5]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[6]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_data[7]" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="fibre_rx_sc_nd" tap_mode="classic" type="input pin"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_rx:i_fibre_rx|cmd_rdy_o" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|tx_fw_i" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire connection_status="true" name="issue_reply:issue_reply0|reply_translator:i_reply_translator|mop_rdy_i" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
      </signal_vec>
      <presentation>
        <setup_view>
          <net is_signal_inverted="no" name="fibre_rx_clkr"/>
          <bus is_signal_inverted="no" link="all" name="fibre_rx_data" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="fibre_rx_data[7]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[6]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[5]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[4]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[3]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[2]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[1]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="fibre_rx_sc_nd"/>
          <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_rx:i_fibre_rx|cmd_rdy_o"/>
          <net is_signal_inverted="no" name="issue_reply:issue_reply0|reply_translator:i_reply_translator|mop_rdy_i"/>
          <bus is_signal_inverted="no" link="all" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[7]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[6]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[5]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[4]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[3]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[2]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[1]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[0]"/>
          </bus>
          <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|tx_fw_i"/>
          <net is_signal_inverted="no" name="config_fpga:config_fpga_inst|config_n_o"/>
          <net is_signal_inverted="no" name="config_fpga:config_fpga_inst|epc16_sel_n_o"/>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|dv_mode_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_mode_i[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_mode_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|sync_mode_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|sync_mode_i[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|sync_mode_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[7]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[6]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[5]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[4]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[3]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[2]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[0]"/>
          </bus>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_dat"/>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|manch_dat"/>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|manch_reg_en"/>
          <bus is_signal_inverted="no" link="all" name="dv_state" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.fibre_dv_high"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.fibre_dv_low"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.idle"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.manch_dv_ack"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.manch_dv_rcvd"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.sync_arrived"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.wait_for_sync"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_m_state" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.done"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.idle"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.rx_1"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.rx_2"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_s_state" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_s_state.idle"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_ack"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_rcvd"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|dv_sequence_num_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[31]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[30]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[29]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[28]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[27]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[26]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[25]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[24]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[23]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[22]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[21]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[20]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[19]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[18]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[17]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[16]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[15]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[14]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[13]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[12]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[11]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[10]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[9]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[8]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[7]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[6]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[5]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[4]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[3]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[2]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_o"/>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|sync_o"/>
        </setup_view>
        <data_view>
          <net is_signal_inverted="no" name="fibre_rx_clkr"/>
          <bus is_signal_inverted="no" link="all" name="fibre_rx_data" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="fibre_rx_data[7]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[6]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[5]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[4]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[3]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[2]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[1]"/>
            <net is_signal_inverted="no" name="fibre_rx_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="fibre_rx_sc_nd"/>
          <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_rx:i_fibre_rx|cmd_rdy_o"/>
          <net is_signal_inverted="no" name="issue_reply:issue_reply0|reply_translator:i_reply_translator|mop_rdy_i"/>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|dv_mode_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_mode_i[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_mode_i[0]"/>
          </bus>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_o"/>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|sync_mode_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|sync_mode_i[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|sync_mode_i[0]"/>
          </bus>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|sync_o"/>
          <bus is_signal_inverted="no" link="all" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[7]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[6]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[5]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[4]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[3]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[2]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[1]"/>
            <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|txd_i[0]"/>
          </bus>
          <net is_signal_inverted="no" name="issue_reply:issue_reply0|fibre_tx:i_fibre_tx|tx_fw_i"/>
          <net is_signal_inverted="no" name="config_fpga:config_fpga_inst|config_n_o"/>
          <net is_signal_inverted="no" name="config_fpga:config_fpga_inst|epc16_sel_n_o"/>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|dv_sequence_num_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[31]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[30]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[29]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[28]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[27]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[26]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[25]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[24]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[23]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[22]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[21]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[20]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[19]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[18]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[17]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[16]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[15]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[14]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[13]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[12]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[11]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[10]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[9]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[8]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[7]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[6]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[5]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[4]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[3]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[2]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_sequence_num_o[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_m_state" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.done"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.idle"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.rx_1"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_m_state.rx_2"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_s_state" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_s_state.idle"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_ack"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_s_state.manch_sync_rcvd"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[7]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[6]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[5]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[4]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[3]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[2]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[1]"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|binary_counter:sample_counter|count[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="dv_state" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.fibre_dv_high"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.fibre_dv_low"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.idle"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.manch_dv_ack"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.manch_dv_rcvd"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.sync_arrived"/>
            <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|current_state.wait_for_sync"/>
          </bus>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|manch_dat"/>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|manch_reg_en"/>
          <net is_signal_inverted="no" name="dv_rx:dv_rx_inst|dv_dat"/>
        </data_view>
      </presentation>
      <trigger global_temp="1" is_expanded="true" name="trigger: 2006/05/25 11:50:17  #1" position="pre" segment_size="1" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <events>
          <level enabled="yes" type="basic">'fibre_rx_sc_nd' == either edge
            
            <op_node/>
          </level>
        </events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="44"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4096"/>
      <single attribute="zoom offset denominator" value="2"/>
      <single attribute="zoom offset numerator" value="21"/>
    </position_info>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <multi attribute="column width" size="18" value="34,34,703,74,68,70,88,100,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="window position" size="9" value="1065,792,398,124,356,99,0,0,0"/>
  </global_info>
</session>
