#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x150ea92e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x150e9be60 .scope module, "tb_e2e_multi_gemm" "tb_e2e_multi_gemm" 3 6;
 .timescale -9 -12;
P_0x150ea8ce0 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x150ea8d20 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x150ea8d60 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x150ea8da0 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x150ea8de0 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x6000016e6c70_0 .net "axi_araddr", 39 0, L_0x600000fba4c0;  1 drivers
v0x6000016e6d00_0 .net "axi_arlen", 7 0, L_0x600000fba530;  1 drivers
v0x6000016e6d90_0 .var "axi_arready", 0 0;
v0x6000016e6e20_0 .net "axi_arvalid", 0 0, L_0x600000fba610;  1 drivers
v0x6000016e6eb0_0 .net "axi_awaddr", 39 0, L_0x600000fba220;  1 drivers
v0x6000016e6f40_0 .net "axi_awlen", 7 0, L_0x600000fba290;  1 drivers
v0x6000016e6fd0_0 .var "axi_awready", 0 0;
v0x6000016e7060_0 .net "axi_awvalid", 0 0, L_0x600000fba300;  1 drivers
L_0x15809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000016e70f0_0 .net "axi_bready", 0 0, L_0x15809a968;  1 drivers
v0x6000016e7180_0 .var "axi_bresp", 1 0;
v0x6000016e7210_0 .var "axi_bvalid", 0 0;
v0x6000016e72a0_0 .var "axi_rdata", 255 0;
v0x6000016e7330_0 .var "axi_rlast", 0 0;
v0x6000016e73c0_0 .net "axi_rready", 0 0, L_0x600000fba680;  1 drivers
v0x6000016e7450_0 .var "axi_rvalid", 0 0;
v0x6000016e74e0_0 .net "axi_wdata", 255 0, L_0x600000fba370;  1 drivers
v0x6000016e7570_0 .net "axi_wlast", 0 0, L_0x600000fba3e0;  1 drivers
v0x6000016e7600_0 .var "axi_wready", 0 0;
v0x6000016e7690_0 .net "axi_wvalid", 0 0, L_0x600000fba450;  1 drivers
v0x6000016e7720_0 .var "clk", 0 0;
v0x6000016e77b0_0 .var/i "errors", 31 0;
v0x6000016e7840_0 .var "global_sync_in", 0 0;
v0x6000016e78d0_0 .var/i "i", 31 0;
v0x6000016e7960_0 .var "noc_rx_addr", 19 0;
v0x6000016e79f0_0 .var "noc_rx_data", 255 0;
v0x6000016e7a80_0 .var "noc_rx_is_instr", 0 0;
v0x6000016e7b10_0 .net "noc_rx_ready", 0 0, L_0x6000015aee40;  1 drivers
v0x6000016e7ba0_0 .var "noc_rx_valid", 0 0;
L_0x15809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016e7c30_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  1 drivers
L_0x15809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016e7cc0_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  1 drivers
v0x6000016e7d50_0 .var "noc_tx_ready", 0 0;
L_0x15809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000016e7de0_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  1 drivers
v0x6000016e7e70_0 .var "row0", 255 0;
v0x6000016e7f00_0 .var "row1", 255 0;
v0x6000016e8000_0 .var "row2", 255 0;
v0x6000016e8090_0 .var "row3", 255 0;
v0x6000016e8120_0 .var "rst_n", 0 0;
v0x6000016e81b0_0 .var "sync_grant", 0 0;
v0x6000016e8240_0 .net "sync_request", 0 0, L_0x600000fb63e0;  1 drivers
v0x6000016e82d0_0 .net "tpc_busy", 0 0, L_0x600000fb65a0;  1 drivers
v0x6000016e8360_0 .net "tpc_done", 0 0, L_0x600000fb6450;  1 drivers
v0x6000016e83f0_0 .net "tpc_error", 0 0, L_0x600000fb6370;  1 drivers
v0x6000016e8480_0 .var "tpc_start", 0 0;
v0x6000016e8510_0 .var "tpc_start_pc", 19 0;
E_0x6000031fd9c0 .event negedge, v0x600001680090_0;
S_0x150e6ce10 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x150e9be60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x151010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x151010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x151010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x151010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x151010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x151010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x151010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x151010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x151010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x151010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x151010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x151010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x151010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x151010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x151010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x151010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x151011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000fb7330 .functor BUFZ 1, v0x6000016e43f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb9b20 .functor OR 1, L_0x6000015abca0, L_0x6000015abe80, C4<0>, C4<0>;
L_0x600000fb9b90 .functor AND 1, L_0x600000fb9ab0, L_0x600000fb9b20, C4<1>, C4<1>;
L_0x600000fb9c00 .functor BUFZ 1, v0x6000016e5440_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb9c70 .functor BUFZ 1, v0x6000016e4f30_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba840 .functor AND 1, v0x6000016e7ba0_0, L_0x6000015aee40, C4<1>, C4<1>;
L_0x600000fba8b0 .functor AND 1, L_0x600000fba840, L_0x6000015aeee0, C4<1>, C4<1>;
v0x6000016e2370_0 .net *"_ivl_24", 19 0, L_0x6000015ab5c0;  1 drivers
L_0x15809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016e2400_0 .net *"_ivl_27", 3 0, L_0x15809a530;  1 drivers
v0x6000016e2490_0 .net *"_ivl_28", 19 0, L_0x6000015ab660;  1 drivers
L_0x15809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016e2520_0 .net *"_ivl_31", 14 0, L_0x15809a578;  1 drivers
L_0x15809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000016e25b0_0 .net/2u *"_ivl_34", 2 0, L_0x15809a5c0;  1 drivers
v0x6000016e2640_0 .net *"_ivl_38", 19 0, L_0x6000015ab840;  1 drivers
L_0x15809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016e26d0_0 .net *"_ivl_41", 3 0, L_0x15809a608;  1 drivers
v0x6000016e2760_0 .net *"_ivl_42", 19 0, L_0x6000015ab8e0;  1 drivers
L_0x15809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016e27f0_0 .net *"_ivl_45", 3 0, L_0x15809a650;  1 drivers
L_0x15809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000016e2880_0 .net/2u *"_ivl_48", 2 0, L_0x15809a698;  1 drivers
v0x6000016e2910_0 .net *"_ivl_52", 19 0, L_0x6000015abac0;  1 drivers
L_0x15809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016e29a0_0 .net *"_ivl_55", 3 0, L_0x15809a6e0;  1 drivers
v0x6000016e2a30_0 .net *"_ivl_56", 19 0, L_0x6000015abb60;  1 drivers
L_0x15809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016e2ac0_0 .net *"_ivl_59", 3 0, L_0x15809a728;  1 drivers
L_0x15809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000016e2b50_0 .net *"_ivl_63", 127 0, L_0x15809a770;  1 drivers
v0x6000016e2be0_0 .net *"_ivl_65", 127 0, L_0x6000015abd40;  1 drivers
L_0x15809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000016e2c70_0 .net/2u *"_ivl_68", 2 0, L_0x15809a7b8;  1 drivers
v0x6000016e2d00_0 .net *"_ivl_70", 0 0, L_0x6000015abca0;  1 drivers
L_0x15809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000016e2d90_0 .net/2u *"_ivl_72", 2 0, L_0x15809a800;  1 drivers
v0x6000016e2e20_0 .net *"_ivl_74", 0 0, L_0x6000015abe80;  1 drivers
v0x6000016e2eb0_0 .net *"_ivl_77", 0 0, L_0x600000fb9b20;  1 drivers
v0x6000016e2f40_0 .net *"_ivl_87", 0 0, L_0x600000fba840;  1 drivers
v0x6000016e2fd0_0 .net *"_ivl_89", 0 0, L_0x6000015aeee0;  1 drivers
v0x6000016e3060_0 .var "act_data_d", 31 0;
v0x6000016e30f0_0 .var "act_valid_d", 0 0;
v0x6000016e3180_0 .var "act_valid_d2", 0 0;
v0x6000016e3210_0 .net "axi_araddr", 39 0, L_0x600000fba4c0;  alias, 1 drivers
v0x6000016e32a0_0 .net "axi_arlen", 7 0, L_0x600000fba530;  alias, 1 drivers
v0x6000016e3330_0 .net "axi_arready", 0 0, v0x6000016e6d90_0;  1 drivers
v0x6000016e33c0_0 .net "axi_arvalid", 0 0, L_0x600000fba610;  alias, 1 drivers
v0x6000016e3450_0 .net "axi_awaddr", 39 0, L_0x600000fba220;  alias, 1 drivers
v0x6000016e34e0_0 .net "axi_awlen", 7 0, L_0x600000fba290;  alias, 1 drivers
v0x6000016e3570_0 .net "axi_awready", 0 0, v0x6000016e6fd0_0;  1 drivers
v0x6000016e3600_0 .net "axi_awvalid", 0 0, L_0x600000fba300;  alias, 1 drivers
v0x6000016e3690_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x6000016e3720_0 .net "axi_bresp", 1 0, v0x6000016e7180_0;  1 drivers
v0x6000016e37b0_0 .net "axi_bvalid", 0 0, v0x6000016e7210_0;  1 drivers
v0x6000016e3840_0 .net "axi_rdata", 255 0, v0x6000016e72a0_0;  1 drivers
v0x6000016e38d0_0 .net "axi_rlast", 0 0, v0x6000016e7330_0;  1 drivers
v0x6000016e3960_0 .net "axi_rready", 0 0, L_0x600000fba680;  alias, 1 drivers
v0x6000016e39f0_0 .net "axi_rvalid", 0 0, v0x6000016e7450_0;  1 drivers
v0x6000016e3a80_0 .net "axi_wdata", 255 0, L_0x600000fba370;  alias, 1 drivers
v0x6000016e3b10_0 .net "axi_wlast", 0 0, L_0x600000fba3e0;  alias, 1 drivers
v0x6000016e3ba0_0 .net "axi_wready", 0 0, v0x6000016e7600_0;  1 drivers
v0x6000016e3c30_0 .net "axi_wvalid", 0 0, L_0x600000fba450;  alias, 1 drivers
v0x6000016e3cc0_0 .net "clk", 0 0, v0x6000016e7720_0;  1 drivers
v0x6000016e3d50_0 .net "dma_lcp_done", 0 0, L_0x600000fb9ff0;  1 drivers
v0x6000016e3de0_0 .net "dma_lcp_ready", 0 0, L_0x6000015adf40;  1 drivers
v0x6000016e3e70_0 .net "dma_sram_addr", 19 0, v0x600001680e10_0;  1 drivers
v0x6000016e3f00_0 .net "dma_sram_rdata", 255 0, L_0x600000fba7d0;  1 drivers
v0x6000016e4000_0 .net "dma_sram_re", 0 0, L_0x600000fba1b0;  1 drivers
v0x6000016e4090_0 .net "dma_sram_ready", 0 0, L_0x6000015aeda0;  1 drivers
v0x6000016e4120_0 .net "dma_sram_wdata", 255 0, L_0x600000fba0d0;  1 drivers
v0x6000016e41b0_0 .net "dma_sram_we", 0 0, L_0x600000fba140;  1 drivers
v0x6000016e4240_0 .net "global_sync_in", 0 0, v0x6000016e7840_0;  1 drivers
v0x6000016e42d0 .array "instr_mem", 4095 0, 127 0;
v0x6000016e4360_0 .var "instr_rdata_reg", 127 0;
v0x6000016e43f0_0 .var "instr_valid_reg", 0 0;
v0x6000016e4480_0 .net "lcp_dma_cmd", 127 0, v0x600001682910_0;  1 drivers
v0x6000016e4510_0 .net "lcp_dma_valid", 0 0, L_0x600000fb6680;  1 drivers
v0x6000016e45a0_0 .net "lcp_imem_addr", 19 0, L_0x600000fb7100;  1 drivers
v0x6000016e4630_0 .net "lcp_imem_data", 127 0, v0x6000016e4360_0;  1 drivers
v0x6000016e46c0_0 .net "lcp_imem_re", 0 0, L_0x600000fb7170;  1 drivers
v0x6000016e4750_0 .net "lcp_imem_valid", 0 0, L_0x600000fb7330;  1 drivers
v0x6000016e47e0_0 .net "lcp_mxu_cmd", 127 0, v0x600001683600_0;  1 drivers
v0x6000016e4870_0 .net "lcp_mxu_valid", 0 0, L_0x600000fb6920;  1 drivers
v0x6000016e4900_0 .net "lcp_vpu_cmd", 127 0, v0x600001684240_0;  1 drivers
v0x6000016e4990_0 .net "lcp_vpu_valid", 0 0, L_0x600000fb6760;  1 drivers
v0x6000016e4a20_0 .net "mxu_a_addr", 19 0, L_0x6000015ab980;  1 drivers
v0x6000016e4ab0_0 .net "mxu_a_rdata", 255 0, L_0x600000fba6f0;  1 drivers
v0x6000016e4b40_0 .net "mxu_a_re", 0 0, L_0x6000015aba20;  1 drivers
v0x6000016e4bd0_0 .net "mxu_a_ready", 0 0, L_0x6000015aec60;  1 drivers
v0x6000016e4c60_0 .net "mxu_cfg_k", 15 0, L_0x6000015a5900;  1 drivers
v0x6000016e4cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000015a57c0;  1 drivers
v0x6000016e4d80_0 .net "mxu_cfg_n", 15 0, L_0x6000015a5860;  1 drivers
v0x6000016e4e10_0 .var "mxu_col_cnt", 4 0;
v0x6000016e4ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000016e4f30_0 .var "mxu_done_reg", 0 0;
v0x6000016e4fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000015a55e0;  1 drivers
v0x6000016e5050_0 .net "mxu_lcp_done", 0 0, L_0x600000fb9c70;  1 drivers
v0x6000016e50e0_0 .net "mxu_lcp_ready", 0 0, L_0x600000fb9c00;  1 drivers
v0x6000016e5170_0 .net "mxu_o_addr", 19 0, L_0x6000015abc00;  1 drivers
v0x6000016e5200_0 .net "mxu_o_ready", 0 0, L_0x6000015aed00;  1 drivers
v0x6000016e5290_0 .net "mxu_o_wdata", 255 0, L_0x6000015abde0;  1 drivers
v0x6000016e5320_0 .net "mxu_o_we", 0 0, L_0x600000fb9b90;  1 drivers
v0x6000016e53b0_0 .var "mxu_out_cnt", 15 0;
v0x6000016e5440_0 .var "mxu_ready_reg", 0 0;
v0x6000016e54d0_0 .net "mxu_src0_addr", 15 0, L_0x6000015a5680;  1 drivers
v0x6000016e5560_0 .net "mxu_src1_addr", 15 0, L_0x6000015a5720;  1 drivers
v0x6000016e55f0_0 .var "mxu_start_array", 0 0;
v0x6000016e5680_0 .var "mxu_start_array_d", 0 0;
v0x6000016e5710_0 .var "mxu_state", 2 0;
v0x6000016e57a0_0 .net "mxu_subop", 7 0, L_0x6000015a5540;  1 drivers
v0x6000016e5830_0 .net "mxu_w_addr", 19 0, L_0x6000015ab700;  1 drivers
v0x6000016e58c0_0 .net "mxu_w_rdata", 255 0, v0x60000169f8d0_0;  1 drivers
v0x6000016e5950_0 .net "mxu_w_re", 0 0, L_0x6000015ab7a0;  1 drivers
v0x6000016e59e0_0 .net "mxu_w_ready", 0 0, L_0x6000015aeb20;  1 drivers
v0x6000016e5a70_0 .net "noc_data_write", 0 0, L_0x600000fba8b0;  1 drivers
v0x6000016e5b00_0 .net "noc_rx_addr", 19 0, v0x6000016e7960_0;  1 drivers
v0x6000016e5b90_0 .net "noc_rx_data", 255 0, v0x6000016e79f0_0;  1 drivers
v0x6000016e5c20_0 .net "noc_rx_is_instr", 0 0, v0x6000016e7a80_0;  1 drivers
v0x6000016e5cb0_0 .net "noc_rx_ready", 0 0, L_0x6000015aee40;  alias, 1 drivers
v0x6000016e5d40_0 .net "noc_rx_valid", 0 0, v0x6000016e7ba0_0;  1 drivers
v0x6000016e5dd0_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  alias, 1 drivers
v0x6000016e5e60_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  alias, 1 drivers
v0x6000016e5ef0_0 .net "noc_tx_ready", 0 0, v0x6000016e7d50_0;  1 drivers
v0x6000016e5f80_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  alias, 1 drivers
v0x6000016e6010_0 .net "rst_n", 0 0, v0x6000016e8120_0;  1 drivers
v0x6000016e60a0_0 .net "sync_grant", 0 0, v0x6000016e81b0_0;  1 drivers
v0x6000016e6130_0 .net "sync_request", 0 0, L_0x600000fb63e0;  alias, 1 drivers
v0x6000016e61c0_0 .net "systolic_busy", 0 0, L_0x600000fb99d0;  1 drivers
v0x6000016e6250_0 .net "systolic_done", 0 0, L_0x6000015ab0c0;  1 drivers
v0x6000016e62e0_0 .net "systolic_result", 127 0, L_0x6000015aac60;  1 drivers
v0x6000016e6370_0 .net "systolic_result_valid", 0 0, L_0x600000fb9ab0;  1 drivers
v0x6000016e6400_0 .net "tpc_busy", 0 0, L_0x600000fb65a0;  alias, 1 drivers
v0x6000016e6490_0 .net "tpc_done", 0 0, L_0x600000fb6450;  alias, 1 drivers
v0x6000016e6520_0 .net "tpc_error", 0 0, L_0x600000fb6370;  alias, 1 drivers
v0x6000016e65b0_0 .net "tpc_start", 0 0, v0x6000016e8480_0;  1 drivers
v0x6000016e6640_0 .net "tpc_start_pc", 19 0, v0x6000016e8510_0;  1 drivers
v0x6000016e66d0_0 .net "vpu_lcp_done", 0 0, L_0x600000fb9dc0;  1 drivers
v0x6000016e6760_0 .net "vpu_lcp_ready", 0 0, L_0x6000015ada40;  1 drivers
v0x6000016e67f0_0 .net "vpu_sram_addr", 19 0, v0x6000016e1710_0;  1 drivers
v0x6000016e6880_0 .net "vpu_sram_rdata", 255 0, L_0x600000fba760;  1 drivers
v0x6000016e6910_0 .net "vpu_sram_re", 0 0, L_0x600000fb9f80;  1 drivers
v0x6000016e69a0_0 .net "vpu_sram_ready", 0 0, L_0x6000015aebc0;  1 drivers
v0x6000016e6a30_0 .net "vpu_sram_wdata", 255 0, L_0x600000fb9ea0;  1 drivers
v0x6000016e6ac0_0 .net "vpu_sram_we", 0 0, L_0x600000fb9f10;  1 drivers
v0x6000016e6b50_0 .var "weight_load_col_d", 1 0;
v0x6000016e6be0_0 .var "weight_load_en_d", 0 0;
L_0x6000015a5540 .part v0x600001683600_0, 112, 8;
L_0x6000015a55e0 .part v0x600001683600_0, 96, 16;
L_0x6000015a5680 .part v0x600001683600_0, 80, 16;
L_0x6000015a5720 .part v0x600001683600_0, 64, 16;
L_0x6000015a57c0 .part v0x600001683600_0, 48, 16;
L_0x6000015a5860 .part v0x600001683600_0, 32, 16;
L_0x6000015a5900 .part v0x600001683600_0, 16, 16;
L_0x6000015ab520 .part v0x60000169f8d0_0, 0, 32;
L_0x6000015ab5c0 .concat [ 16 4 0 0], L_0x6000015a5720, L_0x15809a530;
L_0x6000015ab660 .concat [ 5 15 0 0], v0x6000016e4e10_0, L_0x15809a578;
L_0x6000015ab700 .arith/sum 20, L_0x6000015ab5c0, L_0x6000015ab660;
L_0x6000015ab7a0 .cmp/eq 3, v0x6000016e5710_0, L_0x15809a5c0;
L_0x6000015ab840 .concat [ 16 4 0 0], L_0x6000015a5680, L_0x15809a608;
L_0x6000015ab8e0 .concat [ 16 4 0 0], v0x6000016e4ea0_0, L_0x15809a650;
L_0x6000015ab980 .arith/sum 20, L_0x6000015ab840, L_0x6000015ab8e0;
L_0x6000015aba20 .cmp/eq 3, v0x6000016e5710_0, L_0x15809a698;
L_0x6000015abac0 .concat [ 16 4 0 0], L_0x6000015a55e0, L_0x15809a6e0;
L_0x6000015abb60 .concat [ 16 4 0 0], v0x6000016e53b0_0, L_0x15809a728;
L_0x6000015abc00 .arith/sum 20, L_0x6000015abac0, L_0x6000015abb60;
L_0x6000015abd40 .part L_0x6000015aac60, 0, 128;
L_0x6000015abde0 .concat [ 128 128 0 0], L_0x6000015abd40, L_0x15809a770;
L_0x6000015abca0 .cmp/eq 3, v0x6000016e5710_0, L_0x15809a7b8;
L_0x6000015abe80 .cmp/eq 3, v0x6000016e5710_0, L_0x15809a800;
L_0x6000015aee40 .reduce/nor L_0x600000fb65a0;
L_0x6000015aeee0 .reduce/nor v0x6000016e7a80_0;
S_0x150e96c70 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x150e6ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15101ea00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15101ea40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15101ea80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15101eac0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15101eb00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15101eb40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15101eb80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15101ebc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15101ec00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15101ec40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15101ec80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15101ecc0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15101ed00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15101ed40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15101ed80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15101edc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15101ee00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15101ee40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15101ee80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15101eec0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15101ef00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600000fb9ff0 .functor BUFZ 1, v0x600001680510_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba0d0 .functor BUFZ 256, v0x600001681170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000fba140 .functor BUFZ 1, v0x600001681290_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba1b0 .functor BUFZ 1, v0x600001680fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba220 .functor BUFZ 40, v0x6000016bf450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000fba290 .functor BUFZ 8, v0x6000016bf570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000fba300 .functor BUFZ 1, v0x6000016bf720_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba370 .functor BUFZ 256, v0x6000016bfcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000fba3e0 .functor BUFZ 1, v0x6000016bfde0_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba450 .functor BUFZ 1, v0x6000016b86c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba4c0 .functor BUFZ 40, v0x6000016bf060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000fba530 .functor BUFZ 8, v0x6000016bf180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000fba610 .functor BUFZ 1, v0x6000016bf330_0, C4<0>, C4<0>, C4<0>;
L_0x600000fba680 .functor BUFZ 1, v0x6000016bfb10_0, C4<0>, C4<0>, C4<0>;
L_0x15809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016bef40_0 .net/2u *"_ivl_14", 3 0, L_0x15809a920;  1 drivers
v0x6000016befd0_0 .net "axi_araddr", 39 0, L_0x600000fba4c0;  alias, 1 drivers
v0x6000016bf060_0 .var "axi_araddr_reg", 39 0;
v0x6000016bf0f0_0 .net "axi_arlen", 7 0, L_0x600000fba530;  alias, 1 drivers
v0x6000016bf180_0 .var "axi_arlen_reg", 7 0;
v0x6000016bf210_0 .net "axi_arready", 0 0, v0x6000016e6d90_0;  alias, 1 drivers
v0x6000016bf2a0_0 .net "axi_arvalid", 0 0, L_0x600000fba610;  alias, 1 drivers
v0x6000016bf330_0 .var "axi_arvalid_reg", 0 0;
v0x6000016bf3c0_0 .net "axi_awaddr", 39 0, L_0x600000fba220;  alias, 1 drivers
v0x6000016bf450_0 .var "axi_awaddr_reg", 39 0;
v0x6000016bf4e0_0 .net "axi_awlen", 7 0, L_0x600000fba290;  alias, 1 drivers
v0x6000016bf570_0 .var "axi_awlen_reg", 7 0;
v0x6000016bf600_0 .net "axi_awready", 0 0, v0x6000016e6fd0_0;  alias, 1 drivers
v0x6000016bf690_0 .net "axi_awvalid", 0 0, L_0x600000fba300;  alias, 1 drivers
v0x6000016bf720_0 .var "axi_awvalid_reg", 0 0;
v0x6000016bf7b0_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x6000016bf840_0 .net "axi_bresp", 1 0, v0x6000016e7180_0;  alias, 1 drivers
v0x6000016bf8d0_0 .net "axi_bvalid", 0 0, v0x6000016e7210_0;  alias, 1 drivers
v0x6000016bf960_0 .net "axi_rdata", 255 0, v0x6000016e72a0_0;  alias, 1 drivers
v0x6000016bf9f0_0 .net "axi_rlast", 0 0, v0x6000016e7330_0;  alias, 1 drivers
v0x6000016bfa80_0 .net "axi_rready", 0 0, L_0x600000fba680;  alias, 1 drivers
v0x6000016bfb10_0 .var "axi_rready_reg", 0 0;
v0x6000016bfba0_0 .net "axi_rvalid", 0 0, v0x6000016e7450_0;  alias, 1 drivers
v0x6000016bfc30_0 .net "axi_wdata", 255 0, L_0x600000fba370;  alias, 1 drivers
v0x6000016bfcc0_0 .var "axi_wdata_reg", 255 0;
v0x6000016bfd50_0 .net "axi_wlast", 0 0, L_0x600000fba3e0;  alias, 1 drivers
v0x6000016bfde0_0 .var "axi_wlast_reg", 0 0;
v0x6000016bfe70_0 .net "axi_wready", 0 0, v0x6000016e7600_0;  alias, 1 drivers
v0x6000016bff00_0 .net "axi_wvalid", 0 0, L_0x600000fba450;  alias, 1 drivers
v0x6000016b86c0_0 .var "axi_wvalid_reg", 0 0;
v0x6000016b8630_0 .net "cfg_cols", 11 0, L_0x6000015add60;  1 drivers
v0x600001680000_0 .net "cfg_rows", 11 0, L_0x6000015adcc0;  1 drivers
v0x600001680090_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001680120_0 .net "cmd", 127 0, v0x600001682910_0;  alias, 1 drivers
v0x6000016801b0_0 .net "cmd_done", 0 0, L_0x600000fb9ff0;  alias, 1 drivers
v0x600001680240_0 .net "cmd_ready", 0 0, L_0x6000015adf40;  alias, 1 drivers
v0x6000016802d0_0 .net "cmd_valid", 0 0, L_0x600000fb6680;  alias, 1 drivers
v0x600001680360_0 .var "col_count", 11 0;
v0x6000016803f0_0 .var "cols_cfg", 11 0;
v0x600001680480_0 .var "data_buf", 255 0;
v0x600001680510_0 .var "done_reg", 0 0;
v0x6000016805a0_0 .net "ext_addr", 39 0, L_0x6000015adb80;  1 drivers
v0x600001680630_0 .var "ext_base", 39 0;
v0x6000016806c0_0 .var "ext_ptr", 39 0;
v0x600001680750_0 .net "ext_stride", 11 0, L_0x6000015ade00;  1 drivers
v0x6000016807e0_0 .var "ext_stride_cfg", 11 0;
v0x600001680870_0 .net "int_addr", 19 0, L_0x6000015adc20;  1 drivers
v0x600001680900_0 .var "int_base", 19 0;
v0x600001680990_0 .var "int_ptr", 19 0;
v0x600001680a20_0 .net "int_stride", 11 0, L_0x6000015adea0;  1 drivers
v0x600001680ab0_0 .var "int_stride_cfg", 11 0;
v0x600001680b40_0 .var "op_type", 7 0;
v0x600001680bd0_0 .var "row_count", 11 0;
v0x600001680c60_0 .var "rows_cfg", 11 0;
v0x600001680cf0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001680d80_0 .net "sram_addr", 19 0, v0x600001680e10_0;  alias, 1 drivers
v0x600001680e10_0 .var "sram_addr_reg", 19 0;
v0x600001680ea0_0 .net "sram_rdata", 255 0, L_0x600000fba7d0;  alias, 1 drivers
v0x600001680f30_0 .net "sram_re", 0 0, L_0x600000fba1b0;  alias, 1 drivers
v0x600001680fc0_0 .var "sram_re_reg", 0 0;
v0x600001681050_0 .net "sram_ready", 0 0, L_0x6000015aeda0;  alias, 1 drivers
v0x6000016810e0_0 .net "sram_wdata", 255 0, L_0x600000fba0d0;  alias, 1 drivers
v0x600001681170_0 .var "sram_wdata_reg", 255 0;
v0x600001681200_0 .net "sram_we", 0 0, L_0x600000fba140;  alias, 1 drivers
v0x600001681290_0 .var "sram_we_reg", 0 0;
v0x600001681320_0 .var "state", 3 0;
v0x6000016813b0_0 .net "subop", 7 0, L_0x6000015adae0;  1 drivers
E_0x6000031fe380/0 .event negedge, v0x600001680cf0_0;
E_0x6000031fe380/1 .event posedge, v0x600001680090_0;
E_0x6000031fe380 .event/or E_0x6000031fe380/0, E_0x6000031fe380/1;
L_0x6000015adae0 .part v0x600001682910_0, 112, 8;
L_0x6000015adb80 .part v0x600001682910_0, 72, 40;
L_0x6000015adc20 .part v0x600001682910_0, 52, 20;
L_0x6000015adcc0 .part v0x600001682910_0, 40, 12;
L_0x6000015add60 .part v0x600001682910_0, 28, 12;
L_0x6000015ade00 .part v0x600001682910_0, 16, 12;
L_0x6000015adea0 .part v0x600001682910_0, 4, 12;
L_0x6000015adf40 .cmp/eq 4, v0x600001681320_0, L_0x15809a920;
S_0x150e6c9d0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x150e6ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x15100f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x15100f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x15100f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x15100f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x15100f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x15100f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x15100f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x15100f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x15100f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x15100f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x15100f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x15100f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x15100f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x15100f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x15100f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x15100f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x15100f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x15100f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x15100f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x15100f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x15100f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x15100f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x15100f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x15100f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x15100fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x15100fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x15100fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000fb7410 .functor AND 1, L_0x6000015a4b40, L_0x6000015a4c80, C4<1>, C4<1>;
L_0x600000fb7090 .functor AND 1, L_0x600000fb7410, L_0x6000015a4820, C4<1>, C4<1>;
L_0x600000fb7100 .functor BUFZ 20, v0x600001682f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000fb7170 .functor BUFZ 1, v0x6000016830f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb6920 .functor BUFZ 1, v0x600001683840_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb6760 .functor BUFZ 1, v0x600001684480_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb6680 .functor BUFZ 1, v0x600001682b50_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb6530 .functor AND 1, L_0x6000015a52c0, L_0x6000015a5360, C4<1>, C4<1>;
L_0x600000fb65a0 .functor AND 1, L_0x600000fb6530, L_0x6000015a5400, C4<1>, C4<1>;
L_0x600000fb6450 .functor BUFZ 1, v0x600001682c70_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb6370 .functor BUFZ 1, v0x600001682d90_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb63e0 .functor BUFZ 1, v0x600001684090_0, C4<0>, C4<0>, C4<0>;
L_0x158098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016814d0_0 .net *"_ivl_11", 23 0, L_0x158098010;  1 drivers
L_0x158098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681560_0 .net/2u *"_ivl_12", 31 0, L_0x158098058;  1 drivers
v0x6000016815f0_0 .net *"_ivl_14", 0 0, L_0x6000015a4b40;  1 drivers
v0x600001681680_0 .net *"_ivl_16", 31 0, L_0x6000015a4be0;  1 drivers
L_0x1580980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681710_0 .net *"_ivl_19", 23 0, L_0x1580980a0;  1 drivers
L_0x1580980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016817a0_0 .net/2u *"_ivl_20", 31 0, L_0x1580980e8;  1 drivers
v0x600001681830_0 .net *"_ivl_22", 0 0, L_0x6000015a4c80;  1 drivers
v0x6000016818c0_0 .net *"_ivl_25", 0 0, L_0x600000fb7410;  1 drivers
v0x600001681950_0 .net *"_ivl_26", 31 0, L_0x6000015a4d20;  1 drivers
L_0x158098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016819e0_0 .net *"_ivl_29", 23 0, L_0x158098130;  1 drivers
L_0x158098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681a70_0 .net/2u *"_ivl_30", 31 0, L_0x158098178;  1 drivers
v0x600001681b00_0 .net *"_ivl_32", 0 0, L_0x6000015a4820;  1 drivers
v0x600001681b90_0 .net *"_ivl_36", 31 0, L_0x6000015a4640;  1 drivers
L_0x1580981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681c20_0 .net *"_ivl_39", 23 0, L_0x1580981c0;  1 drivers
L_0x158098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681cb0_0 .net/2u *"_ivl_40", 31 0, L_0x158098208;  1 drivers
v0x600001681d40_0 .net *"_ivl_44", 31 0, L_0x6000015a4500;  1 drivers
L_0x158098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681dd0_0 .net *"_ivl_47", 23 0, L_0x158098250;  1 drivers
L_0x158098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681e60_0 .net/2u *"_ivl_48", 31 0, L_0x158098298;  1 drivers
v0x600001681ef0_0 .net *"_ivl_52", 31 0, L_0x6000015a5180;  1 drivers
L_0x1580982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001681f80_0 .net *"_ivl_55", 23 0, L_0x1580982e0;  1 drivers
L_0x158098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001682010_0 .net/2u *"_ivl_56", 31 0, L_0x158098328;  1 drivers
L_0x158098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000016820a0_0 .net/2u *"_ivl_76", 3 0, L_0x158098370;  1 drivers
v0x600001682130_0 .net *"_ivl_78", 0 0, L_0x6000015a52c0;  1 drivers
v0x6000016821c0_0 .net *"_ivl_8", 31 0, L_0x6000015a4aa0;  1 drivers
L_0x1580983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001682250_0 .net/2u *"_ivl_80", 3 0, L_0x1580983b8;  1 drivers
v0x6000016822e0_0 .net *"_ivl_82", 0 0, L_0x6000015a5360;  1 drivers
v0x600001682370_0 .net *"_ivl_85", 0 0, L_0x600000fb6530;  1 drivers
L_0x158098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001682400_0 .net/2u *"_ivl_86", 3 0, L_0x158098400;  1 drivers
v0x600001682490_0 .net *"_ivl_88", 0 0, L_0x6000015a5400;  1 drivers
v0x600001682520_0 .net "all_done", 0 0, L_0x600000fb7090;  1 drivers
v0x6000016825b0_0 .net "busy", 0 0, L_0x600000fb65a0;  alias, 1 drivers
v0x600001682640_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x6000016826d0_0 .var "decoded_opcode", 7 0;
v0x600001682760_0 .var "decoded_subop", 7 0;
v0x6000016827f0_0 .net "dma_clear", 0 0, L_0x6000015a5220;  1 drivers
v0x600001682880_0 .net "dma_cmd", 127 0, v0x600001682910_0;  alias, 1 drivers
v0x600001682910_0 .var "dma_cmd_reg", 127 0;
v0x6000016829a0_0 .net "dma_done", 0 0, L_0x600000fb9ff0;  alias, 1 drivers
v0x600001682a30_0 .net "dma_ready", 0 0, L_0x6000015adf40;  alias, 1 drivers
v0x600001682ac0_0 .net "dma_valid", 0 0, L_0x600000fb6680;  alias, 1 drivers
v0x600001682b50_0 .var "dma_valid_reg", 0 0;
v0x600001682be0_0 .net "done", 0 0, L_0x600000fb6450;  alias, 1 drivers
v0x600001682c70_0 .var "done_reg", 0 0;
v0x600001682d00_0 .net "error", 0 0, L_0x600000fb6370;  alias, 1 drivers
v0x600001682d90_0 .var "error_reg", 0 0;
v0x600001682e20_0 .net "global_sync_in", 0 0, v0x6000016e7840_0;  alias, 1 drivers
v0x600001682eb0_0 .net "imem_addr", 19 0, L_0x600000fb7100;  alias, 1 drivers
v0x600001682f40_0 .var "imem_addr_reg", 19 0;
v0x600001682fd0_0 .net "imem_data", 127 0, v0x6000016e4360_0;  alias, 1 drivers
v0x600001683060_0 .net "imem_re", 0 0, L_0x600000fb7170;  alias, 1 drivers
v0x6000016830f0_0 .var "imem_re_reg", 0 0;
v0x600001683180_0 .net "imem_valid", 0 0, L_0x600000fb7330;  alias, 1 drivers
v0x600001683210_0 .var "instr_reg", 127 0;
v0x6000016832a0_0 .net "loop_count", 15 0, L_0x6000015a4960;  1 drivers
v0x600001683330 .array "loop_counter", 3 0, 15 0;
v0x6000016833c0_0 .var "loop_sp", 1 0;
v0x600001683450 .array "loop_start_addr", 3 0, 19 0;
v0x6000016834e0_0 .net "mxu_clear", 0 0, L_0x6000015a45a0;  1 drivers
v0x600001683570_0 .net "mxu_cmd", 127 0, v0x600001683600_0;  alias, 1 drivers
v0x600001683600_0 .var "mxu_cmd_reg", 127 0;
v0x600001683690_0 .net "mxu_done", 0 0, L_0x600000fb9c70;  alias, 1 drivers
v0x600001683720_0 .net "mxu_ready", 0 0, L_0x600000fb9c00;  alias, 1 drivers
v0x6000016837b0_0 .net "mxu_valid", 0 0, L_0x600000fb6920;  alias, 1 drivers
v0x600001683840_0 .var "mxu_valid_reg", 0 0;
v0x6000016838d0_0 .net "opcode", 7 0, L_0x6000015a4f00;  1 drivers
v0x600001683960_0 .var "pc", 19 0;
v0x6000016839f0_0 .var "pending_dma", 7 0;
v0x600001683a80_0 .var "pending_mxu", 7 0;
v0x600001683b10_0 .var "pending_vpu", 7 0;
v0x600001683ba0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001683c30_0 .net "start", 0 0, v0x6000016e8480_0;  alias, 1 drivers
v0x600001683cc0_0 .net "start_pc", 19 0, v0x6000016e8510_0;  alias, 1 drivers
v0x600001683d50_0 .var "state", 3 0;
v0x600001683de0_0 .net "subop", 7 0, L_0x6000015a5040;  1 drivers
v0x600001683e70_0 .net "sync_grant", 0 0, v0x6000016e81b0_0;  alias, 1 drivers
v0x600001683f00_0 .net "sync_mask", 7 0, L_0x6000015a4a00;  1 drivers
v0x600001684000_0 .net "sync_request", 0 0, L_0x600000fb63e0;  alias, 1 drivers
v0x600001684090_0 .var "sync_request_reg", 0 0;
v0x600001684120_0 .net "vpu_clear", 0 0, L_0x6000015a50e0;  1 drivers
v0x6000016841b0_0 .net "vpu_cmd", 127 0, v0x600001684240_0;  alias, 1 drivers
v0x600001684240_0 .var "vpu_cmd_reg", 127 0;
v0x6000016842d0_0 .net "vpu_done", 0 0, L_0x600000fb9dc0;  alias, 1 drivers
v0x600001684360_0 .net "vpu_ready", 0 0, L_0x6000015ada40;  alias, 1 drivers
v0x6000016843f0_0 .net "vpu_valid", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x600001684480_0 .var "vpu_valid_reg", 0 0;
L_0x6000015a4f00 .part v0x6000016e4360_0, 120, 8;
L_0x6000015a5040 .part v0x6000016e4360_0, 112, 8;
L_0x6000015a4960 .part v0x6000016e4360_0, 32, 16;
L_0x6000015a4a00 .part v0x6000016e4360_0, 104, 8;
L_0x6000015a4aa0 .concat [ 8 24 0 0], v0x600001683a80_0, L_0x158098010;
L_0x6000015a4b40 .cmp/eq 32, L_0x6000015a4aa0, L_0x158098058;
L_0x6000015a4be0 .concat [ 8 24 0 0], v0x600001683b10_0, L_0x1580980a0;
L_0x6000015a4c80 .cmp/eq 32, L_0x6000015a4be0, L_0x1580980e8;
L_0x6000015a4d20 .concat [ 8 24 0 0], v0x6000016839f0_0, L_0x158098130;
L_0x6000015a4820 .cmp/eq 32, L_0x6000015a4d20, L_0x158098178;
L_0x6000015a4640 .concat [ 8 24 0 0], v0x600001683a80_0, L_0x1580981c0;
L_0x6000015a45a0 .cmp/eq 32, L_0x6000015a4640, L_0x158098208;
L_0x6000015a4500 .concat [ 8 24 0 0], v0x600001683b10_0, L_0x158098250;
L_0x6000015a50e0 .cmp/eq 32, L_0x6000015a4500, L_0x158098298;
L_0x6000015a5180 .concat [ 8 24 0 0], v0x6000016839f0_0, L_0x1580982e0;
L_0x6000015a5220 .cmp/eq 32, L_0x6000015a5180, L_0x158098328;
L_0x6000015a52c0 .cmp/ne 4, v0x600001683d50_0, L_0x158098370;
L_0x6000015a5360 .cmp/ne 4, v0x600001683d50_0, L_0x1580983b8;
L_0x6000015a5400 .cmp/ne 4, v0x600001683d50_0, L_0x158098400;
S_0x150e6c590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x150e6c9d0;
 .timescale 0 0;
v0x600001681440_0 .var/i "i", 31 0;
S_0x150e92420 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x150e6ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x150e8fdd0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x150e8fe10 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x150e8fe50 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x150e8fe90 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x150e8fed0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x150e8ff10 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x150e8ff50 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x150e8ff90 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000fb97a0 .functor OR 1, L_0x6000015aad00, L_0x6000015aada0, C4<0>, C4<0>;
L_0x600000fb9810 .functor AND 1, L_0x6000015aae40, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb9880 .functor AND 1, L_0x600000fb9810, L_0x6000015aaee0, C4<1>, C4<1>;
L_0x600000fb98f0 .functor OR 1, L_0x600000fb97a0, L_0x600000fb9880, C4<0>, C4<0>;
L_0x600000fb9960 .functor BUFZ 1, L_0x600000fb98f0, C4<0>, C4<0>, C4<0>;
L_0x600000fb99d0 .functor AND 1, L_0x6000015aaf80, L_0x6000015ab020, C4<1>, C4<1>;
L_0x600000fb9a40 .functor AND 1, L_0x6000015ab200, L_0x6000015ab2a0, C4<1>, C4<1>;
L_0x600000fb9ab0 .functor AND 1, L_0x600000fb9a40, L_0x6000015ab480, C4<1>, C4<1>;
v0x60000169ad00_0 .net *"_ivl_101", 0 0, L_0x6000015ab480;  1 drivers
L_0x15809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000169ad90_0 .net/2u *"_ivl_37", 2 0, L_0x15809a188;  1 drivers
v0x60000169ae20_0 .net *"_ivl_39", 0 0, L_0x6000015aad00;  1 drivers
L_0x15809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000169aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x15809a1d0;  1 drivers
v0x60000169af40_0 .net *"_ivl_43", 0 0, L_0x6000015aada0;  1 drivers
v0x60000169afd0_0 .net *"_ivl_46", 0 0, L_0x600000fb97a0;  1 drivers
L_0x15809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000169b060_0 .net/2u *"_ivl_47", 2 0, L_0x15809a218;  1 drivers
v0x60000169b0f0_0 .net *"_ivl_49", 0 0, L_0x6000015aae40;  1 drivers
v0x60000169b180_0 .net *"_ivl_52", 0 0, L_0x600000fb9810;  1 drivers
v0x60000169b210_0 .net *"_ivl_54", 0 0, L_0x6000015aaee0;  1 drivers
v0x60000169b2a0_0 .net *"_ivl_56", 0 0, L_0x600000fb9880;  1 drivers
L_0x15809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000169b330_0 .net/2u *"_ivl_61", 2 0, L_0x15809a260;  1 drivers
v0x60000169b3c0_0 .net *"_ivl_63", 0 0, L_0x6000015aaf80;  1 drivers
L_0x15809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000169b450_0 .net/2u *"_ivl_65", 2 0, L_0x15809a2a8;  1 drivers
v0x60000169b4e0_0 .net *"_ivl_67", 0 0, L_0x6000015ab020;  1 drivers
L_0x15809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000169b570_0 .net/2u *"_ivl_71", 2 0, L_0x15809a2f0;  1 drivers
L_0x15809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000169b600_0 .net/2u *"_ivl_75", 2 0, L_0x15809a338;  1 drivers
L_0x15809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000169b690_0 .net/2u *"_ivl_81", 2 0, L_0x15809a3c8;  1 drivers
v0x60000169b720_0 .net *"_ivl_83", 0 0, L_0x6000015ab200;  1 drivers
v0x60000169b7b0_0 .net *"_ivl_85", 0 0, L_0x6000015ab2a0;  1 drivers
v0x60000169b840_0 .net *"_ivl_88", 0 0, L_0x600000fb9a40;  1 drivers
v0x60000169b8d0_0 .net *"_ivl_89", 31 0, L_0x6000015ab340;  1 drivers
L_0x15809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000169b960_0 .net *"_ivl_92", 15 0, L_0x15809a410;  1 drivers
L_0x15809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000169b9f0_0 .net *"_ivl_93", 31 0, L_0x15809aa88;  1 drivers
L_0x15809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000169ba80_0 .net/2u *"_ivl_97", 31 0, L_0x15809a458;  1 drivers
v0x60000169bb10_0 .net *"_ivl_99", 31 0, L_0x6000015ab3e0;  1 drivers
v0x60000169bba0_0 .net "act_data", 31 0, v0x6000016e3060_0;  1 drivers
v0x60000169bc30 .array "act_h", 19 0;
v0x60000169bc30_0 .net v0x60000169bc30 0, 7 0, L_0x600000fb6220; 1 drivers
v0x60000169bc30_1 .net v0x60000169bc30 1, 7 0, v0x6000016855f0_0; 1 drivers
v0x60000169bc30_2 .net v0x60000169bc30 2, 7 0, v0x600001686b50_0; 1 drivers
v0x60000169bc30_3 .net v0x60000169bc30 3, 7 0, v0x600001688120_0; 1 drivers
v0x60000169bc30_4 .net v0x60000169bc30 4, 7 0, v0x600001689680_0; 1 drivers
v0x60000169bc30_5 .net v0x60000169bc30 5, 7 0, L_0x600000fb60d0; 1 drivers
v0x60000169bc30_6 .net v0x60000169bc30 6, 7 0, v0x60000168abe0_0; 1 drivers
v0x60000169bc30_7 .net v0x60000169bc30 7, 7 0, v0x60000168c1b0_0; 1 drivers
v0x60000169bc30_8 .net v0x60000169bc30 8, 7 0, v0x60000168d710_0; 1 drivers
v0x60000169bc30_9 .net v0x60000169bc30 9, 7 0, v0x60000168ec70_0; 1 drivers
v0x60000169bc30_10 .net v0x60000169bc30 10, 7 0, L_0x600000fb6140; 1 drivers
v0x60000169bc30_11 .net v0x60000169bc30 11, 7 0, v0x600001690240_0; 1 drivers
v0x60000169bc30_12 .net v0x60000169bc30 12, 7 0, v0x6000016917a0_0; 1 drivers
v0x60000169bc30_13 .net v0x60000169bc30 13, 7 0, v0x600001692d00_0; 1 drivers
v0x60000169bc30_14 .net v0x60000169bc30 14, 7 0, v0x6000016942d0_0; 1 drivers
v0x60000169bc30_15 .net v0x60000169bc30 15, 7 0, L_0x600000fb5ff0; 1 drivers
v0x60000169bc30_16 .net v0x60000169bc30 16, 7 0, v0x600001695830_0; 1 drivers
v0x60000169bc30_17 .net v0x60000169bc30 17, 7 0, v0x600001696d90_0; 1 drivers
v0x60000169bc30_18 .net v0x60000169bc30 18, 7 0, v0x600001698360_0; 1 drivers
v0x60000169bc30_19 .net v0x60000169bc30 19, 7 0, v0x6000016998c0_0; 1 drivers
v0x60000169bcc0_0 .net "act_ready", 0 0, L_0x6000015ab160;  1 drivers
v0x60000169bd50_0 .net "act_valid", 0 0, v0x6000016e3180_0;  1 drivers
v0x60000169bde0_0 .net "busy", 0 0, L_0x600000fb99d0;  alias, 1 drivers
v0x60000169be70_0 .net "cfg_k_tiles", 15 0, L_0x6000015a5900;  alias, 1 drivers
L_0x15809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000169bf00_0 .net "clear_acc", 0 0, L_0x15809a4a0;  1 drivers
v0x60000169c000_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000169c090_0 .var "cycle_count", 15 0;
v0x60000169c120_0 .var "cycle_count_next", 15 0;
v0x600001684510_5 .array/port v0x600001684510, 5;
v0x60000169c1b0 .array "deskew_output", 3 0;
v0x60000169c1b0_0 .net v0x60000169c1b0 0, 31 0, v0x600001684510_5; 1 drivers
v0x600001684630_3 .array/port v0x600001684630, 3;
v0x60000169c1b0_1 .net v0x60000169c1b0 1, 31 0, v0x600001684630_3; 1 drivers
v0x600001684750_1 .array/port v0x600001684750, 1;
v0x60000169c1b0_2 .net v0x60000169c1b0 2, 31 0, v0x600001684750_1; 1 drivers
v0x60000169c1b0_3 .net v0x60000169c1b0 3, 31 0, L_0x600000fb9570; 1 drivers
v0x60000169c240_0 .net "done", 0 0, L_0x6000015ab0c0;  alias, 1 drivers
L_0x15809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000169c2d0_0 .net "drain_delay", 15 0, L_0x15809a380;  1 drivers
v0x60000169c360_0 .net "pe_enable", 0 0, L_0x600000fb98f0;  1 drivers
v0x60000169c3f0 .array "psum_bottom", 3 0;
v0x60000169c3f0_0 .net v0x60000169c3f0 0, 31 0, L_0x600000fb9260; 1 drivers
v0x60000169c3f0_1 .net v0x60000169c3f0 1, 31 0, L_0x600000fb9340; 1 drivers
v0x60000169c3f0_2 .net v0x60000169c3f0 2, 31 0, L_0x600000fb9420; 1 drivers
v0x60000169c3f0_3 .net v0x60000169c3f0 3, 31 0, L_0x600000fb9500; 1 drivers
L_0x158098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000169c480 .array "psum_v", 19 0;
v0x60000169c480_0 .net v0x60000169c480 0, 31 0, L_0x158098568; 1 drivers
L_0x1580985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000169c480_1 .net v0x60000169c480 1, 31 0, L_0x1580985b0; 1 drivers
L_0x1580985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000169c480_2 .net v0x60000169c480 2, 31 0, L_0x1580985f8; 1 drivers
L_0x158098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000169c480_3 .net v0x60000169c480 3, 31 0, L_0x158098640; 1 drivers
v0x60000169c480_4 .net v0x60000169c480 4, 31 0, v0x600001685b00_0; 1 drivers
v0x60000169c480_5 .net v0x60000169c480 5, 31 0, v0x600001687060_0; 1 drivers
v0x60000169c480_6 .net v0x60000169c480 6, 31 0, v0x600001688630_0; 1 drivers
v0x60000169c480_7 .net v0x60000169c480 7, 31 0, v0x600001689b90_0; 1 drivers
v0x60000169c480_8 .net v0x60000169c480 8, 31 0, v0x60000168b0f0_0; 1 drivers
v0x60000169c480_9 .net v0x60000169c480 9, 31 0, v0x60000168c6c0_0; 1 drivers
v0x60000169c480_10 .net v0x60000169c480 10, 31 0, v0x60000168dc20_0; 1 drivers
v0x60000169c480_11 .net v0x60000169c480 11, 31 0, v0x60000168f180_0; 1 drivers
v0x60000169c480_12 .net v0x60000169c480 12, 31 0, v0x600001690750_0; 1 drivers
v0x60000169c480_13 .net v0x60000169c480 13, 31 0, v0x600001691cb0_0; 1 drivers
v0x60000169c480_14 .net v0x60000169c480 14, 31 0, v0x600001693210_0; 1 drivers
v0x60000169c480_15 .net v0x60000169c480 15, 31 0, v0x6000016947e0_0; 1 drivers
v0x60000169c480_16 .net v0x60000169c480 16, 31 0, v0x600001695d40_0; 1 drivers
v0x60000169c480_17 .net v0x60000169c480 17, 31 0, v0x6000016972a0_0; 1 drivers
v0x60000169c480_18 .net v0x60000169c480 18, 31 0, v0x600001698870_0; 1 drivers
v0x60000169c480_19 .net v0x60000169c480 19, 31 0, v0x600001699dd0_0; 1 drivers
v0x60000169c510_0 .net "result_data", 127 0, L_0x6000015aac60;  alias, 1 drivers
L_0x15809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000169c5a0_0 .net "result_ready", 0 0, L_0x15809a4e8;  1 drivers
v0x60000169c630_0 .net "result_valid", 0 0, L_0x600000fb9ab0;  alias, 1 drivers
v0x60000169c6c0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x60000169c750_0 .net "skew_enable", 0 0, L_0x600000fb9960;  1 drivers
v0x60000169c7e0 .array "skew_input", 3 0;
v0x60000169c7e0_0 .net v0x60000169c7e0 0, 7 0, L_0x6000015a5a40; 1 drivers
v0x60000169c7e0_1 .net v0x60000169c7e0 1, 7 0, L_0x6000015a5b80; 1 drivers
v0x60000169c7e0_2 .net v0x60000169c7e0 2, 7 0, L_0x6000015a5cc0; 1 drivers
v0x60000169c7e0_3 .net v0x60000169c7e0 3, 7 0, L_0x6000015a5e00; 1 drivers
v0x60000169c870 .array "skew_output", 3 0;
v0x60000169c870_0 .net v0x60000169c870 0, 7 0, v0x600001684870_0; 1 drivers
v0x60000169c870_1 .net v0x60000169c870 1, 7 0, v0x600001684b40_0; 1 drivers
v0x60000169c870_2 .net v0x60000169c870 2, 7 0, v0x600001684e10_0; 1 drivers
v0x60000169c870_3 .net v0x60000169c870 3, 7 0, v0x6000016850e0_0; 1 drivers
v0x60000169c900_0 .net "start", 0 0, v0x6000016e5680_0;  1 drivers
v0x60000169c990_0 .var "state", 2 0;
v0x60000169ca20_0 .var "state_next", 2 0;
v0x60000169cab0_0 .net "weight_load_col", 1 0, v0x6000016e6b50_0;  1 drivers
v0x60000169cb40_0 .net "weight_load_data", 31 0, L_0x6000015ab520;  1 drivers
v0x60000169cbd0_0 .net "weight_load_en", 0 0, v0x6000016e6be0_0;  1 drivers
E_0x6000031fec80/0 .event anyedge, v0x60000169c990_0, v0x60000169c090_0, v0x60000169c900_0, v0x60000169cbd0_0;
E_0x6000031fec80/1 .event anyedge, v0x60000169be70_0, v0x60000169c2d0_0;
E_0x6000031fec80 .event/or E_0x6000031fec80/0, E_0x6000031fec80/1;
L_0x6000015a59a0 .part v0x6000016e3060_0, 0, 8;
L_0x158098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000015a5a40 .functor MUXZ 8, L_0x158098448, L_0x6000015a59a0, v0x6000016e3180_0, C4<>;
L_0x6000015a5ae0 .part v0x6000016e3060_0, 8, 8;
L_0x158098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000015a5b80 .functor MUXZ 8, L_0x158098490, L_0x6000015a5ae0, v0x6000016e3180_0, C4<>;
L_0x6000015a5c20 .part v0x6000016e3060_0, 16, 8;
L_0x1580984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000015a5cc0 .functor MUXZ 8, L_0x1580984d8, L_0x6000015a5c20, v0x6000016e3180_0, C4<>;
L_0x6000015a5d60 .part v0x6000016e3060_0, 24, 8;
L_0x158098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000015a5e00 .functor MUXZ 8, L_0x158098520, L_0x6000015a5d60, v0x6000016e3180_0, C4<>;
L_0x6000015a5fe0 .part L_0x6000015ab520, 0, 8;
L_0x6000015a6800 .part L_0x6000015ab520, 0, 8;
L_0x6000015a7020 .part L_0x6000015ab520, 0, 8;
L_0x6000015a7840 .part L_0x6000015ab520, 0, 8;
L_0x6000015a3a20 .part L_0x6000015ab520, 8, 8;
L_0x6000015a33e0 .part L_0x6000015ab520, 8, 8;
L_0x6000015a2c60 .part L_0x6000015ab520, 8, 8;
L_0x6000015a1d60 .part L_0x6000015ab520, 8, 8;
L_0x6000015a1680 .part L_0x6000015ab520, 16, 8;
L_0x6000015a0d20 .part L_0x6000015ab520, 16, 8;
L_0x6000015a2300 .part L_0x6000015ab520, 16, 8;
L_0x6000015a8500 .part L_0x6000015ab520, 16, 8;
L_0x6000015a8d20 .part L_0x6000015ab520, 24, 8;
L_0x6000015a9540 .part L_0x6000015ab520, 24, 8;
L_0x6000015a9d60 .part L_0x6000015ab520, 24, 8;
L_0x6000015aa580 .part L_0x6000015ab520, 24, 8;
L_0x6000015aac60 .concat8 [ 32 32 32 32], L_0x600000fb95e0, L_0x600000fb9650, L_0x600000fb96c0, L_0x600000fb9730;
L_0x6000015aad00 .cmp/eq 3, v0x60000169c990_0, L_0x15809a188;
L_0x6000015aada0 .cmp/eq 3, v0x60000169c990_0, L_0x15809a1d0;
L_0x6000015aae40 .cmp/eq 3, v0x60000169c990_0, L_0x15809a218;
L_0x6000015aaee0 .reduce/nor v0x6000016e6be0_0;
L_0x6000015aaf80 .cmp/ne 3, v0x60000169c990_0, L_0x15809a260;
L_0x6000015ab020 .cmp/ne 3, v0x60000169c990_0, L_0x15809a2a8;
L_0x6000015ab0c0 .cmp/eq 3, v0x60000169c990_0, L_0x15809a2f0;
L_0x6000015ab160 .cmp/eq 3, v0x60000169c990_0, L_0x15809a338;
L_0x6000015ab200 .cmp/eq 3, v0x60000169c990_0, L_0x15809a3c8;
L_0x6000015ab2a0 .cmp/ge 16, v0x60000169c090_0, L_0x15809a380;
L_0x6000015ab340 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x15809a410;
L_0x6000015ab3e0 .arith/sum 32, L_0x15809aa88, L_0x15809a458;
L_0x6000015ab480 .cmp/gt 32, L_0x6000015ab3e0, L_0x6000015ab340;
S_0x150e8b130 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x150e92420;
 .timescale 0 0;
P_0x600000abb380 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600000abb3c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600000fb9260 .functor BUFZ 32, v0x600001695d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e88ae0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150e8b130;
 .timescale 0 0;
v0x600001684510 .array "delay_stages", 5 0, 31 0;
v0x6000016845a0_0 .var/i "i", 31 0;
S_0x150e86490 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x150e92420;
 .timescale 0 0;
P_0x600000abb400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600000abb440 .param/l "col" 1 7 248, +C4<01>;
L_0x600000fb9340 .functor BUFZ 32, v0x6000016972a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e83e40 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150e86490;
 .timescale 0 0;
v0x600001684630 .array "delay_stages", 3 0, 31 0;
v0x6000016846c0_0 .var/i "i", 31 0;
S_0x150e817f0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x150e92420;
 .timescale 0 0;
P_0x600000abb480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600000abb4c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600000fb9420 .functor BUFZ 32, v0x600001698870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e7f1a0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150e817f0;
 .timescale 0 0;
v0x600001684750 .array "delay_stages", 1 0, 31 0;
v0x6000016847e0_0 .var/i "i", 31 0;
S_0x150e7cb50 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x150e92420;
 .timescale 0 0;
P_0x600000abb500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600000abb540 .param/l "col" 1 7 248, +C4<011>;
L_0x600000fb9500 .functor BUFZ 32, v0x600001699dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e7a500 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x150e7cb50;
 .timescale 0 0;
L_0x600000fb9570 .functor BUFZ 32, L_0x600000fb9500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150e77eb0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031fef00 .param/l "row" 1 7 142, +C4<00>;
v0x600001684900_0 .net *"_ivl_1", 7 0, L_0x6000015a59a0;  1 drivers
v0x600001684990_0 .net/2u *"_ivl_2", 7 0, L_0x158098448;  1 drivers
S_0x150e75860 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x150e77eb0;
 .timescale 0 0;
v0x600001684870_0 .var "out_reg", 7 0;
S_0x150e73210 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031fef80 .param/l "row" 1 7 142, +C4<01>;
v0x600001684bd0_0 .net *"_ivl_1", 7 0, L_0x6000015a5ae0;  1 drivers
v0x600001684c60_0 .net/2u *"_ivl_2", 7 0, L_0x158098490;  1 drivers
S_0x150e70bc0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150e73210;
 .timescale 0 0;
v0x600001684a20 .array "delay_stages", 0 0, 7 0;
v0x600001684ab0_0 .var/i "i", 31 0;
v0x600001684b40_0 .var "out_reg", 7 0;
S_0x150e6e570 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031ff000 .param/l "row" 1 7 142, +C4<010>;
v0x600001684ea0_0 .net *"_ivl_1", 7 0, L_0x6000015a5c20;  1 drivers
v0x600001684f30_0 .net/2u *"_ivl_2", 7 0, L_0x1580984d8;  1 drivers
S_0x150e20760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150e6e570;
 .timescale 0 0;
v0x600001684cf0 .array "delay_stages", 1 0, 7 0;
v0x600001684d80_0 .var/i "i", 31 0;
v0x600001684e10_0 .var "out_reg", 7 0;
S_0x150e208d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031ff080 .param/l "row" 1 7 142, +C4<011>;
v0x600001685170_0 .net *"_ivl_1", 7 0, L_0x6000015a5d60;  1 drivers
v0x600001685200_0 .net/2u *"_ivl_2", 7 0, L_0x158098520;  1 drivers
S_0x150e0baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150e208d0;
 .timescale 0 0;
v0x600001684fc0 .array "delay_stages", 2 0, 7 0;
v0x600001685050_0 .var/i "i", 31 0;
v0x6000016850e0_0 .var "out_reg", 7 0;
S_0x150e0bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031feec0 .param/l "row" 1 7 213, +C4<00>;
S_0x150e19c40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e0bc10;
 .timescale 0 0;
P_0x6000031ff140 .param/l "col" 1 7 214, +C4<00>;
L_0x600000fb6060 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a5f40, C4<1>, C4<1>;
L_0x600000fb5f10 .functor AND 1, L_0x6000015a6120, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb5f80 .functor OR 1, L_0x6000015a6080, L_0x600000fb5f10, C4<0>, C4<0>;
L_0x600000fb5e30 .functor AND 1, L_0x15809a4a0, L_0x600000fb5f80, C4<1>, C4<1>;
L_0x600000fb5ea0 .functor AND 1, L_0x600000fb5e30, L_0x6000015a6260, C4<1>, C4<1>;
v0x600001685dd0_0 .net *"_ivl_0", 2 0, L_0x6000015a5ea0;  1 drivers
L_0x158098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001685e60_0 .net/2u *"_ivl_11", 2 0, L_0x158098718;  1 drivers
v0x600001685ef0_0 .net *"_ivl_13", 0 0, L_0x6000015a6080;  1 drivers
L_0x158098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001685f80_0 .net/2u *"_ivl_15", 2 0, L_0x158098760;  1 drivers
v0x600001686010_0 .net *"_ivl_17", 0 0, L_0x6000015a6120;  1 drivers
v0x6000016860a0_0 .net *"_ivl_20", 0 0, L_0x600000fb5f10;  1 drivers
v0x600001686130_0 .net *"_ivl_22", 0 0, L_0x600000fb5f80;  1 drivers
v0x6000016861c0_0 .net *"_ivl_24", 0 0, L_0x600000fb5e30;  1 drivers
v0x600001686250_0 .net *"_ivl_25", 31 0, L_0x6000015a61c0;  1 drivers
L_0x1580987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016862e0_0 .net *"_ivl_28", 15 0, L_0x1580987a8;  1 drivers
L_0x1580987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001686370_0 .net/2u *"_ivl_29", 31 0, L_0x1580987f0;  1 drivers
L_0x158098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001686400_0 .net *"_ivl_3", 0 0, L_0x158098688;  1 drivers
v0x600001686490_0 .net *"_ivl_31", 0 0, L_0x6000015a6260;  1 drivers
L_0x1580986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001686520_0 .net/2u *"_ivl_4", 2 0, L_0x1580986d0;  1 drivers
v0x6000016865b0_0 .net *"_ivl_6", 0 0, L_0x6000015a5f40;  1 drivers
v0x600001686640_0 .net "do_clear", 0 0, L_0x600000fb5ea0;  1 drivers
v0x6000016866d0_0 .net "load_weight", 0 0, L_0x600000fb6060;  1 drivers
v0x600001686760_0 .net "weight_in", 7 0, L_0x6000015a5fe0;  1 drivers
L_0x6000015a5ea0 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x158098688;
L_0x6000015a5f40 .cmp/eq 3, L_0x6000015a5ea0, L_0x1580986d0;
L_0x6000015a6080 .cmp/eq 3, v0x60000169c990_0, L_0x158098718;
L_0x6000015a6120 .cmp/eq 3, v0x60000169c990_0, L_0x158098760;
L_0x6000015a61c0 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x1580987a8;
L_0x6000015a6260 .cmp/eq 32, L_0x6000015a61c0, L_0x1580987f0;
S_0x150e19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001685290_0 .net *"_ivl_11", 0 0, L_0x6000015a64e0;  1 drivers
v0x600001685320_0 .net *"_ivl_12", 15 0, L_0x6000015a6580;  1 drivers
v0x6000016853b0_0 .net/s *"_ivl_4", 15 0, L_0x6000015a6300;  1 drivers
v0x600001685440_0 .net/s *"_ivl_6", 15 0, L_0x6000015a63a0;  1 drivers
v0x6000016854d0_0 .net/s "a_signed", 7 0, v0x600001685680_0;  1 drivers
v0x600001685560_0 .net "act_in", 7 0, L_0x600000fb6220;  alias, 1 drivers
v0x6000016855f0_0 .var "act_out", 7 0;
v0x600001685680_0 .var "act_reg", 7 0;
v0x600001685710_0 .net "clear_acc", 0 0, L_0x600000fb5ea0;  alias, 1 drivers
v0x6000016857a0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001685830_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x6000016858c0_0 .net "load_weight", 0 0, L_0x600000fb6060;  alias, 1 drivers
v0x600001685950_0 .net/s "product", 15 0, L_0x6000015a6440;  1 drivers
v0x6000016859e0_0 .net/s "product_ext", 31 0, L_0x6000015a6620;  1 drivers
v0x600001685a70_0 .net "psum_in", 31 0, L_0x158098568;  alias, 1 drivers
v0x600001685b00_0 .var "psum_out", 31 0;
v0x600001685b90_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001685c20_0 .net/s "w_signed", 7 0, v0x600001685d40_0;  1 drivers
v0x600001685cb0_0 .net "weight_in", 7 0, L_0x6000015a5fe0;  alias, 1 drivers
v0x600001685d40_0 .var "weight_reg", 7 0;
L_0x6000015a6300 .extend/s 16, v0x600001685680_0;
L_0x6000015a63a0 .extend/s 16, v0x600001685d40_0;
L_0x6000015a6440 .arith/mult 16, L_0x6000015a6300, L_0x6000015a63a0;
L_0x6000015a64e0 .part L_0x6000015a6440, 15, 1;
LS_0x6000015a6580_0_0 .concat [ 1 1 1 1], L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0;
LS_0x6000015a6580_0_4 .concat [ 1 1 1 1], L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0;
LS_0x6000015a6580_0_8 .concat [ 1 1 1 1], L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0;
LS_0x6000015a6580_0_12 .concat [ 1 1 1 1], L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0, L_0x6000015a64e0;
L_0x6000015a6580 .concat [ 4 4 4 4], LS_0x6000015a6580_0_0, LS_0x6000015a6580_0_4, LS_0x6000015a6580_0_8, LS_0x6000015a6580_0_12;
L_0x6000015a6620 .concat [ 16 16 0 0], L_0x6000015a6440, L_0x6000015a6580;
S_0x150e1c0a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e0bc10;
 .timescale 0 0;
P_0x6000031ff2c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000fb5c70 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a6760, C4<1>, C4<1>;
L_0x600000fb5ce0 .functor AND 1, L_0x6000015a6940, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb5b90 .functor OR 1, L_0x6000015a68a0, L_0x600000fb5ce0, C4<0>, C4<0>;
L_0x600000fb5c00 .functor AND 1, L_0x15809a4a0, L_0x600000fb5b90, C4<1>, C4<1>;
L_0x600000fb5ab0 .functor AND 1, L_0x600000fb5c00, L_0x6000015a6a80, C4<1>, C4<1>;
v0x600001687330_0 .net *"_ivl_0", 2 0, L_0x6000015a66c0;  1 drivers
L_0x1580988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000016873c0_0 .net/2u *"_ivl_11", 2 0, L_0x1580988c8;  1 drivers
v0x600001687450_0 .net *"_ivl_13", 0 0, L_0x6000015a68a0;  1 drivers
L_0x158098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000016874e0_0 .net/2u *"_ivl_15", 2 0, L_0x158098910;  1 drivers
v0x600001687570_0 .net *"_ivl_17", 0 0, L_0x6000015a6940;  1 drivers
v0x600001687600_0 .net *"_ivl_20", 0 0, L_0x600000fb5ce0;  1 drivers
v0x600001687690_0 .net *"_ivl_22", 0 0, L_0x600000fb5b90;  1 drivers
v0x600001687720_0 .net *"_ivl_24", 0 0, L_0x600000fb5c00;  1 drivers
v0x6000016877b0_0 .net *"_ivl_25", 31 0, L_0x6000015a69e0;  1 drivers
L_0x158098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001687840_0 .net *"_ivl_28", 15 0, L_0x158098958;  1 drivers
L_0x1580989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016878d0_0 .net/2u *"_ivl_29", 31 0, L_0x1580989a0;  1 drivers
L_0x158098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001687960_0 .net *"_ivl_3", 0 0, L_0x158098838;  1 drivers
v0x6000016879f0_0 .net *"_ivl_31", 0 0, L_0x6000015a6a80;  1 drivers
L_0x158098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001687a80_0 .net/2u *"_ivl_4", 2 0, L_0x158098880;  1 drivers
v0x600001687b10_0 .net *"_ivl_6", 0 0, L_0x6000015a6760;  1 drivers
v0x600001687ba0_0 .net "do_clear", 0 0, L_0x600000fb5ab0;  1 drivers
v0x600001687c30_0 .net "load_weight", 0 0, L_0x600000fb5c70;  1 drivers
v0x600001687cc0_0 .net "weight_in", 7 0, L_0x6000015a6800;  1 drivers
L_0x6000015a66c0 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x158098838;
L_0x6000015a6760 .cmp/eq 3, L_0x6000015a66c0, L_0x158098880;
L_0x6000015a68a0 .cmp/eq 3, v0x60000169c990_0, L_0x1580988c8;
L_0x6000015a6940 .cmp/eq 3, v0x60000169c990_0, L_0x158098910;
L_0x6000015a69e0 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158098958;
L_0x6000015a6a80 .cmp/eq 32, L_0x6000015a69e0, L_0x1580989a0;
S_0x150e1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb6c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000016867f0_0 .net *"_ivl_11", 0 0, L_0x6000015a6d00;  1 drivers
v0x600001686880_0 .net *"_ivl_12", 15 0, L_0x6000015a6da0;  1 drivers
v0x600001686910_0 .net/s *"_ivl_4", 15 0, L_0x6000015a6b20;  1 drivers
v0x6000016869a0_0 .net/s *"_ivl_6", 15 0, L_0x6000015a6bc0;  1 drivers
v0x600001686a30_0 .net/s "a_signed", 7 0, v0x600001686be0_0;  1 drivers
v0x600001686ac0_0 .net "act_in", 7 0, v0x6000016855f0_0;  alias, 1 drivers
v0x600001686b50_0 .var "act_out", 7 0;
v0x600001686be0_0 .var "act_reg", 7 0;
v0x600001686c70_0 .net "clear_acc", 0 0, L_0x600000fb5ab0;  alias, 1 drivers
v0x600001686d00_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001686d90_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001686e20_0 .net "load_weight", 0 0, L_0x600000fb5c70;  alias, 1 drivers
v0x600001686eb0_0 .net/s "product", 15 0, L_0x6000015a6c60;  1 drivers
v0x600001686f40_0 .net/s "product_ext", 31 0, L_0x6000015a6e40;  1 drivers
v0x600001686fd0_0 .net "psum_in", 31 0, L_0x1580985b0;  alias, 1 drivers
v0x600001687060_0 .var "psum_out", 31 0;
v0x6000016870f0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001687180_0 .net/s "w_signed", 7 0, v0x6000016872a0_0;  1 drivers
v0x600001687210_0 .net "weight_in", 7 0, L_0x6000015a6800;  alias, 1 drivers
v0x6000016872a0_0 .var "weight_reg", 7 0;
L_0x6000015a6b20 .extend/s 16, v0x600001686be0_0;
L_0x6000015a6bc0 .extend/s 16, v0x6000016872a0_0;
L_0x6000015a6c60 .arith/mult 16, L_0x6000015a6b20, L_0x6000015a6bc0;
L_0x6000015a6d00 .part L_0x6000015a6c60, 15, 1;
LS_0x6000015a6da0_0_0 .concat [ 1 1 1 1], L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00;
LS_0x6000015a6da0_0_4 .concat [ 1 1 1 1], L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00;
LS_0x6000015a6da0_0_8 .concat [ 1 1 1 1], L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00;
LS_0x6000015a6da0_0_12 .concat [ 1 1 1 1], L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00, L_0x6000015a6d00;
L_0x6000015a6da0 .concat [ 4 4 4 4], LS_0x6000015a6da0_0_0, LS_0x6000015a6da0_0_4, LS_0x6000015a6da0_0_8, LS_0x6000015a6da0_0_12;
L_0x6000015a6e40 .concat [ 16 16 0 0], L_0x6000015a6c60, L_0x6000015a6da0;
S_0x150e0ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e0bc10;
 .timescale 0 0;
P_0x6000031ff3c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000fb6b50 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a6f80, C4<1>, C4<1>;
L_0x600000fb6ae0 .functor AND 1, L_0x6000015a7160, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb6a70 .functor OR 1, L_0x6000015a70c0, L_0x600000fb6ae0, C4<0>, C4<0>;
L_0x600000fb5500 .functor AND 1, L_0x15809a4a0, L_0x600000fb6a70, C4<1>, C4<1>;
L_0x600000fb4f50 .functor AND 1, L_0x600000fb5500, L_0x6000015a72a0, C4<1>, C4<1>;
v0x600001688900_0 .net *"_ivl_0", 3 0, L_0x6000015a6ee0;  1 drivers
L_0x158098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001688990_0 .net/2u *"_ivl_11", 2 0, L_0x158098a78;  1 drivers
v0x600001688a20_0 .net *"_ivl_13", 0 0, L_0x6000015a70c0;  1 drivers
L_0x158098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001688ab0_0 .net/2u *"_ivl_15", 2 0, L_0x158098ac0;  1 drivers
v0x600001688b40_0 .net *"_ivl_17", 0 0, L_0x6000015a7160;  1 drivers
v0x600001688bd0_0 .net *"_ivl_20", 0 0, L_0x600000fb6ae0;  1 drivers
v0x600001688c60_0 .net *"_ivl_22", 0 0, L_0x600000fb6a70;  1 drivers
v0x600001688cf0_0 .net *"_ivl_24", 0 0, L_0x600000fb5500;  1 drivers
v0x600001688d80_0 .net *"_ivl_25", 31 0, L_0x6000015a7200;  1 drivers
L_0x158098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001688e10_0 .net *"_ivl_28", 15 0, L_0x158098b08;  1 drivers
L_0x158098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001688ea0_0 .net/2u *"_ivl_29", 31 0, L_0x158098b50;  1 drivers
L_0x1580989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001688f30_0 .net *"_ivl_3", 1 0, L_0x1580989e8;  1 drivers
v0x600001688fc0_0 .net *"_ivl_31", 0 0, L_0x6000015a72a0;  1 drivers
L_0x158098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001689050_0 .net/2u *"_ivl_4", 3 0, L_0x158098a30;  1 drivers
v0x6000016890e0_0 .net *"_ivl_6", 0 0, L_0x6000015a6f80;  1 drivers
v0x600001689170_0 .net "do_clear", 0 0, L_0x600000fb4f50;  1 drivers
v0x600001689200_0 .net "load_weight", 0 0, L_0x600000fb6b50;  1 drivers
v0x600001689290_0 .net "weight_in", 7 0, L_0x6000015a7020;  1 drivers
L_0x6000015a6ee0 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x1580989e8;
L_0x6000015a6f80 .cmp/eq 4, L_0x6000015a6ee0, L_0x158098a30;
L_0x6000015a70c0 .cmp/eq 3, v0x60000169c990_0, L_0x158098a78;
L_0x6000015a7160 .cmp/eq 3, v0x60000169c990_0, L_0x158098ac0;
L_0x6000015a7200 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158098b08;
L_0x6000015a72a0 .cmp/eq 32, L_0x6000015a7200, L_0x158098b50;
S_0x150e100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001687d50_0 .net *"_ivl_11", 0 0, L_0x6000015a7520;  1 drivers
v0x600001687de0_0 .net *"_ivl_12", 15 0, L_0x6000015a75c0;  1 drivers
v0x600001687e70_0 .net/s *"_ivl_4", 15 0, L_0x6000015a7340;  1 drivers
v0x600001687f00_0 .net/s *"_ivl_6", 15 0, L_0x6000015a73e0;  1 drivers
v0x600001688000_0 .net/s "a_signed", 7 0, v0x6000016881b0_0;  1 drivers
v0x600001688090_0 .net "act_in", 7 0, v0x600001686b50_0;  alias, 1 drivers
v0x600001688120_0 .var "act_out", 7 0;
v0x6000016881b0_0 .var "act_reg", 7 0;
v0x600001688240_0 .net "clear_acc", 0 0, L_0x600000fb4f50;  alias, 1 drivers
v0x6000016882d0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001688360_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x6000016883f0_0 .net "load_weight", 0 0, L_0x600000fb6b50;  alias, 1 drivers
v0x600001688480_0 .net/s "product", 15 0, L_0x6000015a7480;  1 drivers
v0x600001688510_0 .net/s "product_ext", 31 0, L_0x6000015a7660;  1 drivers
v0x6000016885a0_0 .net "psum_in", 31 0, L_0x1580985f8;  alias, 1 drivers
v0x600001688630_0 .var "psum_out", 31 0;
v0x6000016886c0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001688750_0 .net/s "w_signed", 7 0, v0x600001688870_0;  1 drivers
v0x6000016887e0_0 .net "weight_in", 7 0, L_0x6000015a7020;  alias, 1 drivers
v0x600001688870_0 .var "weight_reg", 7 0;
L_0x6000015a7340 .extend/s 16, v0x6000016881b0_0;
L_0x6000015a73e0 .extend/s 16, v0x600001688870_0;
L_0x6000015a7480 .arith/mult 16, L_0x6000015a7340, L_0x6000015a73e0;
L_0x6000015a7520 .part L_0x6000015a7480, 15, 1;
LS_0x6000015a75c0_0_0 .concat [ 1 1 1 1], L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520;
LS_0x6000015a75c0_0_4 .concat [ 1 1 1 1], L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520;
LS_0x6000015a75c0_0_8 .concat [ 1 1 1 1], L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520;
LS_0x6000015a75c0_0_12 .concat [ 1 1 1 1], L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520, L_0x6000015a7520;
L_0x6000015a75c0 .concat [ 4 4 4 4], LS_0x6000015a75c0_0_0, LS_0x6000015a75c0_0_4, LS_0x6000015a75c0_0_8, LS_0x6000015a75c0_0_12;
L_0x6000015a7660 .concat [ 16 16 0 0], L_0x6000015a7480, L_0x6000015a75c0;
S_0x150e04b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e0bc10;
 .timescale 0 0;
P_0x6000031ff280 .param/l "col" 1 7 214, +C4<011>;
L_0x600000fb4230 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a77a0, C4<1>, C4<1>;
L_0x600000fb50a0 .functor AND 1, L_0x6000015a7980, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb5030 .functor OR 1, L_0x6000015a78e0, L_0x600000fb50a0, C4<0>, C4<0>;
L_0x600000fb4fc0 .functor AND 1, L_0x15809a4a0, L_0x600000fb5030, C4<1>, C4<1>;
L_0x600000fb5420 .functor AND 1, L_0x600000fb4fc0, L_0x6000015a7ac0, C4<1>, C4<1>;
v0x600001689e60_0 .net *"_ivl_0", 3 0, L_0x6000015a7700;  1 drivers
L_0x158098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001689ef0_0 .net/2u *"_ivl_11", 2 0, L_0x158098c28;  1 drivers
v0x600001689f80_0 .net *"_ivl_13", 0 0, L_0x6000015a78e0;  1 drivers
L_0x158098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000168a010_0 .net/2u *"_ivl_15", 2 0, L_0x158098c70;  1 drivers
v0x60000168a0a0_0 .net *"_ivl_17", 0 0, L_0x6000015a7980;  1 drivers
v0x60000168a130_0 .net *"_ivl_20", 0 0, L_0x600000fb50a0;  1 drivers
v0x60000168a1c0_0 .net *"_ivl_22", 0 0, L_0x600000fb5030;  1 drivers
v0x60000168a250_0 .net *"_ivl_24", 0 0, L_0x600000fb4fc0;  1 drivers
v0x60000168a2e0_0 .net *"_ivl_25", 31 0, L_0x6000015a7a20;  1 drivers
L_0x158098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168a370_0 .net *"_ivl_28", 15 0, L_0x158098cb8;  1 drivers
L_0x158098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168a400_0 .net/2u *"_ivl_29", 31 0, L_0x158098d00;  1 drivers
L_0x158098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000168a490_0 .net *"_ivl_3", 1 0, L_0x158098b98;  1 drivers
v0x60000168a520_0 .net *"_ivl_31", 0 0, L_0x6000015a7ac0;  1 drivers
L_0x158098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000168a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x158098be0;  1 drivers
v0x60000168a640_0 .net *"_ivl_6", 0 0, L_0x6000015a77a0;  1 drivers
v0x60000168a6d0_0 .net "do_clear", 0 0, L_0x600000fb5420;  1 drivers
v0x60000168a760_0 .net "load_weight", 0 0, L_0x600000fb4230;  1 drivers
v0x60000168a7f0_0 .net "weight_in", 7 0, L_0x6000015a7840;  1 drivers
L_0x6000015a7700 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x158098b98;
L_0x6000015a77a0 .cmp/eq 4, L_0x6000015a7700, L_0x158098be0;
L_0x6000015a78e0 .cmp/eq 3, v0x60000169c990_0, L_0x158098c28;
L_0x6000015a7980 .cmp/eq 3, v0x60000169c990_0, L_0x158098c70;
L_0x6000015a7a20 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158098cb8;
L_0x6000015a7ac0 .cmp/eq 32, L_0x6000015a7a20, L_0x158098d00;
S_0x150e04c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e04b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001689320_0 .net *"_ivl_11", 0 0, L_0x6000015a7d40;  1 drivers
v0x6000016893b0_0 .net *"_ivl_12", 15 0, L_0x6000015a7de0;  1 drivers
v0x600001689440_0 .net/s *"_ivl_4", 15 0, L_0x6000015a7b60;  1 drivers
v0x6000016894d0_0 .net/s *"_ivl_6", 15 0, L_0x6000015a7c00;  1 drivers
v0x600001689560_0 .net/s "a_signed", 7 0, v0x600001689710_0;  1 drivers
v0x6000016895f0_0 .net "act_in", 7 0, v0x600001688120_0;  alias, 1 drivers
v0x600001689680_0 .var "act_out", 7 0;
v0x600001689710_0 .var "act_reg", 7 0;
v0x6000016897a0_0 .net "clear_acc", 0 0, L_0x600000fb5420;  alias, 1 drivers
v0x600001689830_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x6000016898c0_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001689950_0 .net "load_weight", 0 0, L_0x600000fb4230;  alias, 1 drivers
v0x6000016899e0_0 .net/s "product", 15 0, L_0x6000015a7ca0;  1 drivers
v0x600001689a70_0 .net/s "product_ext", 31 0, L_0x6000015a7e80;  1 drivers
v0x600001689b00_0 .net "psum_in", 31 0, L_0x158098640;  alias, 1 drivers
v0x600001689b90_0 .var "psum_out", 31 0;
v0x600001689c20_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001689cb0_0 .net/s "w_signed", 7 0, v0x600001689dd0_0;  1 drivers
v0x600001689d40_0 .net "weight_in", 7 0, L_0x6000015a7840;  alias, 1 drivers
v0x600001689dd0_0 .var "weight_reg", 7 0;
L_0x6000015a7b60 .extend/s 16, v0x600001689710_0;
L_0x6000015a7c00 .extend/s 16, v0x600001689dd0_0;
L_0x6000015a7ca0 .arith/mult 16, L_0x6000015a7b60, L_0x6000015a7c00;
L_0x6000015a7d40 .part L_0x6000015a7ca0, 15, 1;
LS_0x6000015a7de0_0_0 .concat [ 1 1 1 1], L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40;
LS_0x6000015a7de0_0_4 .concat [ 1 1 1 1], L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40;
LS_0x6000015a7de0_0_8 .concat [ 1 1 1 1], L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40;
LS_0x6000015a7de0_0_12 .concat [ 1 1 1 1], L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40, L_0x6000015a7d40;
L_0x6000015a7de0 .concat [ 4 4 4 4], LS_0x6000015a7de0_0_0, LS_0x6000015a7de0_0_4, LS_0x6000015a7de0_0_8, LS_0x6000015a7de0_0_12;
L_0x6000015a7e80 .concat [ 16 16 0 0], L_0x6000015a7ca0, L_0x6000015a7de0;
S_0x150e16100 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031ff580 .param/l "row" 1 7 213, +C4<01>;
S_0x150e16270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e16100;
 .timescale 0 0;
P_0x6000031ff600 .param/l "col" 1 7 214, +C4<00>;
L_0x600000fb7560 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a3b60, C4<1>, C4<1>;
L_0x600000fb7640 .functor AND 1, L_0x6000015a3e80, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb76b0 .functor OR 1, L_0x6000015a37a0, L_0x600000fb7640, C4<0>, C4<0>;
L_0x600000fb7720 .functor AND 1, L_0x15809a4a0, L_0x600000fb76b0, C4<1>, C4<1>;
L_0x600000fb7790 .functor AND 1, L_0x600000fb7720, L_0x6000015a3d40, C4<1>, C4<1>;
v0x60000168b3c0_0 .net *"_ivl_0", 2 0, L_0x6000015a7f20;  1 drivers
L_0x158098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000168b450_0 .net/2u *"_ivl_11", 2 0, L_0x158098dd8;  1 drivers
v0x60000168b4e0_0 .net *"_ivl_13", 0 0, L_0x6000015a37a0;  1 drivers
L_0x158098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000168b570_0 .net/2u *"_ivl_15", 2 0, L_0x158098e20;  1 drivers
v0x60000168b600_0 .net *"_ivl_17", 0 0, L_0x6000015a3e80;  1 drivers
v0x60000168b690_0 .net *"_ivl_20", 0 0, L_0x600000fb7640;  1 drivers
v0x60000168b720_0 .net *"_ivl_22", 0 0, L_0x600000fb76b0;  1 drivers
v0x60000168b7b0_0 .net *"_ivl_24", 0 0, L_0x600000fb7720;  1 drivers
v0x60000168b840_0 .net *"_ivl_25", 31 0, L_0x6000015a3660;  1 drivers
L_0x158098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168b8d0_0 .net *"_ivl_28", 15 0, L_0x158098e68;  1 drivers
L_0x158098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168b960_0 .net/2u *"_ivl_29", 31 0, L_0x158098eb0;  1 drivers
L_0x158098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000168b9f0_0 .net *"_ivl_3", 0 0, L_0x158098d48;  1 drivers
v0x60000168ba80_0 .net *"_ivl_31", 0 0, L_0x6000015a3d40;  1 drivers
L_0x158098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000168bb10_0 .net/2u *"_ivl_4", 2 0, L_0x158098d90;  1 drivers
v0x60000168bba0_0 .net *"_ivl_6", 0 0, L_0x6000015a3b60;  1 drivers
v0x60000168bc30_0 .net "do_clear", 0 0, L_0x600000fb7790;  1 drivers
v0x60000168bcc0_0 .net "load_weight", 0 0, L_0x600000fb7560;  1 drivers
v0x60000168bd50_0 .net "weight_in", 7 0, L_0x6000015a3a20;  1 drivers
L_0x6000015a7f20 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x158098d48;
L_0x6000015a3b60 .cmp/eq 3, L_0x6000015a7f20, L_0x158098d90;
L_0x6000015a37a0 .cmp/eq 3, v0x60000169c990_0, L_0x158098dd8;
L_0x6000015a3e80 .cmp/eq 3, v0x60000169c990_0, L_0x158098e20;
L_0x6000015a3660 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158098e68;
L_0x6000015a3d40 .cmp/eq 32, L_0x6000015a3660, L_0x158098eb0;
S_0x150e98ee0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000168a880_0 .net *"_ivl_11", 0 0, L_0x6000015a3ac0;  1 drivers
v0x60000168a910_0 .net *"_ivl_12", 15 0, L_0x6000015a32a0;  1 drivers
v0x60000168a9a0_0 .net/s *"_ivl_4", 15 0, L_0x6000015a3520;  1 drivers
v0x60000168aa30_0 .net/s *"_ivl_6", 15 0, L_0x6000015a3c00;  1 drivers
v0x60000168aac0_0 .net/s "a_signed", 7 0, v0x60000168ac70_0;  1 drivers
v0x60000168ab50_0 .net "act_in", 7 0, L_0x600000fb60d0;  alias, 1 drivers
v0x60000168abe0_0 .var "act_out", 7 0;
v0x60000168ac70_0 .var "act_reg", 7 0;
v0x60000168ad00_0 .net "clear_acc", 0 0, L_0x600000fb7790;  alias, 1 drivers
v0x60000168ad90_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000168ae20_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x60000168aeb0_0 .net "load_weight", 0 0, L_0x600000fb7560;  alias, 1 drivers
v0x60000168af40_0 .net/s "product", 15 0, L_0x6000015a3200;  1 drivers
v0x60000168afd0_0 .net/s "product_ext", 31 0, L_0x6000015a3980;  1 drivers
v0x60000168b060_0 .net "psum_in", 31 0, v0x600001685b00_0;  alias, 1 drivers
v0x60000168b0f0_0 .var "psum_out", 31 0;
v0x60000168b180_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x60000168b210_0 .net/s "w_signed", 7 0, v0x60000168b330_0;  1 drivers
v0x60000168b2a0_0 .net "weight_in", 7 0, L_0x6000015a3a20;  alias, 1 drivers
v0x60000168b330_0 .var "weight_reg", 7 0;
L_0x6000015a3520 .extend/s 16, v0x60000168ac70_0;
L_0x6000015a3c00 .extend/s 16, v0x60000168b330_0;
L_0x6000015a3200 .arith/mult 16, L_0x6000015a3520, L_0x6000015a3c00;
L_0x6000015a3ac0 .part L_0x6000015a3200, 15, 1;
LS_0x6000015a32a0_0_0 .concat [ 1 1 1 1], L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0;
LS_0x6000015a32a0_0_4 .concat [ 1 1 1 1], L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0;
LS_0x6000015a32a0_0_8 .concat [ 1 1 1 1], L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0;
LS_0x6000015a32a0_0_12 .concat [ 1 1 1 1], L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0, L_0x6000015a3ac0;
L_0x6000015a32a0 .concat [ 4 4 4 4], LS_0x6000015a32a0_0_0, LS_0x6000015a32a0_0_4, LS_0x6000015a32a0_0_8, LS_0x6000015a32a0_0_12;
L_0x6000015a3980 .concat [ 16 16 0 0], L_0x6000015a3200, L_0x6000015a32a0;
S_0x150e99050 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e16100;
 .timescale 0 0;
P_0x6000031ff240 .param/l "col" 1 7 214, +C4<01>;
L_0x600000fb78e0 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a3840, C4<1>, C4<1>;
L_0x600000fb7950 .functor AND 1, L_0x6000015a3480, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb79c0 .functor OR 1, L_0x6000015a3700, L_0x600000fb7950, C4<0>, C4<0>;
L_0x600000fb7a30 .functor AND 1, L_0x15809a4a0, L_0x600000fb79c0, C4<1>, C4<1>;
L_0x600000fb7aa0 .functor AND 1, L_0x600000fb7a30, L_0x6000015a30c0, C4<1>, C4<1>;
v0x60000168c990_0 .net *"_ivl_0", 2 0, L_0x6000015a3340;  1 drivers
L_0x158098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000168ca20_0 .net/2u *"_ivl_11", 2 0, L_0x158098f88;  1 drivers
v0x60000168cab0_0 .net *"_ivl_13", 0 0, L_0x6000015a3700;  1 drivers
L_0x158098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000168cb40_0 .net/2u *"_ivl_15", 2 0, L_0x158098fd0;  1 drivers
v0x60000168cbd0_0 .net *"_ivl_17", 0 0, L_0x6000015a3480;  1 drivers
v0x60000168cc60_0 .net *"_ivl_20", 0 0, L_0x600000fb7950;  1 drivers
v0x60000168ccf0_0 .net *"_ivl_22", 0 0, L_0x600000fb79c0;  1 drivers
v0x60000168cd80_0 .net *"_ivl_24", 0 0, L_0x600000fb7a30;  1 drivers
v0x60000168ce10_0 .net *"_ivl_25", 31 0, L_0x6000015a35c0;  1 drivers
L_0x158099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168cea0_0 .net *"_ivl_28", 15 0, L_0x158099018;  1 drivers
L_0x158099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168cf30_0 .net/2u *"_ivl_29", 31 0, L_0x158099060;  1 drivers
L_0x158098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000168cfc0_0 .net *"_ivl_3", 0 0, L_0x158098ef8;  1 drivers
v0x60000168d050_0 .net *"_ivl_31", 0 0, L_0x6000015a30c0;  1 drivers
L_0x158098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000168d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x158098f40;  1 drivers
v0x60000168d170_0 .net *"_ivl_6", 0 0, L_0x6000015a3840;  1 drivers
v0x60000168d200_0 .net "do_clear", 0 0, L_0x600000fb7aa0;  1 drivers
v0x60000168d290_0 .net "load_weight", 0 0, L_0x600000fb78e0;  1 drivers
v0x60000168d320_0 .net "weight_in", 7 0, L_0x6000015a33e0;  1 drivers
L_0x6000015a3340 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x158098ef8;
L_0x6000015a3840 .cmp/eq 3, L_0x6000015a3340, L_0x158098f40;
L_0x6000015a3700 .cmp/eq 3, v0x60000169c990_0, L_0x158098f88;
L_0x6000015a3480 .cmp/eq 3, v0x60000169c990_0, L_0x158098fd0;
L_0x6000015a35c0 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099018;
L_0x6000015a30c0 .cmp/eq 32, L_0x6000015a35c0, L_0x158099060;
S_0x150e93520 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e99050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000168bde0_0 .net *"_ivl_11", 0 0, L_0x6000015a2e40;  1 drivers
v0x60000168be70_0 .net *"_ivl_12", 15 0, L_0x6000015a2ee0;  1 drivers
v0x60000168bf00_0 .net/s *"_ivl_4", 15 0, L_0x6000015a3160;  1 drivers
v0x60000168c000_0 .net/s *"_ivl_6", 15 0, L_0x6000015a2f80;  1 drivers
v0x60000168c090_0 .net/s "a_signed", 7 0, v0x60000168c240_0;  1 drivers
v0x60000168c120_0 .net "act_in", 7 0, v0x60000168abe0_0;  alias, 1 drivers
v0x60000168c1b0_0 .var "act_out", 7 0;
v0x60000168c240_0 .var "act_reg", 7 0;
v0x60000168c2d0_0 .net "clear_acc", 0 0, L_0x600000fb7aa0;  alias, 1 drivers
v0x60000168c360_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000168c3f0_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x60000168c480_0 .net "load_weight", 0 0, L_0x600000fb78e0;  alias, 1 drivers
v0x60000168c510_0 .net/s "product", 15 0, L_0x6000015a3020;  1 drivers
v0x60000168c5a0_0 .net/s "product_ext", 31 0, L_0x6000015a2d00;  1 drivers
v0x60000168c630_0 .net "psum_in", 31 0, v0x600001687060_0;  alias, 1 drivers
v0x60000168c6c0_0 .var "psum_out", 31 0;
v0x60000168c750_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x60000168c7e0_0 .net/s "w_signed", 7 0, v0x60000168c900_0;  1 drivers
v0x60000168c870_0 .net "weight_in", 7 0, L_0x6000015a33e0;  alias, 1 drivers
v0x60000168c900_0 .var "weight_reg", 7 0;
L_0x6000015a3160 .extend/s 16, v0x60000168c240_0;
L_0x6000015a2f80 .extend/s 16, v0x60000168c900_0;
L_0x6000015a3020 .arith/mult 16, L_0x6000015a3160, L_0x6000015a2f80;
L_0x6000015a2e40 .part L_0x6000015a3020, 15, 1;
LS_0x6000015a2ee0_0_0 .concat [ 1 1 1 1], L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40;
LS_0x6000015a2ee0_0_4 .concat [ 1 1 1 1], L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40;
LS_0x6000015a2ee0_0_8 .concat [ 1 1 1 1], L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40;
LS_0x6000015a2ee0_0_12 .concat [ 1 1 1 1], L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40, L_0x6000015a2e40;
L_0x6000015a2ee0 .concat [ 4 4 4 4], LS_0x6000015a2ee0_0_0, LS_0x6000015a2ee0_0_4, LS_0x6000015a2ee0_0_8, LS_0x6000015a2ee0_0_12;
L_0x6000015a2d00 .concat [ 16 16 0 0], L_0x6000015a3020, L_0x6000015a2ee0;
S_0x150e93690 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e16100;
 .timescale 0 0;
P_0x6000031ff7c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000fb7bf0 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a2bc0, C4<1>, C4<1>;
L_0x600000fb75d0 .functor AND 1, L_0x6000015a2b20, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb7c60 .functor OR 1, L_0x6000015a2a80, L_0x600000fb75d0, C4<0>, C4<0>;
L_0x600000fb7cd0 .functor AND 1, L_0x15809a4a0, L_0x600000fb7c60, C4<1>, C4<1>;
L_0x600000fb7d40 .functor AND 1, L_0x600000fb7cd0, L_0x6000015a29e0, C4<1>, C4<1>;
v0x60000168def0_0 .net *"_ivl_0", 3 0, L_0x6000015a2da0;  1 drivers
L_0x158099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000168df80_0 .net/2u *"_ivl_11", 2 0, L_0x158099138;  1 drivers
v0x60000168e010_0 .net *"_ivl_13", 0 0, L_0x6000015a2a80;  1 drivers
L_0x158099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000168e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x158099180;  1 drivers
v0x60000168e130_0 .net *"_ivl_17", 0 0, L_0x6000015a2b20;  1 drivers
v0x60000168e1c0_0 .net *"_ivl_20", 0 0, L_0x600000fb75d0;  1 drivers
v0x60000168e250_0 .net *"_ivl_22", 0 0, L_0x600000fb7c60;  1 drivers
v0x60000168e2e0_0 .net *"_ivl_24", 0 0, L_0x600000fb7cd0;  1 drivers
v0x60000168e370_0 .net *"_ivl_25", 31 0, L_0x6000015a2940;  1 drivers
L_0x1580991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168e400_0 .net *"_ivl_28", 15 0, L_0x1580991c8;  1 drivers
L_0x158099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168e490_0 .net/2u *"_ivl_29", 31 0, L_0x158099210;  1 drivers
L_0x1580990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000168e520_0 .net *"_ivl_3", 1 0, L_0x1580990a8;  1 drivers
v0x60000168e5b0_0 .net *"_ivl_31", 0 0, L_0x6000015a29e0;  1 drivers
L_0x1580990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000168e640_0 .net/2u *"_ivl_4", 3 0, L_0x1580990f0;  1 drivers
v0x60000168e6d0_0 .net *"_ivl_6", 0 0, L_0x6000015a2bc0;  1 drivers
v0x60000168e760_0 .net "do_clear", 0 0, L_0x600000fb7d40;  1 drivers
v0x60000168e7f0_0 .net "load_weight", 0 0, L_0x600000fb7bf0;  1 drivers
v0x60000168e880_0 .net "weight_in", 7 0, L_0x6000015a2c60;  1 drivers
L_0x6000015a2da0 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x1580990a8;
L_0x6000015a2bc0 .cmp/eq 4, L_0x6000015a2da0, L_0x1580990f0;
L_0x6000015a2a80 .cmp/eq 3, v0x60000169c990_0, L_0x158099138;
L_0x6000015a2b20 .cmp/eq 3, v0x60000169c990_0, L_0x158099180;
L_0x6000015a2940 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x1580991c8;
L_0x6000015a29e0 .cmp/eq 32, L_0x6000015a2940, L_0x158099210;
S_0x150e90ed0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e93690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abba80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abbac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000168d3b0_0 .net *"_ivl_11", 0 0, L_0x6000015a21c0;  1 drivers
v0x60000168d440_0 .net *"_ivl_12", 15 0, L_0x6000015a1fe0;  1 drivers
v0x60000168d4d0_0 .net/s *"_ivl_4", 15 0, L_0x6000015a2620;  1 drivers
v0x60000168d560_0 .net/s *"_ivl_6", 15 0, L_0x6000015a26c0;  1 drivers
v0x60000168d5f0_0 .net/s "a_signed", 7 0, v0x60000168d7a0_0;  1 drivers
v0x60000168d680_0 .net "act_in", 7 0, v0x60000168c1b0_0;  alias, 1 drivers
v0x60000168d710_0 .var "act_out", 7 0;
v0x60000168d7a0_0 .var "act_reg", 7 0;
v0x60000168d830_0 .net "clear_acc", 0 0, L_0x600000fb7d40;  alias, 1 drivers
v0x60000168d8c0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000168d950_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x60000168d9e0_0 .net "load_weight", 0 0, L_0x600000fb7bf0;  alias, 1 drivers
v0x60000168da70_0 .net/s "product", 15 0, L_0x6000015a2120;  1 drivers
v0x60000168db00_0 .net/s "product_ext", 31 0, L_0x6000015a2080;  1 drivers
v0x60000168db90_0 .net "psum_in", 31 0, v0x600001688630_0;  alias, 1 drivers
v0x60000168dc20_0 .var "psum_out", 31 0;
v0x60000168dcb0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x60000168dd40_0 .net/s "w_signed", 7 0, v0x60000168de60_0;  1 drivers
v0x60000168ddd0_0 .net "weight_in", 7 0, L_0x6000015a2c60;  alias, 1 drivers
v0x60000168de60_0 .var "weight_reg", 7 0;
L_0x6000015a2620 .extend/s 16, v0x60000168d7a0_0;
L_0x6000015a26c0 .extend/s 16, v0x60000168de60_0;
L_0x6000015a2120 .arith/mult 16, L_0x6000015a2620, L_0x6000015a26c0;
L_0x6000015a21c0 .part L_0x6000015a2120, 15, 1;
LS_0x6000015a1fe0_0_0 .concat [ 1 1 1 1], L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0;
LS_0x6000015a1fe0_0_4 .concat [ 1 1 1 1], L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0;
LS_0x6000015a1fe0_0_8 .concat [ 1 1 1 1], L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0;
LS_0x6000015a1fe0_0_12 .concat [ 1 1 1 1], L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0, L_0x6000015a21c0;
L_0x6000015a1fe0 .concat [ 4 4 4 4], LS_0x6000015a1fe0_0_0, LS_0x6000015a1fe0_0_4, LS_0x6000015a1fe0_0_8, LS_0x6000015a1fe0_0_12;
L_0x6000015a2080 .concat [ 16 16 0 0], L_0x6000015a2120, L_0x6000015a1fe0;
S_0x150e91040 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e16100;
 .timescale 0 0;
P_0x6000031ff8c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000fb7e90 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a1f40, C4<1>, C4<1>;
L_0x600000fb7f00 .functor AND 1, L_0x6000015a1c20, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb7f70 .functor OR 1, L_0x6000015a1e00, L_0x600000fb7f00, C4<0>, C4<0>;
L_0x600000fb3db0 .functor AND 1, L_0x15809a4a0, L_0x600000fb7f70, C4<1>, C4<1>;
L_0x600000fb3950 .functor AND 1, L_0x600000fb3db0, L_0x6000015a1ae0, C4<1>, C4<1>;
v0x60000168f450_0 .net *"_ivl_0", 3 0, L_0x6000015a1ea0;  1 drivers
L_0x1580992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000168f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1580992e8;  1 drivers
v0x60000168f570_0 .net *"_ivl_13", 0 0, L_0x6000015a1e00;  1 drivers
L_0x158099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000168f600_0 .net/2u *"_ivl_15", 2 0, L_0x158099330;  1 drivers
v0x60000168f690_0 .net *"_ivl_17", 0 0, L_0x6000015a1c20;  1 drivers
v0x60000168f720_0 .net *"_ivl_20", 0 0, L_0x600000fb7f00;  1 drivers
v0x60000168f7b0_0 .net *"_ivl_22", 0 0, L_0x600000fb7f70;  1 drivers
v0x60000168f840_0 .net *"_ivl_24", 0 0, L_0x600000fb3db0;  1 drivers
v0x60000168f8d0_0 .net *"_ivl_25", 31 0, L_0x6000015a1cc0;  1 drivers
L_0x158099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168f960_0 .net *"_ivl_28", 15 0, L_0x158099378;  1 drivers
L_0x1580993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000168f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1580993c0;  1 drivers
L_0x158099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000168fa80_0 .net *"_ivl_3", 1 0, L_0x158099258;  1 drivers
v0x60000168fb10_0 .net *"_ivl_31", 0 0, L_0x6000015a1ae0;  1 drivers
L_0x1580992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000168fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1580992a0;  1 drivers
v0x60000168fc30_0 .net *"_ivl_6", 0 0, L_0x6000015a1f40;  1 drivers
v0x60000168fcc0_0 .net "do_clear", 0 0, L_0x600000fb3950;  1 drivers
v0x60000168fd50_0 .net "load_weight", 0 0, L_0x600000fb7e90;  1 drivers
v0x60000168fde0_0 .net "weight_in", 7 0, L_0x6000015a1d60;  1 drivers
L_0x6000015a1ea0 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x158099258;
L_0x6000015a1f40 .cmp/eq 4, L_0x6000015a1ea0, L_0x1580992a0;
L_0x6000015a1e00 .cmp/eq 3, v0x60000169c990_0, L_0x1580992e8;
L_0x6000015a1c20 .cmp/eq 3, v0x60000169c990_0, L_0x158099330;
L_0x6000015a1cc0 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099378;
L_0x6000015a1ae0 .cmp/eq 32, L_0x6000015a1cc0, L_0x1580993c0;
S_0x150e8e880 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e91040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb7c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000168e910_0 .net *"_ivl_11", 0 0, L_0x6000015a1860;  1 drivers
v0x60000168e9a0_0 .net *"_ivl_12", 15 0, L_0x6000015a1900;  1 drivers
v0x60000168ea30_0 .net/s *"_ivl_4", 15 0, L_0x6000015a1b80;  1 drivers
v0x60000168eac0_0 .net/s *"_ivl_6", 15 0, L_0x6000015a19a0;  1 drivers
v0x60000168eb50_0 .net/s "a_signed", 7 0, v0x60000168ed00_0;  1 drivers
v0x60000168ebe0_0 .net "act_in", 7 0, v0x60000168d710_0;  alias, 1 drivers
v0x60000168ec70_0 .var "act_out", 7 0;
v0x60000168ed00_0 .var "act_reg", 7 0;
v0x60000168ed90_0 .net "clear_acc", 0 0, L_0x600000fb3950;  alias, 1 drivers
v0x60000168ee20_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000168eeb0_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x60000168ef40_0 .net "load_weight", 0 0, L_0x600000fb7e90;  alias, 1 drivers
v0x60000168efd0_0 .net/s "product", 15 0, L_0x6000015a1a40;  1 drivers
v0x60000168f060_0 .net/s "product_ext", 31 0, L_0x6000015a1720;  1 drivers
v0x60000168f0f0_0 .net "psum_in", 31 0, v0x600001689b90_0;  alias, 1 drivers
v0x60000168f180_0 .var "psum_out", 31 0;
v0x60000168f210_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x60000168f2a0_0 .net/s "w_signed", 7 0, v0x60000168f3c0_0;  1 drivers
v0x60000168f330_0 .net "weight_in", 7 0, L_0x6000015a1d60;  alias, 1 drivers
v0x60000168f3c0_0 .var "weight_reg", 7 0;
L_0x6000015a1b80 .extend/s 16, v0x60000168ed00_0;
L_0x6000015a19a0 .extend/s 16, v0x60000168f3c0_0;
L_0x6000015a1a40 .arith/mult 16, L_0x6000015a1b80, L_0x6000015a19a0;
L_0x6000015a1860 .part L_0x6000015a1a40, 15, 1;
LS_0x6000015a1900_0_0 .concat [ 1 1 1 1], L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860;
LS_0x6000015a1900_0_4 .concat [ 1 1 1 1], L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860;
LS_0x6000015a1900_0_8 .concat [ 1 1 1 1], L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860;
LS_0x6000015a1900_0_12 .concat [ 1 1 1 1], L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860, L_0x6000015a1860;
L_0x6000015a1900 .concat [ 4 4 4 4], LS_0x6000015a1900_0_0, LS_0x6000015a1900_0_4, LS_0x6000015a1900_0_8, LS_0x6000015a1900_0_12;
L_0x6000015a1720 .concat [ 16 16 0 0], L_0x6000015a1a40, L_0x6000015a1900;
S_0x150e8e9f0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031ff9c0 .param/l "row" 1 7 213, +C4<010>;
S_0x150e8c230 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e8e9f0;
 .timescale 0 0;
P_0x6000031ffa40 .param/l "col" 1 7 214, +C4<00>;
L_0x600000fb2c30 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a15e0, C4<1>, C4<1>;
L_0x600000fb27d0 .functor AND 1, L_0x6000015a1540, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb2370 .functor OR 1, L_0x6000015a14a0, L_0x600000fb27d0, C4<0>, C4<0>;
L_0x600000fb1f10 .functor AND 1, L_0x15809a4a0, L_0x600000fb2370, C4<1>, C4<1>;
L_0x600000fb1ab0 .functor AND 1, L_0x600000fb1f10, L_0x6000015a1400, C4<1>, C4<1>;
v0x600001690a20_0 .net *"_ivl_0", 2 0, L_0x6000015a17c0;  1 drivers
L_0x158099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001690ab0_0 .net/2u *"_ivl_11", 2 0, L_0x158099498;  1 drivers
v0x600001690b40_0 .net *"_ivl_13", 0 0, L_0x6000015a14a0;  1 drivers
L_0x1580994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001690bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1580994e0;  1 drivers
v0x600001690c60_0 .net *"_ivl_17", 0 0, L_0x6000015a1540;  1 drivers
v0x600001690cf0_0 .net *"_ivl_20", 0 0, L_0x600000fb27d0;  1 drivers
v0x600001690d80_0 .net *"_ivl_22", 0 0, L_0x600000fb2370;  1 drivers
v0x600001690e10_0 .net *"_ivl_24", 0 0, L_0x600000fb1f10;  1 drivers
v0x600001690ea0_0 .net *"_ivl_25", 31 0, L_0x6000015a1360;  1 drivers
L_0x158099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001690f30_0 .net *"_ivl_28", 15 0, L_0x158099528;  1 drivers
L_0x158099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001690fc0_0 .net/2u *"_ivl_29", 31 0, L_0x158099570;  1 drivers
L_0x158099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001691050_0 .net *"_ivl_3", 0 0, L_0x158099408;  1 drivers
v0x6000016910e0_0 .net *"_ivl_31", 0 0, L_0x6000015a1400;  1 drivers
L_0x158099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001691170_0 .net/2u *"_ivl_4", 2 0, L_0x158099450;  1 drivers
v0x600001691200_0 .net *"_ivl_6", 0 0, L_0x6000015a15e0;  1 drivers
v0x600001691290_0 .net "do_clear", 0 0, L_0x600000fb1ab0;  1 drivers
v0x600001691320_0 .net "load_weight", 0 0, L_0x600000fb2c30;  1 drivers
v0x6000016913b0_0 .net "weight_in", 7 0, L_0x6000015a1680;  1 drivers
L_0x6000015a17c0 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x158099408;
L_0x6000015a15e0 .cmp/eq 3, L_0x6000015a17c0, L_0x158099450;
L_0x6000015a14a0 .cmp/eq 3, v0x60000169c990_0, L_0x158099498;
L_0x6000015a1540 .cmp/eq 3, v0x60000169c990_0, L_0x1580994e0;
L_0x6000015a1360 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099528;
L_0x6000015a1400 .cmp/eq 32, L_0x6000015a1360, L_0x158099570;
S_0x150e8c3a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e8c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abbb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abbb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000168fe70_0 .net *"_ivl_11", 0 0, L_0x6000015a1180;  1 drivers
v0x60000168ff00_0 .net *"_ivl_12", 15 0, L_0x6000015a0fa0;  1 drivers
v0x600001690000_0 .net/s *"_ivl_4", 15 0, L_0x6000015a1220;  1 drivers
v0x600001690090_0 .net/s *"_ivl_6", 15 0, L_0x6000015a12c0;  1 drivers
v0x600001690120_0 .net/s "a_signed", 7 0, v0x6000016902d0_0;  1 drivers
v0x6000016901b0_0 .net "act_in", 7 0, L_0x600000fb6140;  alias, 1 drivers
v0x600001690240_0 .var "act_out", 7 0;
v0x6000016902d0_0 .var "act_reg", 7 0;
v0x600001690360_0 .net "clear_acc", 0 0, L_0x600000fb1ab0;  alias, 1 drivers
v0x6000016903f0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001690480_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001690510_0 .net "load_weight", 0 0, L_0x600000fb2c30;  alias, 1 drivers
v0x6000016905a0_0 .net/s "product", 15 0, L_0x6000015a10e0;  1 drivers
v0x600001690630_0 .net/s "product_ext", 31 0, L_0x6000015a1040;  1 drivers
v0x6000016906c0_0 .net "psum_in", 31 0, v0x60000168b0f0_0;  alias, 1 drivers
v0x600001690750_0 .var "psum_out", 31 0;
v0x6000016907e0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001690870_0 .net/s "w_signed", 7 0, v0x600001690990_0;  1 drivers
v0x600001690900_0 .net "weight_in", 7 0, L_0x6000015a1680;  alias, 1 drivers
v0x600001690990_0 .var "weight_reg", 7 0;
L_0x6000015a1220 .extend/s 16, v0x6000016902d0_0;
L_0x6000015a12c0 .extend/s 16, v0x600001690990_0;
L_0x6000015a10e0 .arith/mult 16, L_0x6000015a1220, L_0x6000015a12c0;
L_0x6000015a1180 .part L_0x6000015a10e0, 15, 1;
LS_0x6000015a0fa0_0_0 .concat [ 1 1 1 1], L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180;
LS_0x6000015a0fa0_0_4 .concat [ 1 1 1 1], L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180;
LS_0x6000015a0fa0_0_8 .concat [ 1 1 1 1], L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180;
LS_0x6000015a0fa0_0_12 .concat [ 1 1 1 1], L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180, L_0x6000015a1180;
L_0x6000015a0fa0 .concat [ 4 4 4 4], LS_0x6000015a0fa0_0_0, LS_0x6000015a0fa0_0_4, LS_0x6000015a0fa0_0_8, LS_0x6000015a0fa0_0_12;
L_0x6000015a1040 .concat [ 16 16 0 0], L_0x6000015a10e0, L_0x6000015a0fa0;
S_0x150e89be0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e8e9f0;
 .timescale 0 0;
P_0x6000031ffb40 .param/l "col" 1 7 214, +C4<01>;
L_0x600000fb0d90 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a0f00, C4<1>, C4<1>;
L_0x600000fb0930 .functor AND 1, L_0x6000015a0be0, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb08c0 .functor OR 1, L_0x6000015a0dc0, L_0x600000fb0930, C4<0>, C4<0>;
L_0x600000fb0850 .functor AND 1, L_0x15809a4a0, L_0x600000fb08c0, C4<1>, C4<1>;
L_0x600000fb07e0 .functor AND 1, L_0x600000fb0850, L_0x6000015a0aa0, C4<1>, C4<1>;
v0x600001691f80_0 .net *"_ivl_0", 2 0, L_0x6000015a0e60;  1 drivers
L_0x158099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001692010_0 .net/2u *"_ivl_11", 2 0, L_0x158099648;  1 drivers
v0x6000016920a0_0 .net *"_ivl_13", 0 0, L_0x6000015a0dc0;  1 drivers
L_0x158099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001692130_0 .net/2u *"_ivl_15", 2 0, L_0x158099690;  1 drivers
v0x6000016921c0_0 .net *"_ivl_17", 0 0, L_0x6000015a0be0;  1 drivers
v0x600001692250_0 .net *"_ivl_20", 0 0, L_0x600000fb0930;  1 drivers
v0x6000016922e0_0 .net *"_ivl_22", 0 0, L_0x600000fb08c0;  1 drivers
v0x600001692370_0 .net *"_ivl_24", 0 0, L_0x600000fb0850;  1 drivers
v0x600001692400_0 .net *"_ivl_25", 31 0, L_0x6000015a0c80;  1 drivers
L_0x1580996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001692490_0 .net *"_ivl_28", 15 0, L_0x1580996d8;  1 drivers
L_0x158099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001692520_0 .net/2u *"_ivl_29", 31 0, L_0x158099720;  1 drivers
L_0x1580995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000016925b0_0 .net *"_ivl_3", 0 0, L_0x1580995b8;  1 drivers
v0x600001692640_0 .net *"_ivl_31", 0 0, L_0x6000015a0aa0;  1 drivers
L_0x158099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000016926d0_0 .net/2u *"_ivl_4", 2 0, L_0x158099600;  1 drivers
v0x600001692760_0 .net *"_ivl_6", 0 0, L_0x6000015a0f00;  1 drivers
v0x6000016927f0_0 .net "do_clear", 0 0, L_0x600000fb07e0;  1 drivers
v0x600001692880_0 .net "load_weight", 0 0, L_0x600000fb0d90;  1 drivers
v0x600001692910_0 .net "weight_in", 7 0, L_0x6000015a0d20;  1 drivers
L_0x6000015a0e60 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x1580995b8;
L_0x6000015a0f00 .cmp/eq 3, L_0x6000015a0e60, L_0x158099600;
L_0x6000015a0dc0 .cmp/eq 3, v0x60000169c990_0, L_0x158099648;
L_0x6000015a0be0 .cmp/eq 3, v0x60000169c990_0, L_0x158099690;
L_0x6000015a0c80 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x1580996d8;
L_0x6000015a0aa0 .cmp/eq 32, L_0x6000015a0c80, L_0x158099720;
S_0x150e89d50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e89be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abb800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abb840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001691440_0 .net *"_ivl_11", 0 0, L_0x6000015a24e0;  1 drivers
v0x6000016914d0_0 .net *"_ivl_12", 15 0, L_0x6000015a2580;  1 drivers
v0x600001691560_0 .net/s *"_ivl_4", 15 0, L_0x6000015a0b40;  1 drivers
v0x6000016915f0_0 .net/s *"_ivl_6", 15 0, L_0x6000015a0960;  1 drivers
v0x600001691680_0 .net/s "a_signed", 7 0, v0x600001691830_0;  1 drivers
v0x600001691710_0 .net "act_in", 7 0, v0x600001690240_0;  alias, 1 drivers
v0x6000016917a0_0 .var "act_out", 7 0;
v0x600001691830_0 .var "act_reg", 7 0;
v0x6000016918c0_0 .net "clear_acc", 0 0, L_0x600000fb07e0;  alias, 1 drivers
v0x600001691950_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x6000016919e0_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001691a70_0 .net "load_weight", 0 0, L_0x600000fb0d90;  alias, 1 drivers
v0x600001691b00_0 .net/s "product", 15 0, L_0x6000015a0a00;  1 drivers
v0x600001691b90_0 .net/s "product_ext", 31 0, L_0x6000015a23a0;  1 drivers
v0x600001691c20_0 .net "psum_in", 31 0, v0x60000168c6c0_0;  alias, 1 drivers
v0x600001691cb0_0 .var "psum_out", 31 0;
v0x600001691d40_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001691dd0_0 .net/s "w_signed", 7 0, v0x600001691ef0_0;  1 drivers
v0x600001691e60_0 .net "weight_in", 7 0, L_0x6000015a0d20;  alias, 1 drivers
v0x600001691ef0_0 .var "weight_reg", 7 0;
L_0x6000015a0b40 .extend/s 16, v0x600001691830_0;
L_0x6000015a0960 .extend/s 16, v0x600001691ef0_0;
L_0x6000015a0a00 .arith/mult 16, L_0x6000015a0b40, L_0x6000015a0960;
L_0x6000015a24e0 .part L_0x6000015a0a00, 15, 1;
LS_0x6000015a2580_0_0 .concat [ 1 1 1 1], L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0;
LS_0x6000015a2580_0_4 .concat [ 1 1 1 1], L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0;
LS_0x6000015a2580_0_8 .concat [ 1 1 1 1], L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0;
LS_0x6000015a2580_0_12 .concat [ 1 1 1 1], L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0, L_0x6000015a24e0;
L_0x6000015a2580 .concat [ 4 4 4 4], LS_0x6000015a2580_0_0, LS_0x6000015a2580_0_4, LS_0x6000015a2580_0_8, LS_0x6000015a2580_0_12;
L_0x6000015a23a0 .concat [ 16 16 0 0], L_0x6000015a0a00, L_0x6000015a2580;
S_0x150e87590 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e8e9f0;
 .timescale 0 0;
P_0x6000031ffc40 .param/l "col" 1 7 214, +C4<010>;
L_0x600000fb8000 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a2260, C4<1>, C4<1>;
L_0x600000fb8070 .functor AND 1, L_0x6000015a0820, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb80e0 .functor OR 1, L_0x6000015a06e0, L_0x600000fb8070, C4<0>, C4<0>;
L_0x600000fb8150 .functor AND 1, L_0x15809a4a0, L_0x600000fb80e0, C4<1>, C4<1>;
L_0x600000fb81c0 .functor AND 1, L_0x600000fb8150, L_0x6000015a38e0, C4<1>, C4<1>;
v0x6000016934e0_0 .net *"_ivl_0", 3 0, L_0x6000015a2440;  1 drivers
L_0x1580997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001693570_0 .net/2u *"_ivl_11", 2 0, L_0x1580997f8;  1 drivers
v0x600001693600_0 .net *"_ivl_13", 0 0, L_0x6000015a06e0;  1 drivers
L_0x158099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001693690_0 .net/2u *"_ivl_15", 2 0, L_0x158099840;  1 drivers
v0x600001693720_0 .net *"_ivl_17", 0 0, L_0x6000015a0820;  1 drivers
v0x6000016937b0_0 .net *"_ivl_20", 0 0, L_0x600000fb8070;  1 drivers
v0x600001693840_0 .net *"_ivl_22", 0 0, L_0x600000fb80e0;  1 drivers
v0x6000016938d0_0 .net *"_ivl_24", 0 0, L_0x600000fb8150;  1 drivers
v0x600001693960_0 .net *"_ivl_25", 31 0, L_0x6000015a08c0;  1 drivers
L_0x158099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016939f0_0 .net *"_ivl_28", 15 0, L_0x158099888;  1 drivers
L_0x1580998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001693a80_0 .net/2u *"_ivl_29", 31 0, L_0x1580998d0;  1 drivers
L_0x158099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001693b10_0 .net *"_ivl_3", 1 0, L_0x158099768;  1 drivers
v0x600001693ba0_0 .net *"_ivl_31", 0 0, L_0x6000015a38e0;  1 drivers
L_0x1580997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001693c30_0 .net/2u *"_ivl_4", 3 0, L_0x1580997b0;  1 drivers
v0x600001693cc0_0 .net *"_ivl_6", 0 0, L_0x6000015a2260;  1 drivers
v0x600001693d50_0 .net "do_clear", 0 0, L_0x600000fb81c0;  1 drivers
v0x600001693de0_0 .net "load_weight", 0 0, L_0x600000fb8000;  1 drivers
v0x600001693e70_0 .net "weight_in", 7 0, L_0x6000015a2300;  1 drivers
L_0x6000015a2440 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x158099768;
L_0x6000015a2260 .cmp/eq 4, L_0x6000015a2440, L_0x1580997b0;
L_0x6000015a06e0 .cmp/eq 3, v0x60000169c990_0, L_0x1580997f8;
L_0x6000015a0820 .cmp/eq 3, v0x60000169c990_0, L_0x158099840;
L_0x6000015a08c0 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099888;
L_0x6000015a38e0 .cmp/eq 32, L_0x6000015a08c0, L_0x1580998d0;
S_0x150e87700 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e87590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abba00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abba40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000016929a0_0 .net *"_ivl_11", 0 0, L_0x6000015a81e0;  1 drivers
v0x600001692a30_0 .net *"_ivl_12", 15 0, L_0x6000015a8280;  1 drivers
v0x600001692ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000015a8000;  1 drivers
v0x600001692b50_0 .net/s *"_ivl_6", 15 0, L_0x6000015a80a0;  1 drivers
v0x600001692be0_0 .net/s "a_signed", 7 0, v0x600001692d90_0;  1 drivers
v0x600001692c70_0 .net "act_in", 7 0, v0x6000016917a0_0;  alias, 1 drivers
v0x600001692d00_0 .var "act_out", 7 0;
v0x600001692d90_0 .var "act_reg", 7 0;
v0x600001692e20_0 .net "clear_acc", 0 0, L_0x600000fb81c0;  alias, 1 drivers
v0x600001692eb0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001692f40_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001692fd0_0 .net "load_weight", 0 0, L_0x600000fb8000;  alias, 1 drivers
v0x600001693060_0 .net/s "product", 15 0, L_0x6000015a8140;  1 drivers
v0x6000016930f0_0 .net/s "product_ext", 31 0, L_0x6000015a8320;  1 drivers
v0x600001693180_0 .net "psum_in", 31 0, v0x60000168dc20_0;  alias, 1 drivers
v0x600001693210_0 .var "psum_out", 31 0;
v0x6000016932a0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001693330_0 .net/s "w_signed", 7 0, v0x600001693450_0;  1 drivers
v0x6000016933c0_0 .net "weight_in", 7 0, L_0x6000015a2300;  alias, 1 drivers
v0x600001693450_0 .var "weight_reg", 7 0;
L_0x6000015a8000 .extend/s 16, v0x600001692d90_0;
L_0x6000015a80a0 .extend/s 16, v0x600001693450_0;
L_0x6000015a8140 .arith/mult 16, L_0x6000015a8000, L_0x6000015a80a0;
L_0x6000015a81e0 .part L_0x6000015a8140, 15, 1;
LS_0x6000015a8280_0_0 .concat [ 1 1 1 1], L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0;
LS_0x6000015a8280_0_4 .concat [ 1 1 1 1], L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0;
LS_0x6000015a8280_0_8 .concat [ 1 1 1 1], L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0;
LS_0x6000015a8280_0_12 .concat [ 1 1 1 1], L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0, L_0x6000015a81e0;
L_0x6000015a8280 .concat [ 4 4 4 4], LS_0x6000015a8280_0_0, LS_0x6000015a8280_0_4, LS_0x6000015a8280_0_8, LS_0x6000015a8280_0_12;
L_0x6000015a8320 .concat [ 16 16 0 0], L_0x6000015a8140, L_0x6000015a8280;
S_0x150e84f40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e8e9f0;
 .timescale 0 0;
P_0x6000031ffd40 .param/l "col" 1 7 214, +C4<011>;
L_0x600000fb8310 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a8460, C4<1>, C4<1>;
L_0x600000fb8380 .functor AND 1, L_0x6000015a8640, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb83f0 .functor OR 1, L_0x6000015a85a0, L_0x600000fb8380, C4<0>, C4<0>;
L_0x600000fb8460 .functor AND 1, L_0x15809a4a0, L_0x600000fb83f0, C4<1>, C4<1>;
L_0x600000fb84d0 .functor AND 1, L_0x600000fb8460, L_0x6000015a8780, C4<1>, C4<1>;
v0x600001694ab0_0 .net *"_ivl_0", 3 0, L_0x6000015a83c0;  1 drivers
L_0x1580999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001694b40_0 .net/2u *"_ivl_11", 2 0, L_0x1580999a8;  1 drivers
v0x600001694bd0_0 .net *"_ivl_13", 0 0, L_0x6000015a85a0;  1 drivers
L_0x1580999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001694c60_0 .net/2u *"_ivl_15", 2 0, L_0x1580999f0;  1 drivers
v0x600001694cf0_0 .net *"_ivl_17", 0 0, L_0x6000015a8640;  1 drivers
v0x600001694d80_0 .net *"_ivl_20", 0 0, L_0x600000fb8380;  1 drivers
v0x600001694e10_0 .net *"_ivl_22", 0 0, L_0x600000fb83f0;  1 drivers
v0x600001694ea0_0 .net *"_ivl_24", 0 0, L_0x600000fb8460;  1 drivers
v0x600001694f30_0 .net *"_ivl_25", 31 0, L_0x6000015a86e0;  1 drivers
L_0x158099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001694fc0_0 .net *"_ivl_28", 15 0, L_0x158099a38;  1 drivers
L_0x158099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001695050_0 .net/2u *"_ivl_29", 31 0, L_0x158099a80;  1 drivers
L_0x158099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000016950e0_0 .net *"_ivl_3", 1 0, L_0x158099918;  1 drivers
v0x600001695170_0 .net *"_ivl_31", 0 0, L_0x6000015a8780;  1 drivers
L_0x158099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001695200_0 .net/2u *"_ivl_4", 3 0, L_0x158099960;  1 drivers
v0x600001695290_0 .net *"_ivl_6", 0 0, L_0x6000015a8460;  1 drivers
v0x600001695320_0 .net "do_clear", 0 0, L_0x600000fb84d0;  1 drivers
v0x6000016953b0_0 .net "load_weight", 0 0, L_0x600000fb8310;  1 drivers
v0x600001695440_0 .net "weight_in", 7 0, L_0x6000015a8500;  1 drivers
L_0x6000015a83c0 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x158099918;
L_0x6000015a8460 .cmp/eq 4, L_0x6000015a83c0, L_0x158099960;
L_0x6000015a85a0 .cmp/eq 3, v0x60000169c990_0, L_0x1580999a8;
L_0x6000015a8640 .cmp/eq 3, v0x60000169c990_0, L_0x1580999f0;
L_0x6000015a86e0 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099a38;
L_0x6000015a8780 .cmp/eq 32, L_0x6000015a86e0, L_0x158099a80;
S_0x150e850b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e84f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abbb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abbbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001693f00_0 .net *"_ivl_11", 0 0, L_0x6000015a8a00;  1 drivers
v0x600001694000_0 .net *"_ivl_12", 15 0, L_0x6000015a8aa0;  1 drivers
v0x600001694090_0 .net/s *"_ivl_4", 15 0, L_0x6000015a8820;  1 drivers
v0x600001694120_0 .net/s *"_ivl_6", 15 0, L_0x6000015a88c0;  1 drivers
v0x6000016941b0_0 .net/s "a_signed", 7 0, v0x600001694360_0;  1 drivers
v0x600001694240_0 .net "act_in", 7 0, v0x600001692d00_0;  alias, 1 drivers
v0x6000016942d0_0 .var "act_out", 7 0;
v0x600001694360_0 .var "act_reg", 7 0;
v0x6000016943f0_0 .net "clear_acc", 0 0, L_0x600000fb84d0;  alias, 1 drivers
v0x600001694480_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001694510_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x6000016945a0_0 .net "load_weight", 0 0, L_0x600000fb8310;  alias, 1 drivers
v0x600001694630_0 .net/s "product", 15 0, L_0x6000015a8960;  1 drivers
v0x6000016946c0_0 .net/s "product_ext", 31 0, L_0x6000015a8b40;  1 drivers
v0x600001694750_0 .net "psum_in", 31 0, v0x60000168f180_0;  alias, 1 drivers
v0x6000016947e0_0 .var "psum_out", 31 0;
v0x600001694870_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001694900_0 .net/s "w_signed", 7 0, v0x600001694a20_0;  1 drivers
v0x600001694990_0 .net "weight_in", 7 0, L_0x6000015a8500;  alias, 1 drivers
v0x600001694a20_0 .var "weight_reg", 7 0;
L_0x6000015a8820 .extend/s 16, v0x600001694360_0;
L_0x6000015a88c0 .extend/s 16, v0x600001694a20_0;
L_0x6000015a8960 .arith/mult 16, L_0x6000015a8820, L_0x6000015a88c0;
L_0x6000015a8a00 .part L_0x6000015a8960, 15, 1;
LS_0x6000015a8aa0_0_0 .concat [ 1 1 1 1], L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00;
LS_0x6000015a8aa0_0_4 .concat [ 1 1 1 1], L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00;
LS_0x6000015a8aa0_0_8 .concat [ 1 1 1 1], L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00;
LS_0x6000015a8aa0_0_12 .concat [ 1 1 1 1], L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00, L_0x6000015a8a00;
L_0x6000015a8aa0 .concat [ 4 4 4 4], LS_0x6000015a8aa0_0_0, LS_0x6000015a8aa0_0_4, LS_0x6000015a8aa0_0_8, LS_0x6000015a8aa0_0_12;
L_0x6000015a8b40 .concat [ 16 16 0 0], L_0x6000015a8960, L_0x6000015a8aa0;
S_0x150e828f0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031ffe40 .param/l "row" 1 7 213, +C4<011>;
S_0x150e82a60 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150e828f0;
 .timescale 0 0;
P_0x6000031ffec0 .param/l "col" 1 7 214, +C4<00>;
L_0x600000fb8620 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a8c80, C4<1>, C4<1>;
L_0x600000fb8690 .functor AND 1, L_0x6000015a8e60, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb8700 .functor OR 1, L_0x6000015a8dc0, L_0x600000fb8690, C4<0>, C4<0>;
L_0x600000fb8770 .functor AND 1, L_0x15809a4a0, L_0x600000fb8700, C4<1>, C4<1>;
L_0x600000fb87e0 .functor AND 1, L_0x600000fb8770, L_0x6000015a8fa0, C4<1>, C4<1>;
v0x600001696010_0 .net *"_ivl_0", 2 0, L_0x6000015a8be0;  1 drivers
L_0x158099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000016960a0_0 .net/2u *"_ivl_11", 2 0, L_0x158099b58;  1 drivers
v0x600001696130_0 .net *"_ivl_13", 0 0, L_0x6000015a8dc0;  1 drivers
L_0x158099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000016961c0_0 .net/2u *"_ivl_15", 2 0, L_0x158099ba0;  1 drivers
v0x600001696250_0 .net *"_ivl_17", 0 0, L_0x6000015a8e60;  1 drivers
v0x6000016962e0_0 .net *"_ivl_20", 0 0, L_0x600000fb8690;  1 drivers
v0x600001696370_0 .net *"_ivl_22", 0 0, L_0x600000fb8700;  1 drivers
v0x600001696400_0 .net *"_ivl_24", 0 0, L_0x600000fb8770;  1 drivers
v0x600001696490_0 .net *"_ivl_25", 31 0, L_0x6000015a8f00;  1 drivers
L_0x158099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001696520_0 .net *"_ivl_28", 15 0, L_0x158099be8;  1 drivers
L_0x158099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016965b0_0 .net/2u *"_ivl_29", 31 0, L_0x158099c30;  1 drivers
L_0x158099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001696640_0 .net *"_ivl_3", 0 0, L_0x158099ac8;  1 drivers
v0x6000016966d0_0 .net *"_ivl_31", 0 0, L_0x6000015a8fa0;  1 drivers
L_0x158099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001696760_0 .net/2u *"_ivl_4", 2 0, L_0x158099b10;  1 drivers
v0x6000016967f0_0 .net *"_ivl_6", 0 0, L_0x6000015a8c80;  1 drivers
v0x600001696880_0 .net "do_clear", 0 0, L_0x600000fb87e0;  1 drivers
v0x600001696910_0 .net "load_weight", 0 0, L_0x600000fb8620;  1 drivers
v0x6000016969a0_0 .net "weight_in", 7 0, L_0x6000015a8d20;  1 drivers
L_0x6000015a8be0 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x158099ac8;
L_0x6000015a8c80 .cmp/eq 3, L_0x6000015a8be0, L_0x158099b10;
L_0x6000015a8dc0 .cmp/eq 3, v0x60000169c990_0, L_0x158099b58;
L_0x6000015a8e60 .cmp/eq 3, v0x60000169c990_0, L_0x158099ba0;
L_0x6000015a8f00 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099be8;
L_0x6000015a8fa0 .cmp/eq 32, L_0x6000015a8f00, L_0x158099c30;
S_0x150e802a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e82a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abbc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abbc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000016954d0_0 .net *"_ivl_11", 0 0, L_0x6000015a9220;  1 drivers
v0x600001695560_0 .net *"_ivl_12", 15 0, L_0x6000015a92c0;  1 drivers
v0x6000016955f0_0 .net/s *"_ivl_4", 15 0, L_0x6000015a9040;  1 drivers
v0x600001695680_0 .net/s *"_ivl_6", 15 0, L_0x6000015a90e0;  1 drivers
v0x600001695710_0 .net/s "a_signed", 7 0, v0x6000016958c0_0;  1 drivers
v0x6000016957a0_0 .net "act_in", 7 0, L_0x600000fb5ff0;  alias, 1 drivers
v0x600001695830_0 .var "act_out", 7 0;
v0x6000016958c0_0 .var "act_reg", 7 0;
v0x600001695950_0 .net "clear_acc", 0 0, L_0x600000fb87e0;  alias, 1 drivers
v0x6000016959e0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001695a70_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001695b00_0 .net "load_weight", 0 0, L_0x600000fb8620;  alias, 1 drivers
v0x600001695b90_0 .net/s "product", 15 0, L_0x6000015a9180;  1 drivers
v0x600001695c20_0 .net/s "product_ext", 31 0, L_0x6000015a9360;  1 drivers
v0x600001695cb0_0 .net "psum_in", 31 0, v0x600001690750_0;  alias, 1 drivers
v0x600001695d40_0 .var "psum_out", 31 0;
v0x600001695dd0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001695e60_0 .net/s "w_signed", 7 0, v0x600001695f80_0;  1 drivers
v0x600001695ef0_0 .net "weight_in", 7 0, L_0x6000015a8d20;  alias, 1 drivers
v0x600001695f80_0 .var "weight_reg", 7 0;
L_0x6000015a9040 .extend/s 16, v0x6000016958c0_0;
L_0x6000015a90e0 .extend/s 16, v0x600001695f80_0;
L_0x6000015a9180 .arith/mult 16, L_0x6000015a9040, L_0x6000015a90e0;
L_0x6000015a9220 .part L_0x6000015a9180, 15, 1;
LS_0x6000015a92c0_0_0 .concat [ 1 1 1 1], L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220;
LS_0x6000015a92c0_0_4 .concat [ 1 1 1 1], L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220;
LS_0x6000015a92c0_0_8 .concat [ 1 1 1 1], L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220;
LS_0x6000015a92c0_0_12 .concat [ 1 1 1 1], L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220, L_0x6000015a9220;
L_0x6000015a92c0 .concat [ 4 4 4 4], LS_0x6000015a92c0_0_0, LS_0x6000015a92c0_0_4, LS_0x6000015a92c0_0_8, LS_0x6000015a92c0_0_12;
L_0x6000015a9360 .concat [ 16 16 0 0], L_0x6000015a9180, L_0x6000015a92c0;
S_0x150e80410 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150e828f0;
 .timescale 0 0;
P_0x6000031fffc0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000fb8930 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a94a0, C4<1>, C4<1>;
L_0x600000fb89a0 .functor AND 1, L_0x6000015a9680, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb8a10 .functor OR 1, L_0x6000015a95e0, L_0x600000fb89a0, C4<0>, C4<0>;
L_0x600000fb8a80 .functor AND 1, L_0x15809a4a0, L_0x600000fb8a10, C4<1>, C4<1>;
L_0x600000fb8af0 .functor AND 1, L_0x600000fb8a80, L_0x6000015a97c0, C4<1>, C4<1>;
v0x600001697570_0 .net *"_ivl_0", 2 0, L_0x6000015a9400;  1 drivers
L_0x158099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001697600_0 .net/2u *"_ivl_11", 2 0, L_0x158099d08;  1 drivers
v0x600001697690_0 .net *"_ivl_13", 0 0, L_0x6000015a95e0;  1 drivers
L_0x158099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001697720_0 .net/2u *"_ivl_15", 2 0, L_0x158099d50;  1 drivers
v0x6000016977b0_0 .net *"_ivl_17", 0 0, L_0x6000015a9680;  1 drivers
v0x600001697840_0 .net *"_ivl_20", 0 0, L_0x600000fb89a0;  1 drivers
v0x6000016978d0_0 .net *"_ivl_22", 0 0, L_0x600000fb8a10;  1 drivers
v0x600001697960_0 .net *"_ivl_24", 0 0, L_0x600000fb8a80;  1 drivers
v0x6000016979f0_0 .net *"_ivl_25", 31 0, L_0x6000015a9720;  1 drivers
L_0x158099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001697a80_0 .net *"_ivl_28", 15 0, L_0x158099d98;  1 drivers
L_0x158099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001697b10_0 .net/2u *"_ivl_29", 31 0, L_0x158099de0;  1 drivers
L_0x158099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001697ba0_0 .net *"_ivl_3", 0 0, L_0x158099c78;  1 drivers
v0x600001697c30_0 .net *"_ivl_31", 0 0, L_0x6000015a97c0;  1 drivers
L_0x158099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001697cc0_0 .net/2u *"_ivl_4", 2 0, L_0x158099cc0;  1 drivers
v0x600001697d50_0 .net *"_ivl_6", 0 0, L_0x6000015a94a0;  1 drivers
v0x600001697de0_0 .net "do_clear", 0 0, L_0x600000fb8af0;  1 drivers
v0x600001697e70_0 .net "load_weight", 0 0, L_0x600000fb8930;  1 drivers
v0x600001697f00_0 .net "weight_in", 7 0, L_0x6000015a9540;  1 drivers
L_0x6000015a9400 .concat [ 2 1 0 0], v0x6000016e6b50_0, L_0x158099c78;
L_0x6000015a94a0 .cmp/eq 3, L_0x6000015a9400, L_0x158099cc0;
L_0x6000015a95e0 .cmp/eq 3, v0x60000169c990_0, L_0x158099d08;
L_0x6000015a9680 .cmp/eq 3, v0x60000169c990_0, L_0x158099d50;
L_0x6000015a9720 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099d98;
L_0x6000015a97c0 .cmp/eq 32, L_0x6000015a9720, L_0x158099de0;
S_0x150e7dc50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abbc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abbcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001696a30_0 .net *"_ivl_11", 0 0, L_0x6000015a9a40;  1 drivers
v0x600001696ac0_0 .net *"_ivl_12", 15 0, L_0x6000015a9ae0;  1 drivers
v0x600001696b50_0 .net/s *"_ivl_4", 15 0, L_0x6000015a9860;  1 drivers
v0x600001696be0_0 .net/s *"_ivl_6", 15 0, L_0x6000015a9900;  1 drivers
v0x600001696c70_0 .net/s "a_signed", 7 0, v0x600001696e20_0;  1 drivers
v0x600001696d00_0 .net "act_in", 7 0, v0x600001695830_0;  alias, 1 drivers
v0x600001696d90_0 .var "act_out", 7 0;
v0x600001696e20_0 .var "act_reg", 7 0;
v0x600001696eb0_0 .net "clear_acc", 0 0, L_0x600000fb8af0;  alias, 1 drivers
v0x600001696f40_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001696fd0_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001697060_0 .net "load_weight", 0 0, L_0x600000fb8930;  alias, 1 drivers
v0x6000016970f0_0 .net/s "product", 15 0, L_0x6000015a99a0;  1 drivers
v0x600001697180_0 .net/s "product_ext", 31 0, L_0x6000015a9b80;  1 drivers
v0x600001697210_0 .net "psum_in", 31 0, v0x600001691cb0_0;  alias, 1 drivers
v0x6000016972a0_0 .var "psum_out", 31 0;
v0x600001697330_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x6000016973c0_0 .net/s "w_signed", 7 0, v0x6000016974e0_0;  1 drivers
v0x600001697450_0 .net "weight_in", 7 0, L_0x6000015a9540;  alias, 1 drivers
v0x6000016974e0_0 .var "weight_reg", 7 0;
L_0x6000015a9860 .extend/s 16, v0x600001696e20_0;
L_0x6000015a9900 .extend/s 16, v0x6000016974e0_0;
L_0x6000015a99a0 .arith/mult 16, L_0x6000015a9860, L_0x6000015a9900;
L_0x6000015a9a40 .part L_0x6000015a99a0, 15, 1;
LS_0x6000015a9ae0_0_0 .concat [ 1 1 1 1], L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40;
LS_0x6000015a9ae0_0_4 .concat [ 1 1 1 1], L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40;
LS_0x6000015a9ae0_0_8 .concat [ 1 1 1 1], L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40;
LS_0x6000015a9ae0_0_12 .concat [ 1 1 1 1], L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40, L_0x6000015a9a40;
L_0x6000015a9ae0 .concat [ 4 4 4 4], LS_0x6000015a9ae0_0_0, LS_0x6000015a9ae0_0_4, LS_0x6000015a9ae0_0_8, LS_0x6000015a9ae0_0_12;
L_0x6000015a9b80 .concat [ 16 16 0 0], L_0x6000015a99a0, L_0x6000015a9ae0;
S_0x150e7ddc0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150e828f0;
 .timescale 0 0;
P_0x6000031c0080 .param/l "col" 1 7 214, +C4<010>;
L_0x600000fb8c40 .functor AND 1, v0x6000016e6be0_0, L_0x6000015a9cc0, C4<1>, C4<1>;
L_0x600000fb8cb0 .functor AND 1, L_0x6000015a9ea0, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb8d20 .functor OR 1, L_0x6000015a9e00, L_0x600000fb8cb0, C4<0>, C4<0>;
L_0x600000fb8d90 .functor AND 1, L_0x15809a4a0, L_0x600000fb8d20, C4<1>, C4<1>;
L_0x600000fb8e00 .functor AND 1, L_0x600000fb8d90, L_0x6000015a9fe0, C4<1>, C4<1>;
v0x600001698b40_0 .net *"_ivl_0", 3 0, L_0x6000015a9c20;  1 drivers
L_0x158099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001698bd0_0 .net/2u *"_ivl_11", 2 0, L_0x158099eb8;  1 drivers
v0x600001698c60_0 .net *"_ivl_13", 0 0, L_0x6000015a9e00;  1 drivers
L_0x158099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001698cf0_0 .net/2u *"_ivl_15", 2 0, L_0x158099f00;  1 drivers
v0x600001698d80_0 .net *"_ivl_17", 0 0, L_0x6000015a9ea0;  1 drivers
v0x600001698e10_0 .net *"_ivl_20", 0 0, L_0x600000fb8cb0;  1 drivers
v0x600001698ea0_0 .net *"_ivl_22", 0 0, L_0x600000fb8d20;  1 drivers
v0x600001698f30_0 .net *"_ivl_24", 0 0, L_0x600000fb8d90;  1 drivers
v0x600001698fc0_0 .net *"_ivl_25", 31 0, L_0x6000015a9f40;  1 drivers
L_0x158099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001699050_0 .net *"_ivl_28", 15 0, L_0x158099f48;  1 drivers
L_0x158099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000016990e0_0 .net/2u *"_ivl_29", 31 0, L_0x158099f90;  1 drivers
L_0x158099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001699170_0 .net *"_ivl_3", 1 0, L_0x158099e28;  1 drivers
v0x600001699200_0 .net *"_ivl_31", 0 0, L_0x6000015a9fe0;  1 drivers
L_0x158099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001699290_0 .net/2u *"_ivl_4", 3 0, L_0x158099e70;  1 drivers
v0x600001699320_0 .net *"_ivl_6", 0 0, L_0x6000015a9cc0;  1 drivers
v0x6000016993b0_0 .net "do_clear", 0 0, L_0x600000fb8e00;  1 drivers
v0x600001699440_0 .net "load_weight", 0 0, L_0x600000fb8c40;  1 drivers
v0x6000016994d0_0 .net "weight_in", 7 0, L_0x6000015a9d60;  1 drivers
L_0x6000015a9c20 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x158099e28;
L_0x6000015a9cc0 .cmp/eq 4, L_0x6000015a9c20, L_0x158099e70;
L_0x6000015a9e00 .cmp/eq 3, v0x60000169c990_0, L_0x158099eb8;
L_0x6000015a9ea0 .cmp/eq 3, v0x60000169c990_0, L_0x158099f00;
L_0x6000015a9f40 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x158099f48;
L_0x6000015a9fe0 .cmp/eq 32, L_0x6000015a9f40, L_0x158099f90;
S_0x150e7b600 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e7ddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abbd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abbd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001698000_0 .net *"_ivl_11", 0 0, L_0x6000015aa260;  1 drivers
v0x600001698090_0 .net *"_ivl_12", 15 0, L_0x6000015aa300;  1 drivers
v0x600001698120_0 .net/s *"_ivl_4", 15 0, L_0x6000015aa080;  1 drivers
v0x6000016981b0_0 .net/s *"_ivl_6", 15 0, L_0x6000015aa120;  1 drivers
v0x600001698240_0 .net/s "a_signed", 7 0, v0x6000016983f0_0;  1 drivers
v0x6000016982d0_0 .net "act_in", 7 0, v0x600001696d90_0;  alias, 1 drivers
v0x600001698360_0 .var "act_out", 7 0;
v0x6000016983f0_0 .var "act_reg", 7 0;
v0x600001698480_0 .net "clear_acc", 0 0, L_0x600000fb8e00;  alias, 1 drivers
v0x600001698510_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x6000016985a0_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001698630_0 .net "load_weight", 0 0, L_0x600000fb8c40;  alias, 1 drivers
v0x6000016986c0_0 .net/s "product", 15 0, L_0x6000015aa1c0;  1 drivers
v0x600001698750_0 .net/s "product_ext", 31 0, L_0x6000015aa3a0;  1 drivers
v0x6000016987e0_0 .net "psum_in", 31 0, v0x600001693210_0;  alias, 1 drivers
v0x600001698870_0 .var "psum_out", 31 0;
v0x600001698900_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001698990_0 .net/s "w_signed", 7 0, v0x600001698ab0_0;  1 drivers
v0x600001698a20_0 .net "weight_in", 7 0, L_0x6000015a9d60;  alias, 1 drivers
v0x600001698ab0_0 .var "weight_reg", 7 0;
L_0x6000015aa080 .extend/s 16, v0x6000016983f0_0;
L_0x6000015aa120 .extend/s 16, v0x600001698ab0_0;
L_0x6000015aa1c0 .arith/mult 16, L_0x6000015aa080, L_0x6000015aa120;
L_0x6000015aa260 .part L_0x6000015aa1c0, 15, 1;
LS_0x6000015aa300_0_0 .concat [ 1 1 1 1], L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260;
LS_0x6000015aa300_0_4 .concat [ 1 1 1 1], L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260;
LS_0x6000015aa300_0_8 .concat [ 1 1 1 1], L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260;
LS_0x6000015aa300_0_12 .concat [ 1 1 1 1], L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260, L_0x6000015aa260;
L_0x6000015aa300 .concat [ 4 4 4 4], LS_0x6000015aa300_0_0, LS_0x6000015aa300_0_4, LS_0x6000015aa300_0_8, LS_0x6000015aa300_0_12;
L_0x6000015aa3a0 .concat [ 16 16 0 0], L_0x6000015aa1c0, L_0x6000015aa300;
S_0x150e7b770 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150e828f0;
 .timescale 0 0;
P_0x6000031c0180 .param/l "col" 1 7 214, +C4<011>;
L_0x600000fb8f50 .functor AND 1, v0x6000016e6be0_0, L_0x6000015aa4e0, C4<1>, C4<1>;
L_0x600000fb8fc0 .functor AND 1, L_0x6000015aa6c0, v0x6000016e5680_0, C4<1>, C4<1>;
L_0x600000fb9030 .functor OR 1, L_0x6000015aa620, L_0x600000fb8fc0, C4<0>, C4<0>;
L_0x600000fb90a0 .functor AND 1, L_0x15809a4a0, L_0x600000fb9030, C4<1>, C4<1>;
L_0x600000fb9110 .functor AND 1, L_0x600000fb90a0, L_0x6000015aa800, C4<1>, C4<1>;
v0x60000169a0a0_0 .net *"_ivl_0", 3 0, L_0x6000015aa440;  1 drivers
L_0x15809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000169a130_0 .net/2u *"_ivl_11", 2 0, L_0x15809a068;  1 drivers
v0x60000169a1c0_0 .net *"_ivl_13", 0 0, L_0x6000015aa620;  1 drivers
L_0x15809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000169a250_0 .net/2u *"_ivl_15", 2 0, L_0x15809a0b0;  1 drivers
v0x60000169a2e0_0 .net *"_ivl_17", 0 0, L_0x6000015aa6c0;  1 drivers
v0x60000169a370_0 .net *"_ivl_20", 0 0, L_0x600000fb8fc0;  1 drivers
v0x60000169a400_0 .net *"_ivl_22", 0 0, L_0x600000fb9030;  1 drivers
v0x60000169a490_0 .net *"_ivl_24", 0 0, L_0x600000fb90a0;  1 drivers
v0x60000169a520_0 .net *"_ivl_25", 31 0, L_0x6000015aa760;  1 drivers
L_0x15809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000169a5b0_0 .net *"_ivl_28", 15 0, L_0x15809a0f8;  1 drivers
L_0x15809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000169a640_0 .net/2u *"_ivl_29", 31 0, L_0x15809a140;  1 drivers
L_0x158099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000169a6d0_0 .net *"_ivl_3", 1 0, L_0x158099fd8;  1 drivers
v0x60000169a760_0 .net *"_ivl_31", 0 0, L_0x6000015aa800;  1 drivers
L_0x15809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000169a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x15809a020;  1 drivers
v0x60000169a880_0 .net *"_ivl_6", 0 0, L_0x6000015aa4e0;  1 drivers
v0x60000169a910_0 .net "do_clear", 0 0, L_0x600000fb9110;  1 drivers
v0x60000169a9a0_0 .net "load_weight", 0 0, L_0x600000fb8f50;  1 drivers
v0x60000169aa30_0 .net "weight_in", 7 0, L_0x6000015aa580;  1 drivers
L_0x6000015aa440 .concat [ 2 2 0 0], v0x6000016e6b50_0, L_0x158099fd8;
L_0x6000015aa4e0 .cmp/eq 4, L_0x6000015aa440, L_0x15809a020;
L_0x6000015aa620 .cmp/eq 3, v0x60000169c990_0, L_0x15809a068;
L_0x6000015aa6c0 .cmp/eq 3, v0x60000169c990_0, L_0x15809a0b0;
L_0x6000015aa760 .concat [ 16 16 0 0], v0x60000169c090_0, L_0x15809a0f8;
L_0x6000015aa800 .cmp/eq 32, L_0x6000015aa760, L_0x15809a140;
S_0x150e74310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150e7b770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000abbd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600000abbdc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001699560_0 .net *"_ivl_11", 0 0, L_0x6000015aaa80;  1 drivers
v0x6000016995f0_0 .net *"_ivl_12", 15 0, L_0x6000015aab20;  1 drivers
v0x600001699680_0 .net/s *"_ivl_4", 15 0, L_0x6000015aa8a0;  1 drivers
v0x600001699710_0 .net/s *"_ivl_6", 15 0, L_0x6000015aa940;  1 drivers
v0x6000016997a0_0 .net/s "a_signed", 7 0, v0x600001699950_0;  1 drivers
v0x600001699830_0 .net "act_in", 7 0, v0x600001698360_0;  alias, 1 drivers
v0x6000016998c0_0 .var "act_out", 7 0;
v0x600001699950_0 .var "act_reg", 7 0;
v0x6000016999e0_0 .net "clear_acc", 0 0, L_0x600000fb9110;  alias, 1 drivers
v0x600001699a70_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x600001699b00_0 .net "enable", 0 0, L_0x600000fb98f0;  alias, 1 drivers
v0x600001699b90_0 .net "load_weight", 0 0, L_0x600000fb8f50;  alias, 1 drivers
v0x600001699c20_0 .net/s "product", 15 0, L_0x6000015aa9e0;  1 drivers
v0x600001699cb0_0 .net/s "product_ext", 31 0, L_0x6000015aabc0;  1 drivers
v0x600001699d40_0 .net "psum_in", 31 0, v0x6000016947e0_0;  alias, 1 drivers
v0x600001699dd0_0 .var "psum_out", 31 0;
v0x600001699e60_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x600001699ef0_0 .net/s "w_signed", 7 0, v0x60000169a010_0;  1 drivers
v0x600001699f80_0 .net "weight_in", 7 0, L_0x6000015aa580;  alias, 1 drivers
v0x60000169a010_0 .var "weight_reg", 7 0;
L_0x6000015aa8a0 .extend/s 16, v0x600001699950_0;
L_0x6000015aa940 .extend/s 16, v0x60000169a010_0;
L_0x6000015aa9e0 .arith/mult 16, L_0x6000015aa8a0, L_0x6000015aa940;
L_0x6000015aaa80 .part L_0x6000015aa9e0, 15, 1;
LS_0x6000015aab20_0_0 .concat [ 1 1 1 1], L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80;
LS_0x6000015aab20_0_4 .concat [ 1 1 1 1], L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80;
LS_0x6000015aab20_0_8 .concat [ 1 1 1 1], L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80;
LS_0x6000015aab20_0_12 .concat [ 1 1 1 1], L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80, L_0x6000015aaa80;
L_0x6000015aab20 .concat [ 4 4 4 4], LS_0x6000015aab20_0_0, LS_0x6000015aab20_0_4, LS_0x6000015aab20_0_8, LS_0x6000015aab20_0_12;
L_0x6000015aabc0 .concat [ 16 16 0 0], L_0x6000015aa9e0, L_0x6000015aab20;
S_0x150e74480 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0280 .param/l "row" 1 7 198, +C4<00>;
L_0x600000fb6220 .functor BUFZ 8, v0x600001684870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150e71cc0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0300 .param/l "row" 1 7 198, +C4<01>;
L_0x600000fb60d0 .functor BUFZ 8, v0x600001684b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150e71e30 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0380 .param/l "row" 1 7 198, +C4<010>;
L_0x600000fb6140 .functor BUFZ 8, v0x600001684e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150e6f670 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0400 .param/l "row" 1 7 198, +C4<011>;
L_0x600000fb5ff0 .functor BUFZ 8, v0x6000016850e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150e6f7e0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0480 .param/l "col" 1 7 279, +C4<00>;
L_0x600000fb95e0 .functor BUFZ 32, v0x600001684510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000169aac0_0 .net *"_ivl_2", 31 0, L_0x600000fb95e0;  1 drivers
S_0x150ea96c0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0500 .param/l "col" 1 7 279, +C4<01>;
L_0x600000fb9650 .functor BUFZ 32, v0x600001684630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000169ab50_0 .net *"_ivl_2", 31 0, L_0x600000fb9650;  1 drivers
S_0x150ea9830 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0580 .param/l "col" 1 7 279, +C4<010>;
L_0x600000fb96c0 .functor BUFZ 32, v0x600001684750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000169abe0_0 .net *"_ivl_2", 31 0, L_0x600000fb96c0;  1 drivers
S_0x150ea8110 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0600 .param/l "col" 1 7 279, +C4<011>;
L_0x600000fb9730 .functor BUFZ 32, L_0x600000fb9570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000169ac70_0 .net *"_ivl_2", 31 0, L_0x600000fb9730;  1 drivers
S_0x150ea8280 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0680 .param/l "col" 1 7 206, +C4<00>;
S_0x150e9b5f0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0700 .param/l "col" 1 7 206, +C4<01>;
S_0x150e9b760 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0780 .param/l "col" 1 7 206, +C4<010>;
S_0x150e9b8d0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x150e92420;
 .timescale 0 0;
P_0x6000031c0800 .param/l "col" 1 7 206, +C4<011>;
S_0x150e6ad50 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x150e6ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x150e6aec0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x150e6af00 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x150e6af40 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x150e6af80 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x150e6afc0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x150e6b000 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600000fba6f0 .functor BUFZ 256, v0x60000169f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000fba760 .functor BUFZ 256, v0x60000169ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000fba7d0 .functor BUFZ 256, v0x60000169ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000169e2e0_0 .var/i "b", 31 0;
v0x60000169e370 .array "bank_addr", 3 0, 7 0;
v0x60000169e400_0 .net "bank_dma", 1 0, L_0x6000015ae760;  1 drivers
v0x60000169e490_0 .var "bank_dma_d", 1 0;
v0x60000169e520_0 .net "bank_mxu_a", 1 0, L_0x6000015ae580;  1 drivers
v0x60000169e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x60000169e640_0 .net "bank_mxu_o", 1 0, L_0x6000015ae620;  1 drivers
v0x60000169e6d0_0 .net "bank_mxu_w", 1 0, L_0x6000015ae4e0;  1 drivers
v0x60000169e760_0 .var "bank_mxu_w_d", 1 0;
v0x60000169e7f0 .array "bank_rdata", 3 0;
v0x60000169e7f0_0 .net v0x60000169e7f0 0, 255 0, v0x60000169cf30_0; 1 drivers
v0x60000169e7f0_1 .net v0x60000169e7f0 1, 255 0, v0x60000169d440_0; 1 drivers
v0x60000169e7f0_2 .net v0x60000169e7f0 2, 255 0, v0x60000169d950_0; 1 drivers
v0x60000169e7f0_3 .net v0x60000169e7f0 3, 255 0, v0x60000169de60_0; 1 drivers
v0x60000169e880_0 .var "bank_re", 3 0;
v0x60000169e910_0 .net "bank_vpu", 1 0, L_0x6000015ae6c0;  1 drivers
v0x60000169e9a0_0 .var "bank_vpu_d", 1 0;
v0x60000169ea30 .array "bank_wdata", 3 0, 255 0;
v0x60000169eac0_0 .var "bank_we", 3 0;
v0x60000169eb50_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000169ebe0_0 .net "dma_addr", 19 0, v0x600001680e10_0;  alias, 1 drivers
v0x60000169ec70_0 .net "dma_rdata", 255 0, L_0x600000fba7d0;  alias, 1 drivers
v0x60000169ed00_0 .var "dma_rdata_reg", 255 0;
v0x60000169ed90_0 .net "dma_re", 0 0, L_0x600000fba1b0;  alias, 1 drivers
v0x60000169ee20_0 .net "dma_ready", 0 0, L_0x6000015aeda0;  alias, 1 drivers
v0x60000169eeb0_0 .net "dma_wdata", 255 0, L_0x600000fba0d0;  alias, 1 drivers
v0x60000169ef40_0 .net "dma_we", 0 0, L_0x600000fba140;  alias, 1 drivers
v0x60000169efd0_0 .var "grant_dma", 3 0;
v0x60000169f060_0 .var "grant_mxu_a", 3 0;
v0x60000169f0f0_0 .var "grant_mxu_o", 3 0;
v0x60000169f180_0 .var "grant_mxu_w", 3 0;
v0x60000169f210_0 .var "grant_vpu", 3 0;
v0x60000169f2a0_0 .net "mxu_a_addr", 19 0, L_0x6000015ab980;  alias, 1 drivers
v0x60000169f330_0 .net "mxu_a_rdata", 255 0, L_0x600000fba6f0;  alias, 1 drivers
v0x60000169f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000169f450_0 .net "mxu_a_re", 0 0, L_0x6000015aba20;  alias, 1 drivers
v0x60000169f4e0_0 .net "mxu_a_ready", 0 0, L_0x6000015aec60;  alias, 1 drivers
v0x60000169f570_0 .net "mxu_o_addr", 19 0, L_0x6000015abc00;  alias, 1 drivers
v0x60000169f600_0 .net "mxu_o_ready", 0 0, L_0x6000015aed00;  alias, 1 drivers
v0x60000169f690_0 .net "mxu_o_wdata", 255 0, L_0x6000015abde0;  alias, 1 drivers
v0x60000169f720_0 .net "mxu_o_we", 0 0, L_0x600000fb9b90;  alias, 1 drivers
v0x60000169f7b0_0 .net "mxu_w_addr", 19 0, L_0x6000015ab700;  alias, 1 drivers
v0x60000169f840_0 .net "mxu_w_rdata", 255 0, v0x60000169f8d0_0;  alias, 1 drivers
v0x60000169f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000169f960_0 .net "mxu_w_re", 0 0, L_0x6000015ab7a0;  alias, 1 drivers
v0x60000169f9f0_0 .net "mxu_w_ready", 0 0, L_0x6000015aeb20;  alias, 1 drivers
v0x60000169fa80_0 .var "req_dma", 3 0;
v0x60000169fb10_0 .var "req_mxu_a", 3 0;
v0x60000169fba0_0 .var "req_mxu_o", 3 0;
v0x60000169fc30_0 .var "req_mxu_w", 3 0;
v0x60000169fcc0_0 .var "req_vpu", 3 0;
v0x60000169fd50_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x60000169fde0_0 .net "vpu_addr", 19 0, v0x6000016e1710_0;  alias, 1 drivers
v0x60000169fe70_0 .net "vpu_rdata", 255 0, L_0x600000fba760;  alias, 1 drivers
v0x60000169ff00_0 .var "vpu_rdata_reg", 255 0;
v0x6000016e0000_0 .net "vpu_re", 0 0, L_0x600000fb9f80;  alias, 1 drivers
v0x6000016e0090_0 .net "vpu_ready", 0 0, L_0x6000015aebc0;  alias, 1 drivers
v0x6000016e0120_0 .net "vpu_wdata", 255 0, L_0x600000fb9ea0;  alias, 1 drivers
v0x6000016e01b0_0 .net "vpu_we", 0 0, L_0x600000fb9f10;  alias, 1 drivers
v0x6000016e0240_0 .net "word_dma", 7 0, L_0x6000015aea80;  1 drivers
v0x6000016e02d0_0 .net "word_mxu_a", 7 0, L_0x6000015ae8a0;  1 drivers
v0x6000016e0360_0 .net "word_mxu_o", 7 0, L_0x6000015ae940;  1 drivers
v0x6000016e03f0_0 .net "word_mxu_w", 7 0, L_0x6000015ae800;  1 drivers
v0x6000016e0480_0 .net "word_vpu", 7 0, L_0x6000015ae9e0;  1 drivers
E_0x6000031c1000/0 .event anyedge, v0x60000169e760_0, v0x60000169cf30_0, v0x60000169d440_0, v0x60000169d950_0;
E_0x6000031c1000/1 .event anyedge, v0x60000169de60_0, v0x60000169e5b0_0, v0x60000169e9a0_0, v0x60000169e490_0;
E_0x6000031c1000 .event/or E_0x6000031c1000/0, E_0x6000031c1000/1;
E_0x6000031c1080/0 .event anyedge, v0x60000169fc30_0, v0x60000169fb10_0, v0x60000169fba0_0, v0x60000169fcc0_0;
E_0x6000031c1080/1 .event anyedge, v0x60000169fa80_0, v0x60000169f180_0, v0x6000016e03f0_0, v0x60000169f060_0;
E_0x6000031c1080/2 .event anyedge, v0x6000016e02d0_0, v0x60000169f0f0_0, v0x6000016e0360_0, v0x60000169f690_0;
E_0x6000031c1080/3 .event anyedge, v0x60000169f210_0, v0x6000016e0480_0, v0x6000016e0120_0, v0x6000016e01b0_0;
E_0x6000031c1080/4 .event anyedge, v0x6000016e0000_0, v0x60000169efd0_0, v0x6000016e0240_0, v0x6000016810e0_0;
E_0x6000031c1080/5 .event anyedge, v0x600001681200_0, v0x600001680f30_0;
E_0x6000031c1080 .event/or E_0x6000031c1080/0, E_0x6000031c1080/1, E_0x6000031c1080/2, E_0x6000031c1080/3, E_0x6000031c1080/4, E_0x6000031c1080/5;
E_0x6000031c10c0/0 .event anyedge, v0x60000169f960_0, v0x60000169e6d0_0, v0x60000169f450_0, v0x60000169e520_0;
E_0x6000031c10c0/1 .event anyedge, v0x60000169f720_0, v0x60000169e640_0, v0x6000016e01b0_0, v0x6000016e0000_0;
E_0x6000031c10c0/2 .event anyedge, v0x60000169e910_0, v0x600001681200_0, v0x600001680f30_0, v0x60000169e400_0;
E_0x6000031c10c0 .event/or E_0x6000031c10c0/0, E_0x6000031c10c0/1, E_0x6000031c10c0/2;
L_0x6000015adfe0 .part v0x60000169eac0_0, 0, 1;
L_0x6000015ae080 .part v0x60000169e880_0, 0, 1;
L_0x6000015ae120 .part v0x60000169eac0_0, 1, 1;
L_0x6000015ae1c0 .part v0x60000169e880_0, 1, 1;
L_0x6000015ae260 .part v0x60000169eac0_0, 2, 1;
L_0x6000015ae300 .part v0x60000169e880_0, 2, 1;
L_0x6000015ae3a0 .part v0x60000169eac0_0, 3, 1;
L_0x6000015ae440 .part v0x60000169e880_0, 3, 1;
L_0x6000015ae4e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000015ab700 (v0x60000169e0a0_0) S_0x150e9c6b0;
L_0x6000015ae580 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000015ab980 (v0x60000169e0a0_0) S_0x150e9c6b0;
L_0x6000015ae620 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000015abc00 (v0x60000169e0a0_0) S_0x150e9c6b0;
L_0x6000015ae6c0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x6000016e1710_0 (v0x60000169e0a0_0) S_0x150e9c6b0;
L_0x6000015ae760 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600001680e10_0 (v0x60000169e0a0_0) S_0x150e9c6b0;
L_0x6000015ae800 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000015ab700 (v0x60000169e1c0_0) S_0x150e9c820;
L_0x6000015ae8a0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000015ab980 (v0x60000169e1c0_0) S_0x150e9c820;
L_0x6000015ae940 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000015abc00 (v0x60000169e1c0_0) S_0x150e9c820;
L_0x6000015ae9e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x6000016e1710_0 (v0x60000169e1c0_0) S_0x150e9c820;
L_0x6000015aea80 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600001680e10_0 (v0x60000169e1c0_0) S_0x150e9c820;
L_0x6000015aeb20 .part/v v0x60000169f180_0, L_0x6000015ae4e0, 1;
L_0x6000015aec60 .part/v v0x60000169f060_0, L_0x6000015ae580, 1;
L_0x6000015aed00 .part/v v0x60000169f0f0_0, L_0x6000015ae620, 1;
L_0x6000015aebc0 .part/v v0x60000169f210_0, L_0x6000015ae6c0, 1;
L_0x6000015aeda0 .part/v v0x60000169efd0_0, L_0x6000015ae760, 1;
S_0x150e6be70 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x150e6ad50;
 .timescale 0 0;
P_0x6000031c1100 .param/l "i" 1 9 184, +C4<00>;
S_0x150e6bfe0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150e6be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000abb280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000abb2c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000169e370_0 .array/port v0x60000169e370, 0;
v0x60000169ccf0_0 .net "addr", 7 0, v0x60000169e370_0;  1 drivers
v0x60000169cd80_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000169ce10_0 .var/i "i", 31 0;
v0x60000169cea0 .array "mem", 255 0, 255 0;
v0x60000169cf30_0 .var "rdata", 255 0;
v0x60000169cfc0_0 .net "re", 0 0, L_0x6000015ae080;  1 drivers
v0x60000169ea30_0 .array/port v0x60000169ea30, 0;
v0x60000169d050_0 .net "wdata", 255 0, v0x60000169ea30_0;  1 drivers
v0x60000169d0e0_0 .net "we", 0 0, L_0x6000015adfe0;  1 drivers
E_0x6000031c1200 .event posedge, v0x600001680090_0;
S_0x150ea2060 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x150e6ad50;
 .timescale 0 0;
P_0x6000031c1280 .param/l "i" 1 9 184, +C4<01>;
S_0x150ea21d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150ea2060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000abbe00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000abbe40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000169e370_1 .array/port v0x60000169e370, 1;
v0x60000169d200_0 .net "addr", 7 0, v0x60000169e370_1;  1 drivers
v0x60000169d290_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000169d320_0 .var/i "i", 31 0;
v0x60000169d3b0 .array "mem", 255 0, 255 0;
v0x60000169d440_0 .var "rdata", 255 0;
v0x60000169d4d0_0 .net "re", 0 0, L_0x6000015ae1c0;  1 drivers
v0x60000169ea30_1 .array/port v0x60000169ea30, 1;
v0x60000169d560_0 .net "wdata", 255 0, v0x60000169ea30_1;  1 drivers
v0x60000169d5f0_0 .net "we", 0 0, L_0x6000015ae120;  1 drivers
S_0x150ea2340 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x150e6ad50;
 .timescale 0 0;
P_0x6000031c13c0 .param/l "i" 1 9 184, +C4<010>;
S_0x150e9c260 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150ea2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000abbe80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000abbec0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000169e370_2 .array/port v0x60000169e370, 2;
v0x60000169d710_0 .net "addr", 7 0, v0x60000169e370_2;  1 drivers
v0x60000169d7a0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000169d830_0 .var/i "i", 31 0;
v0x60000169d8c0 .array "mem", 255 0, 255 0;
v0x60000169d950_0 .var "rdata", 255 0;
v0x60000169d9e0_0 .net "re", 0 0, L_0x6000015ae300;  1 drivers
v0x60000169ea30_2 .array/port v0x60000169ea30, 2;
v0x60000169da70_0 .net "wdata", 255 0, v0x60000169ea30_2;  1 drivers
v0x60000169db00_0 .net "we", 0 0, L_0x6000015ae260;  1 drivers
S_0x150e9c3d0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x150e6ad50;
 .timescale 0 0;
P_0x6000031c1500 .param/l "i" 1 9 184, +C4<011>;
S_0x150e9c540 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150e9c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000abbf00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600000abbf40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000169e370_3 .array/port v0x60000169e370, 3;
v0x60000169dc20_0 .net "addr", 7 0, v0x60000169e370_3;  1 drivers
v0x60000169dcb0_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x60000169dd40_0 .var/i "i", 31 0;
v0x60000169ddd0 .array "mem", 255 0, 255 0;
v0x60000169de60_0 .var "rdata", 255 0;
v0x60000169def0_0 .net "re", 0 0, L_0x6000015ae440;  1 drivers
v0x60000169ea30_3 .array/port v0x60000169ea30, 3;
v0x60000169df80_0 .net "wdata", 255 0, v0x60000169ea30_3;  1 drivers
v0x60000169e010_0 .net "we", 0 0, L_0x6000015ae3a0;  1 drivers
S_0x150e9c6b0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x150e6ad50;
 .timescale 0 0;
v0x60000169e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x150e9c6b0
TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x60000169e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000169e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x150e9c820 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x150e6ad50;
 .timescale 0 0;
v0x60000169e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x150e9c820
TD_tb_e2e_multi_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x60000169e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x150e9cb90 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x150e6ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x151010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x151010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x151010080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1510100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x151010100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x151010140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x151010180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1510101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x151010200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x151010240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x151010280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1510102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x151010300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x151010340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x151010380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1510103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x151010400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x151010440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x151010480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1510104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x151010500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x151010540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x151010580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1510105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x151010600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x151010640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x151010680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1510106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x151010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000fb9ce0 .functor BUFZ 256, L_0x6000015ad7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000fb9d50 .functor BUFZ 256, L_0x6000015ad900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000fb9dc0 .functor BUFZ 1, v0x6000016e0ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb9ea0 .functor BUFZ 256, v0x6000016e1a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000fb9f10 .functor BUFZ 1, v0x6000016e1b90_0, C4<0>, C4<0>, C4<0>;
L_0x600000fb9f80 .functor BUFZ 1, v0x6000016e18c0_0, C4<0>, C4<0>, C4<0>;
v0x6000016e0510_0 .net *"_ivl_48", 255 0, L_0x6000015ad7c0;  1 drivers
v0x6000016e05a0_0 .net *"_ivl_50", 6 0, L_0x6000015ad860;  1 drivers
L_0x15809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000016e0630_0 .net *"_ivl_53", 1 0, L_0x15809a848;  1 drivers
v0x6000016e06c0_0 .net *"_ivl_56", 255 0, L_0x6000015ad900;  1 drivers
v0x6000016e0750_0 .net *"_ivl_58", 6 0, L_0x6000015ad9a0;  1 drivers
L_0x15809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000016e07e0_0 .net *"_ivl_61", 1 0, L_0x15809a890;  1 drivers
L_0x15809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000016e0870_0 .net/2u *"_ivl_64", 2 0, L_0x15809a8d8;  1 drivers
v0x6000016e0900_0 .var "addr_reg", 19 0;
v0x6000016e0990_0 .var "alu_result", 255 0;
v0x6000016e0a20_0 .net "clk", 0 0, v0x6000016e7720_0;  alias, 1 drivers
v0x6000016e0ab0_0 .net "cmd", 127 0, v0x600001684240_0;  alias, 1 drivers
v0x6000016e0b40_0 .net "cmd_done", 0 0, L_0x600000fb9dc0;  alias, 1 drivers
v0x6000016e0bd0_0 .net "cmd_ready", 0 0, L_0x6000015ada40;  alias, 1 drivers
v0x6000016e0c60_0 .var "cmd_reg", 127 0;
v0x6000016e0cf0_0 .net "cmd_valid", 0 0, L_0x600000fb6760;  alias, 1 drivers
v0x6000016e0d80_0 .net "count", 15 0, L_0x6000015ad720;  1 drivers
v0x6000016e0e10_0 .var "count_reg", 15 0;
v0x6000016e0ea0_0 .var "done_reg", 0 0;
v0x6000016e0f30_0 .var "elem_count", 15 0;
v0x6000016e0fc0_0 .net "imm", 15 0, L_0x6000015ad5e0;  1 drivers
v0x6000016e1050_0 .var "imm_reg", 15 0;
v0x6000016e10e0_0 .var/i "lane", 31 0;
v0x6000016e1170 .array "lane_a", 15 0;
v0x6000016e1170_0 .net v0x6000016e1170 0, 15 0, L_0x6000015abf20; 1 drivers
v0x6000016e1170_1 .net v0x6000016e1170 1, 15 0, L_0x6000015ac000; 1 drivers
v0x6000016e1170_2 .net v0x6000016e1170 2, 15 0, L_0x6000015ac140; 1 drivers
v0x6000016e1170_3 .net v0x6000016e1170 3, 15 0, L_0x6000015ac280; 1 drivers
v0x6000016e1170_4 .net v0x6000016e1170 4, 15 0, L_0x6000015ac3c0; 1 drivers
v0x6000016e1170_5 .net v0x6000016e1170 5, 15 0, L_0x6000015ac500; 1 drivers
v0x6000016e1170_6 .net v0x6000016e1170 6, 15 0, L_0x6000015ac640; 1 drivers
v0x6000016e1170_7 .net v0x6000016e1170 7, 15 0, L_0x6000015ac780; 1 drivers
v0x6000016e1170_8 .net v0x6000016e1170 8, 15 0, L_0x6000015ac8c0; 1 drivers
v0x6000016e1170_9 .net v0x6000016e1170 9, 15 0, L_0x6000015aca00; 1 drivers
v0x6000016e1170_10 .net v0x6000016e1170 10, 15 0, L_0x6000015acbe0; 1 drivers
v0x6000016e1170_11 .net v0x6000016e1170 11, 15 0, L_0x6000015acc80; 1 drivers
v0x6000016e1170_12 .net v0x6000016e1170 12, 15 0, L_0x6000015acdc0; 1 drivers
v0x6000016e1170_13 .net v0x6000016e1170 13, 15 0, L_0x6000015acf00; 1 drivers
v0x6000016e1170_14 .net v0x6000016e1170 14, 15 0, L_0x6000015ad040; 1 drivers
v0x6000016e1170_15 .net v0x6000016e1170 15, 15 0, L_0x6000015ad180; 1 drivers
v0x6000016e1200 .array "lane_b", 15 0;
v0x6000016e1200_0 .net v0x6000016e1200 0, 15 0, L_0x6000015a0640; 1 drivers
v0x6000016e1200_1 .net v0x6000016e1200 1, 15 0, L_0x6000015ac0a0; 1 drivers
v0x6000016e1200_2 .net v0x6000016e1200 2, 15 0, L_0x6000015ac1e0; 1 drivers
v0x6000016e1200_3 .net v0x6000016e1200 3, 15 0, L_0x6000015ac320; 1 drivers
v0x6000016e1200_4 .net v0x6000016e1200 4, 15 0, L_0x6000015ac460; 1 drivers
v0x6000016e1200_5 .net v0x6000016e1200 5, 15 0, L_0x6000015ac5a0; 1 drivers
v0x6000016e1200_6 .net v0x6000016e1200 6, 15 0, L_0x6000015ac6e0; 1 drivers
v0x6000016e1200_7 .net v0x6000016e1200 7, 15 0, L_0x6000015ac820; 1 drivers
v0x6000016e1200_8 .net v0x6000016e1200 8, 15 0, L_0x6000015ac960; 1 drivers
v0x6000016e1200_9 .net v0x6000016e1200 9, 15 0, L_0x6000015acb40; 1 drivers
v0x6000016e1200_10 .net v0x6000016e1200 10, 15 0, L_0x6000015acaa0; 1 drivers
v0x6000016e1200_11 .net v0x6000016e1200 11, 15 0, L_0x6000015acd20; 1 drivers
v0x6000016e1200_12 .net v0x6000016e1200 12, 15 0, L_0x6000015ace60; 1 drivers
v0x6000016e1200_13 .net v0x6000016e1200 13, 15 0, L_0x6000015acfa0; 1 drivers
v0x6000016e1200_14 .net v0x6000016e1200 14, 15 0, L_0x6000015ad0e0; 1 drivers
v0x6000016e1200_15 .net v0x6000016e1200 15, 15 0, L_0x6000015ad220; 1 drivers
v0x6000016e1290 .array "lane_result", 15 0, 15 0;
v0x6000016e1320_0 .net "mem_addr", 19 0, L_0x6000015ad680;  1 drivers
v0x6000016e13b0_0 .var "mem_addr_reg", 19 0;
v0x6000016e1440_0 .net "opcode", 7 0, L_0x6000015ad2c0;  1 drivers
v0x6000016e14d0_0 .var "reduce_result", 15 0;
v0x6000016e1560 .array "reduce_tree", 79 0, 15 0;
v0x6000016e15f0_0 .net "rst_n", 0 0, v0x6000016e8120_0;  alias, 1 drivers
v0x6000016e1680_0 .net "sram_addr", 19 0, v0x6000016e1710_0;  alias, 1 drivers
v0x6000016e1710_0 .var "sram_addr_reg", 19 0;
v0x6000016e17a0_0 .net "sram_rdata", 255 0, L_0x600000fba760;  alias, 1 drivers
v0x6000016e1830_0 .net "sram_re", 0 0, L_0x600000fb9f80;  alias, 1 drivers
v0x6000016e18c0_0 .var "sram_re_reg", 0 0;
v0x6000016e1950_0 .net "sram_ready", 0 0, L_0x6000015aebc0;  alias, 1 drivers
v0x6000016e19e0_0 .net "sram_wdata", 255 0, L_0x600000fb9ea0;  alias, 1 drivers
v0x6000016e1a70_0 .var "sram_wdata_reg", 255 0;
v0x6000016e1b00_0 .net "sram_we", 0 0, L_0x600000fb9f10;  alias, 1 drivers
v0x6000016e1b90_0 .var "sram_we_reg", 0 0;
v0x6000016e1c20_0 .var/i "stage", 31 0;
v0x6000016e1cb0_0 .var "state", 2 0;
v0x6000016e1d40_0 .net "subop", 7 0, L_0x6000015ad360;  1 drivers
v0x6000016e1dd0_0 .var "subop_reg", 7 0;
v0x6000016e1e60_0 .net "vd", 4 0, L_0x6000015ad400;  1 drivers
v0x6000016e1ef0_0 .var "vd_reg", 4 0;
v0x6000016e1f80 .array "vrf", 31 0, 255 0;
v0x6000016e2010_0 .net "vs1", 4 0, L_0x6000015ad4a0;  1 drivers
v0x6000016e20a0_0 .net "vs1_data", 255 0, L_0x600000fb9ce0;  1 drivers
v0x6000016e2130_0 .var "vs1_reg", 4 0;
v0x6000016e21c0_0 .net "vs2", 4 0, L_0x6000015ad540;  1 drivers
v0x6000016e2250_0 .net "vs2_data", 255 0, L_0x600000fb9d50;  1 drivers
v0x6000016e22e0_0 .var "vs2_reg", 4 0;
E_0x6000031c1e00/0 .event anyedge, v0x6000016e1170_0, v0x6000016e1170_1, v0x6000016e1170_2, v0x6000016e1170_3;
E_0x6000031c1e00/1 .event anyedge, v0x6000016e1170_4, v0x6000016e1170_5, v0x6000016e1170_6, v0x6000016e1170_7;
E_0x6000031c1e00/2 .event anyedge, v0x6000016e1170_8, v0x6000016e1170_9, v0x6000016e1170_10, v0x6000016e1170_11;
E_0x6000031c1e00/3 .event anyedge, v0x6000016e1170_12, v0x6000016e1170_13, v0x6000016e1170_14, v0x6000016e1170_15;
v0x6000016e1560_0 .array/port v0x6000016e1560, 0;
v0x6000016e1560_1 .array/port v0x6000016e1560, 1;
v0x6000016e1560_2 .array/port v0x6000016e1560, 2;
E_0x6000031c1e00/4 .event anyedge, v0x6000016e1dd0_0, v0x6000016e1560_0, v0x6000016e1560_1, v0x6000016e1560_2;
v0x6000016e1560_3 .array/port v0x6000016e1560, 3;
v0x6000016e1560_4 .array/port v0x6000016e1560, 4;
v0x6000016e1560_5 .array/port v0x6000016e1560, 5;
v0x6000016e1560_6 .array/port v0x6000016e1560, 6;
E_0x6000031c1e00/5 .event anyedge, v0x6000016e1560_3, v0x6000016e1560_4, v0x6000016e1560_5, v0x6000016e1560_6;
v0x6000016e1560_7 .array/port v0x6000016e1560, 7;
v0x6000016e1560_8 .array/port v0x6000016e1560, 8;
v0x6000016e1560_9 .array/port v0x6000016e1560, 9;
v0x6000016e1560_10 .array/port v0x6000016e1560, 10;
E_0x6000031c1e00/6 .event anyedge, v0x6000016e1560_7, v0x6000016e1560_8, v0x6000016e1560_9, v0x6000016e1560_10;
v0x6000016e1560_11 .array/port v0x6000016e1560, 11;
v0x6000016e1560_12 .array/port v0x6000016e1560, 12;
v0x6000016e1560_13 .array/port v0x6000016e1560, 13;
v0x6000016e1560_14 .array/port v0x6000016e1560, 14;
E_0x6000031c1e00/7 .event anyedge, v0x6000016e1560_11, v0x6000016e1560_12, v0x6000016e1560_13, v0x6000016e1560_14;
v0x6000016e1560_15 .array/port v0x6000016e1560, 15;
v0x6000016e1560_16 .array/port v0x6000016e1560, 16;
v0x6000016e1560_17 .array/port v0x6000016e1560, 17;
v0x6000016e1560_18 .array/port v0x6000016e1560, 18;
E_0x6000031c1e00/8 .event anyedge, v0x6000016e1560_15, v0x6000016e1560_16, v0x6000016e1560_17, v0x6000016e1560_18;
v0x6000016e1560_19 .array/port v0x6000016e1560, 19;
v0x6000016e1560_20 .array/port v0x6000016e1560, 20;
v0x6000016e1560_21 .array/port v0x6000016e1560, 21;
v0x6000016e1560_22 .array/port v0x6000016e1560, 22;
E_0x6000031c1e00/9 .event anyedge, v0x6000016e1560_19, v0x6000016e1560_20, v0x6000016e1560_21, v0x6000016e1560_22;
v0x6000016e1560_23 .array/port v0x6000016e1560, 23;
v0x6000016e1560_24 .array/port v0x6000016e1560, 24;
v0x6000016e1560_25 .array/port v0x6000016e1560, 25;
v0x6000016e1560_26 .array/port v0x6000016e1560, 26;
E_0x6000031c1e00/10 .event anyedge, v0x6000016e1560_23, v0x6000016e1560_24, v0x6000016e1560_25, v0x6000016e1560_26;
v0x6000016e1560_27 .array/port v0x6000016e1560, 27;
v0x6000016e1560_28 .array/port v0x6000016e1560, 28;
v0x6000016e1560_29 .array/port v0x6000016e1560, 29;
v0x6000016e1560_30 .array/port v0x6000016e1560, 30;
E_0x6000031c1e00/11 .event anyedge, v0x6000016e1560_27, v0x6000016e1560_28, v0x6000016e1560_29, v0x6000016e1560_30;
v0x6000016e1560_31 .array/port v0x6000016e1560, 31;
v0x6000016e1560_32 .array/port v0x6000016e1560, 32;
v0x6000016e1560_33 .array/port v0x6000016e1560, 33;
v0x6000016e1560_34 .array/port v0x6000016e1560, 34;
E_0x6000031c1e00/12 .event anyedge, v0x6000016e1560_31, v0x6000016e1560_32, v0x6000016e1560_33, v0x6000016e1560_34;
v0x6000016e1560_35 .array/port v0x6000016e1560, 35;
v0x6000016e1560_36 .array/port v0x6000016e1560, 36;
v0x6000016e1560_37 .array/port v0x6000016e1560, 37;
v0x6000016e1560_38 .array/port v0x6000016e1560, 38;
E_0x6000031c1e00/13 .event anyedge, v0x6000016e1560_35, v0x6000016e1560_36, v0x6000016e1560_37, v0x6000016e1560_38;
v0x6000016e1560_39 .array/port v0x6000016e1560, 39;
v0x6000016e1560_40 .array/port v0x6000016e1560, 40;
v0x6000016e1560_41 .array/port v0x6000016e1560, 41;
v0x6000016e1560_42 .array/port v0x6000016e1560, 42;
E_0x6000031c1e00/14 .event anyedge, v0x6000016e1560_39, v0x6000016e1560_40, v0x6000016e1560_41, v0x6000016e1560_42;
v0x6000016e1560_43 .array/port v0x6000016e1560, 43;
v0x6000016e1560_44 .array/port v0x6000016e1560, 44;
v0x6000016e1560_45 .array/port v0x6000016e1560, 45;
v0x6000016e1560_46 .array/port v0x6000016e1560, 46;
E_0x6000031c1e00/15 .event anyedge, v0x6000016e1560_43, v0x6000016e1560_44, v0x6000016e1560_45, v0x6000016e1560_46;
v0x6000016e1560_47 .array/port v0x6000016e1560, 47;
v0x6000016e1560_48 .array/port v0x6000016e1560, 48;
v0x6000016e1560_49 .array/port v0x6000016e1560, 49;
v0x6000016e1560_50 .array/port v0x6000016e1560, 50;
E_0x6000031c1e00/16 .event anyedge, v0x6000016e1560_47, v0x6000016e1560_48, v0x6000016e1560_49, v0x6000016e1560_50;
v0x6000016e1560_51 .array/port v0x6000016e1560, 51;
v0x6000016e1560_52 .array/port v0x6000016e1560, 52;
v0x6000016e1560_53 .array/port v0x6000016e1560, 53;
v0x6000016e1560_54 .array/port v0x6000016e1560, 54;
E_0x6000031c1e00/17 .event anyedge, v0x6000016e1560_51, v0x6000016e1560_52, v0x6000016e1560_53, v0x6000016e1560_54;
v0x6000016e1560_55 .array/port v0x6000016e1560, 55;
v0x6000016e1560_56 .array/port v0x6000016e1560, 56;
v0x6000016e1560_57 .array/port v0x6000016e1560, 57;
v0x6000016e1560_58 .array/port v0x6000016e1560, 58;
E_0x6000031c1e00/18 .event anyedge, v0x6000016e1560_55, v0x6000016e1560_56, v0x6000016e1560_57, v0x6000016e1560_58;
v0x6000016e1560_59 .array/port v0x6000016e1560, 59;
v0x6000016e1560_60 .array/port v0x6000016e1560, 60;
v0x6000016e1560_61 .array/port v0x6000016e1560, 61;
v0x6000016e1560_62 .array/port v0x6000016e1560, 62;
E_0x6000031c1e00/19 .event anyedge, v0x6000016e1560_59, v0x6000016e1560_60, v0x6000016e1560_61, v0x6000016e1560_62;
v0x6000016e1560_63 .array/port v0x6000016e1560, 63;
v0x6000016e1560_64 .array/port v0x6000016e1560, 64;
v0x6000016e1560_65 .array/port v0x6000016e1560, 65;
v0x6000016e1560_66 .array/port v0x6000016e1560, 66;
E_0x6000031c1e00/20 .event anyedge, v0x6000016e1560_63, v0x6000016e1560_64, v0x6000016e1560_65, v0x6000016e1560_66;
v0x6000016e1560_67 .array/port v0x6000016e1560, 67;
v0x6000016e1560_68 .array/port v0x6000016e1560, 68;
v0x6000016e1560_69 .array/port v0x6000016e1560, 69;
v0x6000016e1560_70 .array/port v0x6000016e1560, 70;
E_0x6000031c1e00/21 .event anyedge, v0x6000016e1560_67, v0x6000016e1560_68, v0x6000016e1560_69, v0x6000016e1560_70;
v0x6000016e1560_71 .array/port v0x6000016e1560, 71;
v0x6000016e1560_72 .array/port v0x6000016e1560, 72;
v0x6000016e1560_73 .array/port v0x6000016e1560, 73;
v0x6000016e1560_74 .array/port v0x6000016e1560, 74;
E_0x6000031c1e00/22 .event anyedge, v0x6000016e1560_71, v0x6000016e1560_72, v0x6000016e1560_73, v0x6000016e1560_74;
v0x6000016e1560_75 .array/port v0x6000016e1560, 75;
v0x6000016e1560_76 .array/port v0x6000016e1560, 76;
v0x6000016e1560_77 .array/port v0x6000016e1560, 77;
v0x6000016e1560_78 .array/port v0x6000016e1560, 78;
E_0x6000031c1e00/23 .event anyedge, v0x6000016e1560_75, v0x6000016e1560_76, v0x6000016e1560_77, v0x6000016e1560_78;
v0x6000016e1560_79 .array/port v0x6000016e1560, 79;
E_0x6000031c1e00/24 .event anyedge, v0x6000016e1560_79;
E_0x6000031c1e00 .event/or E_0x6000031c1e00/0, E_0x6000031c1e00/1, E_0x6000031c1e00/2, E_0x6000031c1e00/3, E_0x6000031c1e00/4, E_0x6000031c1e00/5, E_0x6000031c1e00/6, E_0x6000031c1e00/7, E_0x6000031c1e00/8, E_0x6000031c1e00/9, E_0x6000031c1e00/10, E_0x6000031c1e00/11, E_0x6000031c1e00/12, E_0x6000031c1e00/13, E_0x6000031c1e00/14, E_0x6000031c1e00/15, E_0x6000031c1e00/16, E_0x6000031c1e00/17, E_0x6000031c1e00/18, E_0x6000031c1e00/19, E_0x6000031c1e00/20, E_0x6000031c1e00/21, E_0x6000031c1e00/22, E_0x6000031c1e00/23, E_0x6000031c1e00/24;
L_0x6000015abf20 .part L_0x600000fb9ce0, 0, 16;
L_0x6000015a0640 .part L_0x600000fb9d50, 0, 16;
L_0x6000015ac000 .part L_0x600000fb9ce0, 16, 16;
L_0x6000015ac0a0 .part L_0x600000fb9d50, 16, 16;
L_0x6000015ac140 .part L_0x600000fb9ce0, 32, 16;
L_0x6000015ac1e0 .part L_0x600000fb9d50, 32, 16;
L_0x6000015ac280 .part L_0x600000fb9ce0, 48, 16;
L_0x6000015ac320 .part L_0x600000fb9d50, 48, 16;
L_0x6000015ac3c0 .part L_0x600000fb9ce0, 64, 16;
L_0x6000015ac460 .part L_0x600000fb9d50, 64, 16;
L_0x6000015ac500 .part L_0x600000fb9ce0, 80, 16;
L_0x6000015ac5a0 .part L_0x600000fb9d50, 80, 16;
L_0x6000015ac640 .part L_0x600000fb9ce0, 96, 16;
L_0x6000015ac6e0 .part L_0x600000fb9d50, 96, 16;
L_0x6000015ac780 .part L_0x600000fb9ce0, 112, 16;
L_0x6000015ac820 .part L_0x600000fb9d50, 112, 16;
L_0x6000015ac8c0 .part L_0x600000fb9ce0, 128, 16;
L_0x6000015ac960 .part L_0x600000fb9d50, 128, 16;
L_0x6000015aca00 .part L_0x600000fb9ce0, 144, 16;
L_0x6000015acb40 .part L_0x600000fb9d50, 144, 16;
L_0x6000015acbe0 .part L_0x600000fb9ce0, 160, 16;
L_0x6000015acaa0 .part L_0x600000fb9d50, 160, 16;
L_0x6000015acc80 .part L_0x600000fb9ce0, 176, 16;
L_0x6000015acd20 .part L_0x600000fb9d50, 176, 16;
L_0x6000015acdc0 .part L_0x600000fb9ce0, 192, 16;
L_0x6000015ace60 .part L_0x600000fb9d50, 192, 16;
L_0x6000015acf00 .part L_0x600000fb9ce0, 208, 16;
L_0x6000015acfa0 .part L_0x600000fb9d50, 208, 16;
L_0x6000015ad040 .part L_0x600000fb9ce0, 224, 16;
L_0x6000015ad0e0 .part L_0x600000fb9d50, 224, 16;
L_0x6000015ad180 .part L_0x600000fb9ce0, 240, 16;
L_0x6000015ad220 .part L_0x600000fb9d50, 240, 16;
L_0x6000015ad2c0 .part v0x600001684240_0, 120, 8;
L_0x6000015ad360 .part v0x600001684240_0, 112, 8;
L_0x6000015ad400 .part v0x600001684240_0, 107, 5;
L_0x6000015ad4a0 .part v0x600001684240_0, 102, 5;
L_0x6000015ad540 .part v0x600001684240_0, 97, 5;
L_0x6000015ad5e0 .part v0x600001684240_0, 32, 16;
L_0x6000015ad680 .part v0x600001684240_0, 76, 20;
L_0x6000015ad720 .part v0x600001684240_0, 48, 16;
L_0x6000015ad7c0 .array/port v0x6000016e1f80, L_0x6000015ad860;
L_0x6000015ad860 .concat [ 5 2 0 0], v0x6000016e2130_0, L_0x15809a848;
L_0x6000015ad900 .array/port v0x6000016e1f80, L_0x6000015ad9a0;
L_0x6000015ad9a0 .concat [ 5 2 0 0], v0x6000016e22e0_0, L_0x15809a890;
L_0x6000015ada40 .cmp/eq 3, v0x6000016e1cb0_0, L_0x15809a8d8;
S_0x150e9d010 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c1e40 .param/l "i" 1 10 137, +C4<00>;
v0x6000016e1290_0 .array/port v0x6000016e1290, 0;
v0x6000016e1290_1 .array/port v0x6000016e1290, 1;
v0x6000016e1290_2 .array/port v0x6000016e1290, 2;
v0x6000016e1290_3 .array/port v0x6000016e1290, 3;
E_0x6000031c1ec0/0 .event anyedge, v0x6000016e1290_0, v0x6000016e1290_1, v0x6000016e1290_2, v0x6000016e1290_3;
v0x6000016e1290_4 .array/port v0x6000016e1290, 4;
v0x6000016e1290_5 .array/port v0x6000016e1290, 5;
v0x6000016e1290_6 .array/port v0x6000016e1290, 6;
v0x6000016e1290_7 .array/port v0x6000016e1290, 7;
E_0x6000031c1ec0/1 .event anyedge, v0x6000016e1290_4, v0x6000016e1290_5, v0x6000016e1290_6, v0x6000016e1290_7;
v0x6000016e1290_8 .array/port v0x6000016e1290, 8;
v0x6000016e1290_9 .array/port v0x6000016e1290, 9;
v0x6000016e1290_10 .array/port v0x6000016e1290, 10;
v0x6000016e1290_11 .array/port v0x6000016e1290, 11;
E_0x6000031c1ec0/2 .event anyedge, v0x6000016e1290_8, v0x6000016e1290_9, v0x6000016e1290_10, v0x6000016e1290_11;
v0x6000016e1290_12 .array/port v0x6000016e1290, 12;
v0x6000016e1290_13 .array/port v0x6000016e1290, 13;
v0x6000016e1290_14 .array/port v0x6000016e1290, 14;
v0x6000016e1290_15 .array/port v0x6000016e1290, 15;
E_0x6000031c1ec0/3 .event anyedge, v0x6000016e1290_12, v0x6000016e1290_13, v0x6000016e1290_14, v0x6000016e1290_15;
E_0x6000031c1ec0 .event/or E_0x6000031c1ec0/0, E_0x6000031c1ec0/1, E_0x6000031c1ec0/2, E_0x6000031c1ec0/3;
E_0x6000031c1f00/0 .event anyedge, v0x6000016e1dd0_0, v0x6000016e1170_0, v0x6000016e1170_1, v0x6000016e1170_2;
E_0x6000031c1f00/1 .event anyedge, v0x6000016e1170_3, v0x6000016e1170_4, v0x6000016e1170_5, v0x6000016e1170_6;
E_0x6000031c1f00/2 .event anyedge, v0x6000016e1170_7, v0x6000016e1170_8, v0x6000016e1170_9, v0x6000016e1170_10;
E_0x6000031c1f00/3 .event anyedge, v0x6000016e1170_11, v0x6000016e1170_12, v0x6000016e1170_13, v0x6000016e1170_14;
E_0x6000031c1f00/4 .event anyedge, v0x6000016e1170_15, v0x6000016e1200_0, v0x6000016e1200_1, v0x6000016e1200_2;
E_0x6000031c1f00/5 .event anyedge, v0x6000016e1200_3, v0x6000016e1200_4, v0x6000016e1200_5, v0x6000016e1200_6;
E_0x6000031c1f00/6 .event anyedge, v0x6000016e1200_7, v0x6000016e1200_8, v0x6000016e1200_9, v0x6000016e1200_10;
E_0x6000031c1f00/7 .event anyedge, v0x6000016e1200_11, v0x6000016e1200_12, v0x6000016e1200_13, v0x6000016e1200_14;
E_0x6000031c1f00/8 .event anyedge, v0x6000016e1200_15, v0x6000016e1050_0;
E_0x6000031c1f00 .event/or E_0x6000031c1f00/0, E_0x6000031c1f00/1, E_0x6000031c1f00/2, E_0x6000031c1f00/3, E_0x6000031c1f00/4, E_0x6000031c1f00/5, E_0x6000031c1f00/6, E_0x6000031c1f00/7, E_0x6000031c1f00/8;
S_0x150e9d180 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c1f40 .param/l "i" 1 10 137, +C4<01>;
S_0x150e9d2f0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c1fc0 .param/l "i" 1 10 137, +C4<010>;
S_0x150e9d460 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2040 .param/l "i" 1 10 137, +C4<011>;
S_0x150e9d5d0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2100 .param/l "i" 1 10 137, +C4<0100>;
S_0x150e9d740 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2180 .param/l "i" 1 10 137, +C4<0101>;
S_0x150e9d8b0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2200 .param/l "i" 1 10 137, +C4<0110>;
S_0x150e9da20 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2280 .param/l "i" 1 10 137, +C4<0111>;
S_0x150e9db90 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c20c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x150e9dd00 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2340 .param/l "i" 1 10 137, +C4<01001>;
S_0x150e9de70 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c23c0 .param/l "i" 1 10 137, +C4<01010>;
S_0x150e9dfe0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2440 .param/l "i" 1 10 137, +C4<01011>;
S_0x150e9e150 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c24c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x150e9e2c0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2540 .param/l "i" 1 10 137, +C4<01101>;
S_0x150e9e430 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c25c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x150e9e5a0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x150e9cb90;
 .timescale 0 0;
P_0x6000031c2640 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x150e6c9d0;
T_2 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001683ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001683a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001683b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016839f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001683690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001683a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001683a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001683a80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000016842d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001683b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600001683b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001683b10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000016829a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000016839f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000016839f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000016839f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600001683840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600001683720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600001683a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001683a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600001684480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001684360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600001683b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001683b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600001682b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600001682a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000016839f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000016839f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150e6c9d0;
T_3 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001683ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001683210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000016833c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001682f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016830f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001683600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001683840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001684240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001684480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001682910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001684090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016826d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001682760_0, 0;
    %fork t_1, S_0x150e6c590;
    %jmp t_0;
    .scope S_0x150e6c590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001681440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600001681440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001681440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001683450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001681440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001683330, 0, 4;
    %load/vec4 v0x600001681440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001681440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x150e6c9d0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001683840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600001683720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001683840_0, 0;
T_3.4 ;
    %load/vec4 v0x600001684480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001684360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001684480_0, 0;
T_3.7 ;
    %load/vec4 v0x600001682b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600001682a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016830f0_0, 0;
    %load/vec4 v0x600001683d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600001683c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600001683cc0_0;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000016833c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600001683960_0;
    %assign/vec4 v0x600001682f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016830f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600001683180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001682fd0_0;
    %assign/vec4 v0x600001683210_0, 0;
    %load/vec4 v0x600001682fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000016826d0_0, 0;
    %load/vec4 v0x600001682fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001682760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000016826d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001682d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001683450, 0, 4;
    %load/vec4 v0x600001683210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001683330, 0, 4;
    %load/vec4 v0x6000016833c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000016833c0_0, 0;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001682d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001683330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001683330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001683330, 0, 4;
    %load/vec4 v0x6000016833c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001683450, 4;
    %assign/vec4 v0x600001683960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000016833c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000016833c0_0, 0;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001682d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001684090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600001682520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001682c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600001682520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000016826d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600001683210_0;
    %assign/vec4 v0x600001683600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001683840_0, 0;
    %load/vec4 v0x600001683720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600001683210_0;
    %assign/vec4 v0x600001684240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001684480_0, 0;
    %load/vec4 v0x600001684360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600001683210_0;
    %assign/vec4 v0x600001682910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001682b50_0, 0;
    %load/vec4 v0x600001682a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600001682760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000016834e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001684120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000016827f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600001682520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001683e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001684090_0, 0;
    %load/vec4 v0x600001683960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600001683c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600001683cc0_0;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000016833c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600001683c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001682d90_0, 0;
    %load/vec4 v0x600001683cc0_0;
    %assign/vec4 v0x600001683960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000016833c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001683d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x150e75860;
T_4 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001684870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000169c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169c7e0, 4;
    %assign/vec4 v0x600001684870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x150e70bc0;
T_5 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001684ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001684ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001684ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684a20, 0, 4;
    %load/vec4 v0x600001684ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001684ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001684b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000169c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001684ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001684ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001684ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001684a20, 4;
    %ix/getv/s 3, v0x600001684ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684a20, 0, 4;
    %load/vec4 v0x600001684ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001684ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001684a20, 4;
    %assign/vec4 v0x600001684b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x150e20760;
T_6 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001684d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001684d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001684d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684cf0, 0, 4;
    %load/vec4 v0x600001684d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001684d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001684e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000169c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001684d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001684d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001684d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001684cf0, 4;
    %ix/getv/s 3, v0x600001684d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684cf0, 0, 4;
    %load/vec4 v0x600001684d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001684d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001684cf0, 4;
    %assign/vec4 v0x600001684e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x150e0baa0;
T_7 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001685050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001685050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001685050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684fc0, 0, 4;
    %load/vec4 v0x600001685050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001685050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016850e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000169c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001685050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001685050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001685050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001684fc0, 4;
    %ix/getv/s 3, v0x600001685050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684fc0, 0, 4;
    %load/vec4 v0x600001685050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001685050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001684fc0, 4;
    %assign/vec4 v0x6000016850e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x150e19db0;
T_8 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001685b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001685d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001685680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016855f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001685b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000016858c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001685cb0_0;
    %assign/vec4 v0x600001685d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600001685830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001685560_0;
    %assign/vec4 v0x600001685680_0, 0;
    %load/vec4 v0x600001685680_0;
    %assign/vec4 v0x6000016855f0_0, 0;
    %load/vec4 v0x600001685710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000016859e0_0;
    %assign/vec4 v0x600001685b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001685a70_0;
    %load/vec4 v0x6000016859e0_0;
    %add;
    %assign/vec4 v0x600001685b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x150e1c210;
T_9 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016870f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016872a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001686be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001686b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001687060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001686e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001687210_0;
    %assign/vec4 v0x6000016872a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600001686d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001686ac0_0;
    %assign/vec4 v0x600001686be0_0, 0;
    %load/vec4 v0x600001686be0_0;
    %assign/vec4 v0x600001686b50_0, 0;
    %load/vec4 v0x600001686c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600001686f40_0;
    %assign/vec4 v0x600001687060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600001686fd0_0;
    %load/vec4 v0x600001686f40_0;
    %add;
    %assign/vec4 v0x600001687060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x150e100b0;
T_10 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016886c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001688870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016881b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001688120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001688630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000016883f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000016887e0_0;
    %assign/vec4 v0x600001688870_0, 0;
T_10.2 ;
    %load/vec4 v0x600001688360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001688090_0;
    %assign/vec4 v0x6000016881b0_0, 0;
    %load/vec4 v0x6000016881b0_0;
    %assign/vec4 v0x600001688120_0, 0;
    %load/vec4 v0x600001688240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001688510_0;
    %assign/vec4 v0x600001688630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000016885a0_0;
    %load/vec4 v0x600001688510_0;
    %add;
    %assign/vec4 v0x600001688630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x150e04c80;
T_11 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001689c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001689dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001689710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001689680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001689b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001689950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001689d40_0;
    %assign/vec4 v0x600001689dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000016898c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000016895f0_0;
    %assign/vec4 v0x600001689710_0, 0;
    %load/vec4 v0x600001689710_0;
    %assign/vec4 v0x600001689680_0, 0;
    %load/vec4 v0x6000016897a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001689a70_0;
    %assign/vec4 v0x600001689b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001689b00_0;
    %load/vec4 v0x600001689a70_0;
    %add;
    %assign/vec4 v0x600001689b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x150e98ee0;
T_12 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000168b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000168b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000168aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000168b2a0_0;
    %assign/vec4 v0x60000168b330_0, 0;
T_12.2 ;
    %load/vec4 v0x60000168ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000168ab50_0;
    %assign/vec4 v0x60000168ac70_0, 0;
    %load/vec4 v0x60000168ac70_0;
    %assign/vec4 v0x60000168abe0_0, 0;
    %load/vec4 v0x60000168ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000168afd0_0;
    %assign/vec4 v0x60000168b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000168b060_0;
    %load/vec4 v0x60000168afd0_0;
    %add;
    %assign/vec4 v0x60000168b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x150e93520;
T_13 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000168c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000168c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000168c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60000168c870_0;
    %assign/vec4 v0x60000168c900_0, 0;
T_13.2 ;
    %load/vec4 v0x60000168c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000168c120_0;
    %assign/vec4 v0x60000168c240_0, 0;
    %load/vec4 v0x60000168c240_0;
    %assign/vec4 v0x60000168c1b0_0, 0;
    %load/vec4 v0x60000168c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x60000168c5a0_0;
    %assign/vec4 v0x60000168c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x60000168c630_0;
    %load/vec4 v0x60000168c5a0_0;
    %add;
    %assign/vec4 v0x60000168c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x150e90ed0;
T_14 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000168dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000168dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000168d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60000168ddd0_0;
    %assign/vec4 v0x60000168de60_0, 0;
T_14.2 ;
    %load/vec4 v0x60000168d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x60000168d680_0;
    %assign/vec4 v0x60000168d7a0_0, 0;
    %load/vec4 v0x60000168d7a0_0;
    %assign/vec4 v0x60000168d710_0, 0;
    %load/vec4 v0x60000168d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000168db00_0;
    %assign/vec4 v0x60000168dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000168db90_0;
    %load/vec4 v0x60000168db00_0;
    %add;
    %assign/vec4 v0x60000168dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x150e8e880;
T_15 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000168f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000168ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000168f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000168ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000168f330_0;
    %assign/vec4 v0x60000168f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x60000168eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000168ebe0_0;
    %assign/vec4 v0x60000168ed00_0, 0;
    %load/vec4 v0x60000168ed00_0;
    %assign/vec4 v0x60000168ec70_0, 0;
    %load/vec4 v0x60000168ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000168f060_0;
    %assign/vec4 v0x60000168f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000168f0f0_0;
    %load/vec4 v0x60000168f060_0;
    %add;
    %assign/vec4 v0x60000168f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x150e8c3a0;
T_16 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001690990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016902d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001690240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001690750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001690510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001690900_0;
    %assign/vec4 v0x600001690990_0, 0;
T_16.2 ;
    %load/vec4 v0x600001690480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000016901b0_0;
    %assign/vec4 v0x6000016902d0_0, 0;
    %load/vec4 v0x6000016902d0_0;
    %assign/vec4 v0x600001690240_0, 0;
    %load/vec4 v0x600001690360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600001690630_0;
    %assign/vec4 v0x600001690750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000016906c0_0;
    %load/vec4 v0x600001690630_0;
    %add;
    %assign/vec4 v0x600001690750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x150e89d50;
T_17 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001691d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001691ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001691830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016917a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001691cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001691a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001691e60_0;
    %assign/vec4 v0x600001691ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000016919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001691710_0;
    %assign/vec4 v0x600001691830_0, 0;
    %load/vec4 v0x600001691830_0;
    %assign/vec4 v0x6000016917a0_0, 0;
    %load/vec4 v0x6000016918c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600001691b90_0;
    %assign/vec4 v0x600001691cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600001691c20_0;
    %load/vec4 v0x600001691b90_0;
    %add;
    %assign/vec4 v0x600001691cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x150e87700;
T_18 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016932a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001693450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001692d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001692d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001693210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001692fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000016933c0_0;
    %assign/vec4 v0x600001693450_0, 0;
T_18.2 ;
    %load/vec4 v0x600001692f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001692c70_0;
    %assign/vec4 v0x600001692d90_0, 0;
    %load/vec4 v0x600001692d90_0;
    %assign/vec4 v0x600001692d00_0, 0;
    %load/vec4 v0x600001692e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000016930f0_0;
    %assign/vec4 v0x600001693210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001693180_0;
    %load/vec4 v0x6000016930f0_0;
    %add;
    %assign/vec4 v0x600001693210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x150e850b0;
T_19 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001694870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001694a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001694360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016942d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000016947e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000016945a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001694990_0;
    %assign/vec4 v0x600001694a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600001694510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001694240_0;
    %assign/vec4 v0x600001694360_0, 0;
    %load/vec4 v0x600001694360_0;
    %assign/vec4 v0x6000016942d0_0, 0;
    %load/vec4 v0x6000016943f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000016946c0_0;
    %assign/vec4 v0x6000016947e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001694750_0;
    %load/vec4 v0x6000016946c0_0;
    %add;
    %assign/vec4 v0x6000016947e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x150e802a0;
T_20 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001695dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001695f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016958c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001695830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001695d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001695b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001695ef0_0;
    %assign/vec4 v0x600001695f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600001695a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000016957a0_0;
    %assign/vec4 v0x6000016958c0_0, 0;
    %load/vec4 v0x6000016958c0_0;
    %assign/vec4 v0x600001695830_0, 0;
    %load/vec4 v0x600001695950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001695c20_0;
    %assign/vec4 v0x600001695d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001695cb0_0;
    %load/vec4 v0x600001695c20_0;
    %add;
    %assign/vec4 v0x600001695d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x150e7dc50;
T_21 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001697330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016974e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001696e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001696d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000016972a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001697060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001697450_0;
    %assign/vec4 v0x6000016974e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600001696fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001696d00_0;
    %assign/vec4 v0x600001696e20_0, 0;
    %load/vec4 v0x600001696e20_0;
    %assign/vec4 v0x600001696d90_0, 0;
    %load/vec4 v0x600001696eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001697180_0;
    %assign/vec4 v0x6000016972a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001697210_0;
    %load/vec4 v0x600001697180_0;
    %add;
    %assign/vec4 v0x6000016972a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x150e7b600;
T_22 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001698900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001698ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016983f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001698360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001698870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001698630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001698a20_0;
    %assign/vec4 v0x600001698ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000016985a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000016982d0_0;
    %assign/vec4 v0x6000016983f0_0, 0;
    %load/vec4 v0x6000016983f0_0;
    %assign/vec4 v0x600001698360_0, 0;
    %load/vec4 v0x600001698480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001698750_0;
    %assign/vec4 v0x600001698870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000016987e0_0;
    %load/vec4 v0x600001698750_0;
    %add;
    %assign/vec4 v0x600001698870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x150e74310;
T_23 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001699e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000169a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001699950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016998c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001699dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001699b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001699f80_0;
    %assign/vec4 v0x60000169a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600001699b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001699830_0;
    %assign/vec4 v0x600001699950_0, 0;
    %load/vec4 v0x600001699950_0;
    %assign/vec4 v0x6000016998c0_0, 0;
    %load/vec4 v0x6000016999e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001699cb0_0;
    %assign/vec4 v0x600001699dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001699d40_0;
    %load/vec4 v0x600001699cb0_0;
    %add;
    %assign/vec4 v0x600001699dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x150e88ae0;
T_24 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016845a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000016845a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000016845a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684510, 0, 4;
    %load/vec4 v0x6000016845a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016845a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000169c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000016845a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000016845a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000016845a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001684510, 4;
    %ix/getv/s 3, v0x6000016845a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684510, 0, 4;
    %load/vec4 v0x6000016845a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016845a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x150e83e40;
T_25 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016846c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000016846c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000016846c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684630, 0, 4;
    %load/vec4 v0x6000016846c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016846c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000169c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000016846c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000016846c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000016846c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001684630, 4;
    %ix/getv/s 3, v0x6000016846c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684630, 0, 4;
    %load/vec4 v0x6000016846c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016846c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x150e7f1a0;
T_26 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016847e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000016847e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000016847e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684750, 0, 4;
    %load/vec4 v0x6000016847e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016847e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000169c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000016847e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000016847e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000016847e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001684750, 4;
    %ix/getv/s 3, v0x6000016847e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001684750, 0, 4;
    %load/vec4 v0x6000016847e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016847e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x150e92420;
T_27 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x60000169c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000169c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000169c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000169ca20_0;
    %assign/vec4 v0x60000169c990_0, 0;
    %load/vec4 v0x60000169c120_0;
    %assign/vec4 v0x60000169c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x150e92420;
T_28 ;
    %wait E_0x6000031fec80;
    %load/vec4 v0x60000169c990_0;
    %store/vec4 v0x60000169ca20_0, 0, 3;
    %load/vec4 v0x60000169c090_0;
    %store/vec4 v0x60000169c120_0, 0, 16;
    %load/vec4 v0x60000169c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x60000169c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x60000169cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x60000169ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000169c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x60000169cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000169ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000169c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x60000169c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000169c120_0, 0, 16;
    %load/vec4 v0x60000169be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000169c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000169ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000169c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x60000169c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000169c120_0, 0, 16;
    %load/vec4 v0x60000169c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000169c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000169ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000169c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000169ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x150e9d010;
T_29 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x150e9d010;
T_30 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x150e9d180;
T_31 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x150e9d180;
T_32 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x150e9d2f0;
T_33 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x150e9d2f0;
T_34 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x150e9d460;
T_35 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x150e9d460;
T_36 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x150e9d5d0;
T_37 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x150e9d5d0;
T_38 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x150e9d740;
T_39 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x150e9d740;
T_40 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x150e9d8b0;
T_41 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x150e9d8b0;
T_42 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x150e9da20;
T_43 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x150e9da20;
T_44 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x150e9db90;
T_45 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x150e9db90;
T_46 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x150e9dd00;
T_47 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x150e9dd00;
T_48 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x150e9de70;
T_49 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x150e9de70;
T_50 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x150e9dfe0;
T_51 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x150e9dfe0;
T_52 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x150e9e150;
T_53 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x150e9e150;
T_54 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x150e9e2c0;
T_55 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x150e9e2c0;
T_56 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x150e9e430;
T_57 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x150e9e430;
T_58 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x150e9e5a0;
T_59 ;
    %wait E_0x6000031c1f00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000016e1050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e1290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x150e9e5a0;
T_60 ;
    %wait E_0x6000031c1ec0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000016e0990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x150e9cb90;
T_61 ;
    %wait E_0x6000031c1e00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016e10e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000016e10e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000016e10e0_0;
    %load/vec4a v0x6000016e1170, 4;
    %ix/getv/s 4, v0x6000016e10e0_0;
    %store/vec4a v0x6000016e1560, 4, 0;
    %load/vec4 v0x6000016e10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e10e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000016e1c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000016e1c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016e10e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000016e10e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000016e1c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %load/vec4 v0x6000016e1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000016e1560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %add;
    %load/vec4 v0x6000016e1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000016e1560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000016e1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000016e1560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000016e1c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000016e1560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000016e1c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000016e10e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000016e1560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000016e10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e10e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000016e1c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e1c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000016e1560, 4;
    %store/vec4 v0x6000016e14d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x150e9cb90;
T_62 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016e15f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000016e0c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000016e0f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000016e0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e0ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016e1dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000016e1ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000016e2130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000016e22e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000016e1050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000016e13b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000016e0e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e1b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e0ea0_0, 0;
    %load/vec4 v0x6000016e1cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000016e0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000016e0ab0_0;
    %assign/vec4 v0x6000016e0c60_0, 0;
    %load/vec4 v0x6000016e1d40_0;
    %assign/vec4 v0x6000016e1dd0_0, 0;
    %load/vec4 v0x6000016e1e60_0;
    %assign/vec4 v0x6000016e1ef0_0, 0;
    %load/vec4 v0x6000016e2010_0;
    %assign/vec4 v0x6000016e2130_0, 0;
    %load/vec4 v0x6000016e21c0_0;
    %assign/vec4 v0x6000016e22e0_0, 0;
    %load/vec4 v0x6000016e0fc0_0;
    %assign/vec4 v0x6000016e1050_0, 0;
    %load/vec4 v0x6000016e1320_0;
    %assign/vec4 v0x6000016e13b0_0, 0;
    %load/vec4 v0x6000016e0d80_0;
    %assign/vec4 v0x6000016e0e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000016e0e10_0;
    %assign/vec4 v0x6000016e0f30_0, 0;
    %load/vec4 v0x6000016e13b0_0;
    %assign/vec4 v0x6000016e0900_0, 0;
    %load/vec4 v0x6000016e1dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016e18c0_0, 0;
    %load/vec4 v0x6000016e13b0_0;
    %assign/vec4 v0x6000016e1710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016e1b90_0, 0;
    %load/vec4 v0x6000016e13b0_0;
    %assign/vec4 v0x6000016e1710_0, 0;
    %load/vec4 v0x6000016e20a0_0;
    %assign/vec4 v0x6000016e1a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000016e0990_0;
    %load/vec4 v0x6000016e1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000016e1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000016e1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000016e1dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000016e17a0_0;
    %load/vec4 v0x6000016e1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000016e1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000016e14d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000016e1ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000016e1f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016e0ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000016e1cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x150e96c70;
T_63 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x600001680cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001680b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001680bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001680360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001680c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000016803f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000016807e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001680ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001680630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000016806c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001680900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001680990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001680480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001680e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001681170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001681290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001680fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000016bf450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000016bf060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016bf570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016bf180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bf720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bf330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000016bfcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bfde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016b86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001680510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001681290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001680fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001680510_0, 0;
    %load/vec4 v0x600001681320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000016802d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000016813b0_0;
    %assign/vec4 v0x600001680b40_0, 0;
    %load/vec4 v0x6000016805a0_0;
    %assign/vec4 v0x600001680630_0, 0;
    %load/vec4 v0x600001680870_0;
    %assign/vec4 v0x600001680900_0, 0;
    %load/vec4 v0x600001680000_0;
    %assign/vec4 v0x600001680c60_0, 0;
    %load/vec4 v0x6000016b8630_0;
    %assign/vec4 v0x6000016803f0_0, 0;
    %load/vec4 v0x600001680750_0;
    %assign/vec4 v0x6000016807e0_0, 0;
    %load/vec4 v0x600001680a20_0;
    %assign/vec4 v0x600001680ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600001680630_0;
    %assign/vec4 v0x6000016806c0_0, 0;
    %load/vec4 v0x600001680900_0;
    %assign/vec4 v0x600001680990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001680bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001680360_0, 0;
    %load/vec4 v0x600001680b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000016806c0_0;
    %assign/vec4 v0x6000016bf060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016bf180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016bf330_0, 0;
    %load/vec4 v0x6000016bf210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000016bf330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bf330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016bfb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000016bfba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000016bfb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000016bf960_0;
    %assign/vec4 v0x600001680480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bfb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600001680990_0;
    %assign/vec4 v0x600001680e10_0, 0;
    %load/vec4 v0x600001680480_0;
    %assign/vec4 v0x600001681170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001681290_0, 0;
    %load/vec4 v0x600001681050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600001680990_0;
    %assign/vec4 v0x600001680e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001680fc0_0, 0;
    %load/vec4 v0x600001681050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600001680ea0_0;
    %assign/vec4 v0x600001680480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000016806c0_0;
    %assign/vec4 v0x6000016bf450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000016bf570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016bf720_0, 0;
    %load/vec4 v0x6000016bf600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000016bf720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bf720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600001680480_0;
    %assign/vec4 v0x6000016bfcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016bfde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016b86c0_0, 0;
    %load/vec4 v0x6000016bfe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000016b86c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016b86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016bfde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000016bf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600001680360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001680360_0, 0;
    %load/vec4 v0x6000016806c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000016806c0_0, 0;
    %load/vec4 v0x600001680990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001680990_0, 0;
    %load/vec4 v0x6000016803f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001680360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600001680b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600001680bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001680bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001680360_0, 0;
    %load/vec4 v0x600001680c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001680bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600001680630_0;
    %load/vec4 v0x600001680bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000016807e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000016806c0_0, 0;
    %load/vec4 v0x600001680900_0;
    %load/vec4 v0x600001680bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001680ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001680990_0, 0;
    %load/vec4 v0x600001680b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001680510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001681320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x150e6bfe0;
T_64 ;
    %wait E_0x6000031c1200;
    %load/vec4 v0x60000169d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x60000169d050_0;
    %load/vec4 v0x60000169ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000169cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x60000169cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x60000169ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000169cea0, 4;
    %assign/vec4 v0x60000169cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x150e6bfe0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000169ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x60000169ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000169ce10_0;
    %store/vec4a v0x60000169cea0, 4, 0;
    %load/vec4 v0x60000169ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000169ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x150ea21d0;
T_66 ;
    %wait E_0x6000031c1200;
    %load/vec4 v0x60000169d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x60000169d560_0;
    %load/vec4 v0x60000169d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000169d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x60000169d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x60000169d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000169d3b0, 4;
    %assign/vec4 v0x60000169d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x150ea21d0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000169d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x60000169d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000169d320_0;
    %store/vec4a v0x60000169d3b0, 4, 0;
    %load/vec4 v0x60000169d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000169d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x150e9c260;
T_68 ;
    %wait E_0x6000031c1200;
    %load/vec4 v0x60000169db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x60000169da70_0;
    %load/vec4 v0x60000169d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000169d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x60000169d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x60000169d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000169d8c0, 4;
    %assign/vec4 v0x60000169d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x150e9c260;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000169d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x60000169d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000169d830_0;
    %store/vec4a v0x60000169d8c0, 4, 0;
    %load/vec4 v0x60000169d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000169d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x150e9c540;
T_70 ;
    %wait E_0x6000031c1200;
    %load/vec4 v0x60000169e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x60000169df80_0;
    %load/vec4 v0x60000169dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000169ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x60000169def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x60000169dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000169ddd0, 4;
    %assign/vec4 v0x60000169de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x150e9c540;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000169dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000169dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000169dd40_0;
    %store/vec4a v0x60000169ddd0, 4, 0;
    %load/vec4 v0x60000169dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000169dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x150e6ad50;
T_72 ;
    %wait E_0x6000031c10c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000169e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x60000169e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x60000169f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x60000169e6d0_0;
    %pad/u 32;
    %load/vec4 v0x60000169e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169fc30_0, 4, 1;
    %load/vec4 v0x60000169f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x60000169e520_0;
    %pad/u 32;
    %load/vec4 v0x60000169e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169fb10_0, 4, 1;
    %load/vec4 v0x60000169f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x60000169e640_0;
    %pad/u 32;
    %load/vec4 v0x60000169e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169fba0_0, 4, 1;
    %load/vec4 v0x6000016e01b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000016e0000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x60000169e910_0;
    %pad/u 32;
    %load/vec4 v0x60000169e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169fcc0_0, 4, 1;
    %load/vec4 v0x60000169ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x60000169ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x60000169e400_0;
    %pad/u 32;
    %load/vec4 v0x60000169e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169fa80_0, 4, 1;
    %load/vec4 v0x60000169e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000169e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x150e6ad50;
T_73 ;
    %wait E_0x6000031c1080;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000169e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x60000169e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x60000169fc30_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169f180_0, 4, 1;
    %load/vec4 v0x60000169fb10_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x60000169fc30_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169f060_0, 4, 1;
    %load/vec4 v0x60000169fba0_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x60000169fc30_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x60000169fb10_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169f0f0_0, 4, 1;
    %load/vec4 v0x60000169fcc0_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x60000169fc30_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x60000169fb10_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x60000169fba0_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169f210_0, 4, 1;
    %load/vec4 v0x60000169fa80_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x60000169fc30_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x60000169fb10_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x60000169fba0_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x60000169fcc0_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169efd0_0, 4, 1;
    %load/vec4 v0x60000169f180_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000016e03f0_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x60000169f060_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000016e02d0_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x60000169f0f0_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000016e0360_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169e370, 4, 0;
    %load/vec4 v0x60000169f690_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x60000169f210_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000016e0480_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169e370, 4, 0;
    %load/vec4 v0x6000016e0120_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169ea30, 4, 0;
    %load/vec4 v0x6000016e01b0_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169eac0_0, 4, 1;
    %load/vec4 v0x6000016e0000_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x60000169efd0_0;
    %load/vec4 v0x60000169e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000016e0240_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169e370, 4, 0;
    %load/vec4 v0x60000169eeb0_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169ea30, 4, 0;
    %load/vec4 v0x60000169ef40_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169eac0_0, 4, 1;
    %load/vec4 v0x60000169ed90_0;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4a v0x60000169ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000169e2e0_0;
    %store/vec4 v0x60000169e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x60000169e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000169e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x150e6ad50;
T_74 ;
    %wait E_0x6000031c1200;
    %load/vec4 v0x60000169e6d0_0;
    %assign/vec4 v0x60000169e760_0, 0;
    %load/vec4 v0x60000169e520_0;
    %assign/vec4 v0x60000169e5b0_0, 0;
    %load/vec4 v0x60000169e910_0;
    %assign/vec4 v0x60000169e9a0_0, 0;
    %load/vec4 v0x60000169e400_0;
    %assign/vec4 v0x60000169e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x150e6ad50;
T_75 ;
    %wait E_0x6000031c1000;
    %load/vec4 v0x60000169e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000169e7f0, 4;
    %store/vec4 v0x60000169f8d0_0, 0, 256;
    %load/vec4 v0x60000169e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000169e7f0, 4;
    %store/vec4 v0x60000169f3c0_0, 0, 256;
    %load/vec4 v0x60000169e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000169e7f0, 4;
    %store/vec4 v0x60000169ff00_0, 0, 256;
    %load/vec4 v0x60000169e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000169e7f0, 4;
    %store/vec4 v0x60000169ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x150e6ce10;
T_76 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016e6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000016e4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e43f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000016e46c0_0;
    %assign/vec4 v0x6000016e43f0_0, 0;
    %load/vec4 v0x6000016e46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000016e45a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000016e42d0, 4;
    %assign/vec4 v0x6000016e4360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x150e6ce10;
T_77 ;
    %wait E_0x6000031c1200;
    %load/vec4 v0x6000016e5d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000016e5cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000016e5c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000016e5b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000016e5b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000016e42d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x150e6ce10;
T_78 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016e6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e6be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000016e6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e30f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000016e3060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000016e5710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000016e6be0_0, 0;
    %load/vec4 v0x6000016e4e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000016e6b50_0, 0;
    %load/vec4 v0x6000016e5710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000016e30f0_0, 0;
    %load/vec4 v0x6000016e30f0_0;
    %assign/vec4 v0x6000016e3180_0, 0;
    %load/vec4 v0x6000016e55f0_0;
    %assign/vec4 v0x6000016e5680_0, 0;
    %load/vec4 v0x6000016e4ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000016e3060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x150e6ce10;
T_79 ;
    %wait E_0x6000031fe380;
    %load/vec4 v0x6000016e6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000016e5710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000016e4ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000016e53b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000016e4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e55f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016e5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e4f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e55f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e4f30_0, 0;
    %load/vec4 v0x6000016e6370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000016e5200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000016e5710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000016e5710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000016e53b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000016e53b0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000016e5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016e5440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000016e53b0_0, 0;
    %load/vec4 v0x6000016e4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000016e5440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000016e4e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000016e5710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000016e59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000016e4e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000016e4e10_0, 0;
    %load/vec4 v0x6000016e4e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016e55f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000016e4ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000016e5710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000016e4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000016e4ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000016e4ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000016e6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000016e5710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000016e53b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000016e5710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000016e4f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000016e5710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x150e9be60;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e7720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e8480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000016e8510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e81b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000016e79f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000016e7960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e7ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e7a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000016e7d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000016e6fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000016e6d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000016e7600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e7450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e7330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000016e7180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000016e72a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x150e9be60;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000016e7720_0;
    %inv;
    %store/vec4 v0x6000016e7720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x150e9be60;
T_82 ;
    %vpi_call/w 3 74 "$display", "\000" {0 0 0};
    %vpi_call/w 3 75 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\221         Multiple Sequential GEMM Test                      \342\225\221" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Two 4\303\2274 GEMMs in one program                       \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 218694913, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169cea0, 4, 0;
    %pushi/vec4 235537922, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d3b0, 4, 0;
    %pushi/vec4 252380931, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d8c0, 4, 0;
    %pushi/vec4 269223940, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169ddd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169cea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169ddd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169cea0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d3b0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d8c0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169ddd0, 4, 0;
    %pushi/vec4 2, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169cea0, 4, 0;
    %pushi/vec4 512, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d3b0, 4, 0;
    %pushi/vec4 131072, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169d8c0, 4, 0;
    %pushi/vec4 33554432, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000169ddd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e42d0, 4, 0;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 2684387328, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e42d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000016e42d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e8120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000016e8120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000031fd9c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000016e8480_0, 0, 1;
    %wait E_0x6000031c1200;
    %wait E_0x6000031c1200;
    %wait E_0x6000031fd9c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000016e8480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016e78d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000016e78d0_0;
    %cmpi/s 150, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000031c1200;
    %load/vec4 v0x6000016e8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x6000016e78d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000016e78d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e78d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[GEMM 1] C1 = I \303\227 B1 (expect B1):" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169cea0, 4;
    %store/vec4 v0x6000016e7e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169d3b0, 4;
    %store/vec4 v0x6000016e7f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169d8c0, 4;
    %store/vec4 v0x6000016e8000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169ddd0, 4;
    %store/vec4 v0x6000016e8090_0, 0, 256;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 144 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [1,2,3,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 146 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [5,6,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 148 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [9,10,11,12]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 150 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [13,14,15,16]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 9, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 10, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 13, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 14, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 15, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 16, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[GEMM 2] C2 = 2I \303\227 B2 (expect 2\303\227B2):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169cea0, 4;
    %store/vec4 v0x6000016e7e70_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169d3b0, 4;
    %store/vec4 v0x6000016e7f00_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169d8c0, 4;
    %store/vec4 v0x6000016e8000_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000169ddd0, 4;
    %store/vec4 v0x6000016e8090_0, 0, 256;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 168 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [2,2,2,2]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 170 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [4,4,4,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 172 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [6,6,6,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [8,8,8,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.28;
    %jmp/1 T_82.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.27;
    %jmp/1 T_82.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7e70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.26;
    %jmp/0xz  T_82.24, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.24 ;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.33;
    %jmp/1 T_82.32, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.32;
    %jmp/1 T_82.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e7f00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.31;
    %jmp/0xz  T_82.29, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.29 ;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 6, 0, 32;
    %jmp/1 T_82.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.38;
    %jmp/1 T_82.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.37;
    %jmp/1 T_82.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.36;
    %jmp/0xz  T_82.34, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.34 ;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.43;
    %jmp/1 T_82.42, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.42;
    %jmp/1 T_82.41, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000016e8090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.41;
    %jmp/0xz  T_82.39, 4;
    %load/vec4 v0x6000016e77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000016e77b0_0, 0, 32;
T_82.39 ;
    %vpi_call/w 3 182 "$display", "\000" {0 0 0};
    %load/vec4 v0x6000016e77b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.44, 4;
    %vpi_call/w 3 183 "$display", ">>> MULTI GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.45;
T_82.44 ;
    %vpi_call/w 3 184 "$display", ">>> MULTI GEMM TEST FAILED (%0d errors) <<<", v0x6000016e77b0_0 {0 0 0};
T_82.45 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_multi_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
