// Seed: 961122054
module module_0;
  wire id_1;
  assign module_1.id_12 = 0;
  wire id_2;
  wire id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output supply1 id_8
);
  module_0 modCall_1 ();
  logic id_10, id_11, id_12, id_13;
  assign id_10 = -1;
  wire id_14 = id_2;
endmodule
module module_2 ();
  reg id_1;
  ;
  wire [(  1  ) : -1] id_2;
  wire id_3;
  wire id_4;
  assign id_1 = 1 == id_1;
  always @(posedge id_3) id_1 <= -1;
  logic id_5;
  module_0 modCall_1 ();
endmodule
