5 18 181 3 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate3.1.vcd) 2 -o (generate3.1.cdd) 2 -v (generate3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate3.1.v 1 27 1
2 1 3d 21 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 mod 1 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 1 21 8 1 0 0 1
3 0 bar "main.a" 0 generate3.1.v 39 43 1
1 x 2 41 70004 1 0 0 0 1 17 0 1 0 1 0 0
3 1 main.$u0 "main.$u0" 0 generate3.1.v 0 19 1
3 1 main.$u1 "main.$u1" 0 generate3.1.v 0 25 1
2 2 0 22 7000a 1 21004 0 0 1 16 0 0
2 3 1 22 10003 0 1410 0 0 1 1 a.x
2 4 37 22 1000a 1 16 2 3
2 5 0 23 20003 1 1008 0 0 32 48 a 0
2 6 2c 23 10003 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 24 7000a 1 21008 0 0 1 16 1 0
2 8 1 24 10003 0 1410 0 0 1 1 a.x
2 9 37 24 1000a 1 1a 7 8
4 4 22 1 11 6 6 4
4 6 23 1 0 9 0 4
4 9 24 1 0 0 0 4
