
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck.cramfs_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d0 <.init>:
  4017d0:	stp	x29, x30, [sp, #-16]!
  4017d4:	mov	x29, sp
  4017d8:	bl	40280c <ferror@plt+0xb7c>
  4017dc:	ldp	x29, x30, [sp], #16
  4017e0:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 417000 <ferror@plt+0x15370>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16370>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <memmove@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16370>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16370>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <strtoul@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16370>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <strlen@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16370>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <fputs@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16370>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <exit@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16370>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <dup@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16370>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16370>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <geteuid@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <inflate@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <__xmknod@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <fputc@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <crc32@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <lseek@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16370>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <snprintf@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16370>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <localeconv@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16370>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <fileno@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16370>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <fsync@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16370>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <malloc@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16370>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <zError@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16370>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <chmod@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16370>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <open@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16370>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <__strtol_internal@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16370>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <strncmp@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <bindtextdomain@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <__libc_start_main@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <fgetc@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <memset@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <__strtoul_internal@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <getpagesize@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <strdup@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <close@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <write@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <abort@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <inflateEnd@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <textdomain@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <getopt_long@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <strcmp@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <warn@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <__ctype_b_loc@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <mmap@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <lchown@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <strtol@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <free@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <symlink@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <vasprintf@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <strndup@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <strspn@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <inflateInit_@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <munmap@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <fflush@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <warnx@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <read@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <utimes@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <inflateReset@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <errx@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <umask@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <strcspn@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <printf@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <__errno_location@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__xstat@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <mkdir@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <fprintf@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <err@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

0000000000401c70 <ioctl@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c74:	ldr	x17, [x16, #560]
  401c78:	add	x16, x16, #0x230
  401c7c:	br	x17

0000000000401c80 <setlocale@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c84:	ldr	x17, [x16, #568]
  401c88:	add	x16, x16, #0x238
  401c8c:	br	x17

0000000000401c90 <ferror@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c94:	ldr	x17, [x16, #576]
  401c98:	add	x16, x16, #0x240
  401c9c:	br	x17

Disassembly of section .text:

0000000000401ca0 <.text>:
  401ca0:	stp	x29, x30, [sp, #-224]!
  401ca4:	mov	x29, sp
  401ca8:	stp	x21, x22, [sp, #32]
  401cac:	adrp	x21, 405000 <ferror@plt+0x3370>
  401cb0:	add	x21, x21, #0xe08
  401cb4:	stp	x19, x20, [sp, #16]
  401cb8:	mov	w19, w0
  401cbc:	mov	x20, x1
  401cc0:	mov	w0, #0x5                   	// #5
  401cc4:	mov	x1, x21
  401cc8:	stp	x23, x24, [sp, #48]
  401ccc:	adrp	x22, 406000 <ferror@plt+0x4370>
  401cd0:	adrp	x23, 418000 <ferror@plt+0x16370>
  401cd4:	stp	x25, x26, [sp, #64]
  401cd8:	bl	401c80 <setlocale@plt>
  401cdc:	mov	x1, x21
  401ce0:	mov	w0, #0x0                   	// #0
  401ce4:	bl	401c80 <setlocale@plt>
  401ce8:	adrp	x1, 405000 <ferror@plt+0x3370>
  401cec:	add	x1, x1, #0xdd8
  401cf0:	adrp	x21, 405000 <ferror@plt+0x3370>
  401cf4:	add	x21, x21, #0xdf0
  401cf8:	mov	x0, x21
  401cfc:	bl	4019b0 <bindtextdomain@plt>
  401d00:	mov	x0, x21
  401d04:	bl	401a70 <textdomain@plt>
  401d08:	adrp	x0, 403000 <ferror@plt+0x1370>
  401d0c:	add	x0, x0, #0x640
  401d10:	bl	4059c8 <ferror@plt+0x3d38>
  401d14:	adrp	x21, 406000 <ferror@plt+0x4370>
  401d18:	mov	w0, #0x10                  	// #16
  401d1c:	bl	404130 <ferror@plt+0x24a0>
  401d20:	adrp	x0, 418000 <ferror@plt+0x16370>
  401d24:	add	x22, x22, #0x3c8
  401d28:	add	x21, x21, #0xb0
  401d2c:	add	x23, x23, #0x2b0
  401d30:	add	x24, x0, #0x258
  401d34:	mov	w25, #0x1                   	// #1
  401d38:	mov	x3, x22
  401d3c:	mov	x2, x21
  401d40:	mov	x1, x20
  401d44:	mov	w0, w19
  401d48:	mov	x4, #0x0                   	// #0
  401d4c:	bl	401a80 <getopt_long@plt>
  401d50:	cmn	w0, #0x1
  401d54:	b.eq	401ff8 <ferror@plt+0x368>  // b.none
  401d58:	cmp	w0, #0x68
  401d5c:	b.eq	401e08 <ferror@plt+0x178>  // b.none
  401d60:	b.gt	401da8 <ferror@plt+0x118>
  401d64:	cmp	w0, #0x61
  401d68:	b.eq	401d38 <ferror@plt+0xa8>  // b.none
  401d6c:	cmp	w0, #0x62
  401d70:	b.ne	401dd0 <ferror@plt+0x140>  // b.any
  401d74:	adrp	x3, 418000 <ferror@plt+0x16370>
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	adrp	x1, 406000 <ferror@plt+0x4370>
  401d80:	mov	x0, #0x0                   	// #0
  401d84:	ldr	x26, [x3, #648]
  401d88:	add	x1, x1, #0x68
  401d8c:	bl	401bc0 <dcgettext@plt>
  401d90:	mov	x1, x0
  401d94:	mov	x0, x26
  401d98:	bl	4047f0 <ferror@plt+0x2b60>
  401d9c:	mov	w0, w0
  401da0:	str	x0, [x23, #128]
  401da4:	b	401d38 <ferror@plt+0xa8>
  401da8:	cmp	w0, #0x78
  401dac:	b.eq	401fe0 <ferror@plt+0x350>  // b.none
  401db0:	cmp	w0, #0x79
  401db4:	b.eq	401d38 <ferror@plt+0xa8>  // b.none
  401db8:	cmp	w0, #0x76
  401dbc:	b.ne	401fa8 <ferror@plt+0x318>  // b.any
  401dc0:	ldr	w0, [x23, #136]
  401dc4:	add	w0, w0, #0x1
  401dc8:	str	w0, [x23, #136]
  401dcc:	b	401d38 <ferror@plt+0xa8>
  401dd0:	cmp	w0, #0x56
  401dd4:	b.ne	401fa8 <ferror@plt+0x318>  // b.any
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 406000 <ferror@plt+0x4370>
  401de0:	mov	x0, #0x0                   	// #0
  401de4:	add	x1, x1, #0x40
  401de8:	bl	401bc0 <dcgettext@plt>
  401dec:	adrp	x1, 418000 <ferror@plt+0x16370>
  401df0:	adrp	x2, 406000 <ferror@plt+0x4370>
  401df4:	add	x2, x2, #0x50
  401df8:	ldr	x1, [x1, #672]
  401dfc:	bl	401c10 <printf@plt>
  401e00:	mov	w0, #0x0                   	// #0
  401e04:	bl	401870 <exit@plt>
  401e08:	adrp	x3, 418000 <ferror@plt+0x16370>
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	ldr	x19, [x3, #664]
  401e1c:	add	x1, x1, #0xe00
  401e20:	bl	401bc0 <dcgettext@plt>
  401e24:	mov	x1, x19
  401e28:	bl	401860 <fputs@plt>
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e34:	mov	x0, #0x0                   	// #0
  401e38:	add	x1, x1, #0xe10
  401e3c:	bl	401bc0 <dcgettext@plt>
  401e40:	mov	x1, x0
  401e44:	adrp	x2, 418000 <ferror@plt+0x16370>
  401e48:	mov	x0, x19
  401e4c:	ldr	x2, [x2, #672]
  401e50:	bl	401c50 <fprintf@plt>
  401e54:	mov	x1, x19
  401e58:	mov	w0, #0xa                   	// #10
  401e5c:	bl	4018e0 <fputc@plt>
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	add	x1, x1, #0xe28
  401e70:	bl	401bc0 <dcgettext@plt>
  401e74:	mov	x1, x19
  401e78:	bl	401860 <fputs@plt>
  401e7c:	mov	w2, #0x5                   	// #5
  401e80:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e84:	mov	x0, #0x0                   	// #0
  401e88:	add	x1, x1, #0xe58
  401e8c:	bl	401bc0 <dcgettext@plt>
  401e90:	mov	x1, x19
  401e94:	bl	401860 <fputs@plt>
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 405000 <ferror@plt+0x3370>
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	add	x1, x1, #0xe68
  401ea8:	bl	401bc0 <dcgettext@plt>
  401eac:	mov	x1, x19
  401eb0:	bl	401860 <fputs@plt>
  401eb4:	mov	w2, #0x5                   	// #5
  401eb8:	adrp	x1, 405000 <ferror@plt+0x3370>
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	add	x1, x1, #0xea8
  401ec4:	bl	401bc0 <dcgettext@plt>
  401ec8:	mov	x1, x19
  401ecc:	bl	401860 <fputs@plt>
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	adrp	x1, 405000 <ferror@plt+0x3370>
  401ed8:	mov	x0, #0x0                   	// #0
  401edc:	add	x1, x1, #0xed8
  401ee0:	bl	401bc0 <dcgettext@plt>
  401ee4:	mov	x1, x19
  401ee8:	bl	401860 <fputs@plt>
  401eec:	mov	w2, #0x5                   	// #5
  401ef0:	adrp	x1, 405000 <ferror@plt+0x3370>
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	add	x1, x1, #0xf18
  401efc:	bl	401bc0 <dcgettext@plt>
  401f00:	mov	x1, x19
  401f04:	bl	401860 <fputs@plt>
  401f08:	mov	w2, #0x5                   	// #5
  401f0c:	adrp	x1, 405000 <ferror@plt+0x3370>
  401f10:	mov	x0, #0x0                   	// #0
  401f14:	add	x1, x1, #0xf60
  401f18:	bl	401bc0 <dcgettext@plt>
  401f1c:	mov	x1, x19
  401f20:	bl	401860 <fputs@plt>
  401f24:	mov	x1, x19
  401f28:	mov	w0, #0xa                   	// #10
  401f2c:	bl	4018e0 <fputc@plt>
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	adrp	x1, 405000 <ferror@plt+0x3370>
  401f38:	mov	x0, #0x0                   	// #0
  401f3c:	add	x1, x1, #0xfb0
  401f40:	bl	401bc0 <dcgettext@plt>
  401f44:	mov	x19, x0
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	adrp	x1, 405000 <ferror@plt+0x3370>
  401f50:	mov	x0, #0x0                   	// #0
  401f54:	add	x1, x1, #0xfc8
  401f58:	bl	401bc0 <dcgettext@plt>
  401f5c:	mov	x4, x0
  401f60:	adrp	x3, 405000 <ferror@plt+0x3370>
  401f64:	add	x3, x3, #0xfd8
  401f68:	mov	x2, x19
  401f6c:	adrp	x1, 405000 <ferror@plt+0x3370>
  401f70:	adrp	x0, 405000 <ferror@plt+0x3370>
  401f74:	add	x1, x1, #0xfe8
  401f78:	add	x0, x0, #0xff8
  401f7c:	bl	401c10 <printf@plt>
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	adrp	x1, 406000 <ferror@plt+0x4370>
  401f88:	mov	x0, #0x0                   	// #0
  401f8c:	add	x1, x1, #0x10
  401f90:	bl	401bc0 <dcgettext@plt>
  401f94:	adrp	x1, 406000 <ferror@plt+0x4370>
  401f98:	add	x1, x1, #0x30
  401f9c:	bl	401c10 <printf@plt>
  401fa0:	mov	w0, #0x0                   	// #0
  401fa4:	bl	401870 <exit@plt>
  401fa8:	adrp	x0, 418000 <ferror@plt+0x16370>
  401fac:	adrp	x1, 406000 <ferror@plt+0x4370>
  401fb0:	add	x1, x1, #0x88
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	ldr	x19, [x0, #640]
  401fbc:	mov	x0, #0x0                   	// #0
  401fc0:	bl	401bc0 <dcgettext@plt>
  401fc4:	mov	x1, x0
  401fc8:	adrp	x2, 418000 <ferror@plt+0x16370>
  401fcc:	mov	x0, x19
  401fd0:	ldr	x2, [x2, #672]
  401fd4:	bl	401c50 <fprintf@plt>
  401fd8:	mov	w0, #0x10                  	// #16
  401fdc:	bl	401870 <exit@plt>
  401fe0:	adrp	x0, 418000 <ferror@plt+0x16370>
  401fe4:	str	w25, [x23, #160]
  401fe8:	ldr	x0, [x0, #648]
  401fec:	cbz	x0, 401d38 <ferror@plt+0xa8>
  401ff0:	str	x0, [x24, #16]
  401ff4:	b	401d38 <ferror@plt+0xa8>
  401ff8:	adrp	x0, 418000 <ferror@plt+0x16370>
  401ffc:	ldr	w0, [x0, #656]
  402000:	sub	w19, w19, w0
  402004:	cmp	w19, #0x1
  402008:	b.eq	40203c <ferror@plt+0x3ac>  // b.none
  40200c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402010:	add	x1, x1, #0xb8
  402014:	mov	w2, #0x5                   	// #5
  402018:	mov	x0, #0x0                   	// #0
  40201c:	bl	401bc0 <dcgettext@plt>
  402020:	bl	401b80 <warnx@plt>
  402024:	adrp	x0, 418000 <ferror@plt+0x16370>
  402028:	adrp	x1, 406000 <ferror@plt+0x4370>
  40202c:	mov	w2, #0x5                   	// #5
  402030:	add	x1, x1, #0x88
  402034:	ldr	x19, [x0, #640]
  402038:	b	401fbc <ferror@plt+0x32c>
  40203c:	adrp	x22, 418000 <ferror@plt+0x16370>
  402040:	add	x19, x22, #0x2b0
  402044:	ldr	x20, [x20, w0, sxtw #3]
  402048:	add	x2, sp, #0x60
  40204c:	mov	w0, #0x0                   	// #0
  402050:	str	x20, [x19, #168]
  402054:	mov	x1, x20
  402058:	bl	401c30 <__xstat@plt>
  40205c:	tbnz	w0, #31, 402650 <ferror@plt+0x9c0>
  402060:	mov	x0, x20
  402064:	mov	w1, #0x0                   	// #0
  402068:	bl	401980 <open@plt>
  40206c:	str	w0, [x22, #688]
  402070:	tbnz	w0, #31, 402640 <ferror@plt+0x9b0>
  402074:	ldr	w1, [sp, #112]
  402078:	and	w1, w1, #0xf000
  40207c:	cmp	w1, #0x6, lsl #12
  402080:	b.eq	40241c <ferror@plt+0x78c>  // b.none
  402084:	cmp	w1, #0x8, lsl #12
  402088:	b.ne	402674 <ferror@plt+0x9e4>  // b.any
  40208c:	ldr	x21, [sp, #144]
  402090:	cmp	x21, #0x4b
  402094:	b.ls	4026c8 <ferror@plt+0xa38>  // b.plast
  402098:	ldr	w0, [x22, #688]
  40209c:	add	x25, x19, #0xb0
  4020a0:	mov	x1, x25
  4020a4:	mov	x2, #0x4c                  	// #76
  4020a8:	bl	401b90 <read@plt>
  4020ac:	mov	x20, x0
  4020b0:	cmp	x0, #0x4c
  4020b4:	b.ne	4026b8 <ferror@plt+0xa28>  // b.any
  4020b8:	ldr	w24, [x19, #176]
  4020bc:	mov	w23, #0x3d45                	// #15685
  4020c0:	movk	w23, #0x28cd, lsl #16
  4020c4:	cmp	w24, w23
  4020c8:	b.eq	4022f0 <ferror@plt+0x660>  // b.none
  4020cc:	mov	w1, w23
  4020d0:	mov	w0, #0x1                   	// #1
  4020d4:	bl	403840 <ferror@plt+0x1bb0>
  4020d8:	cmp	w24, w0
  4020dc:	b.ne	402394 <ferror@plt+0x704>  // b.any
  4020e0:	mov	w0, #0x1                   	// #1
  4020e4:	mov	w23, #0x0                   	// #0
  4020e8:	str	w0, [x19, #140]
  4020ec:	ldr	w0, [x19, #136]
  4020f0:	cbnz	w0, 402450 <ferror@plt+0x7c0>
  4020f4:	ldr	w0, [x19, #140]
  4020f8:	add	x20, x19, #0xb0
  4020fc:	mov	x1, x20
  402100:	bl	403850 <ferror@plt+0x1bc0>
  402104:	ldr	w0, [x20, #8]
  402108:	tst	w0, #0xffffff00
  40210c:	b.ne	402698 <ferror@plt+0xa08>  // b.any
  402110:	ldr	w1, [x20, #4]
  402114:	sxtw	x26, w23
  402118:	add	x25, x26, #0x4c
  40211c:	cmp	x1, x25
  402120:	b.cc	4025cc <ferror@plt+0x93c>  // b.lo, b.ul, b.last
  402124:	tbz	w0, #0, 402358 <ferror@plt+0x6c8>
  402128:	ldr	w0, [x20, #44]
  40212c:	cbz	w0, 4025f0 <ferror@plt+0x960>
  402130:	cmp	x1, x21
  402134:	b.hi	4026c8 <ferror@plt+0xa38>  // b.pmore
  402138:	b.cc	402400 <ferror@plt+0x770>  // b.lo, b.ul, b.last
  40213c:	ldr	w0, [x19, #184]
  402140:	add	x24, x19, #0xb0
  402144:	tbz	w0, #0, 40233c <ferror@plt+0x6ac>
  402148:	mov	w2, #0x0                   	// #0
  40214c:	mov	x1, #0x0                   	// #0
  402150:	mov	x0, #0x0                   	// #0
  402154:	bl	4018f0 <crc32@plt>
  402158:	ldr	w1, [x24, #4]
  40215c:	mov	x21, x0
  402160:	ldr	w22, [x22, #688]
  402164:	mov	x5, #0x0                   	// #0
  402168:	mov	w3, #0x2                   	// #2
  40216c:	mov	w2, #0x3                   	// #3
  402170:	mov	w4, w22
  402174:	mov	x0, #0x0                   	// #0
  402178:	bl	401ac0 <mmap@plt>
  40217c:	mov	x20, x0
  402180:	cmn	x0, #0x1
  402184:	b.eq	402484 <ferror@plt+0x7f4>  // b.none
  402188:	mov	w2, #0x0                   	// #0
  40218c:	mov	x1, #0x0                   	// #0
  402190:	mov	x0, #0x0                   	// #0
  402194:	bl	4018f0 <crc32@plt>
  402198:	add	x1, x20, x26
  40219c:	mov	x3, x0
  4021a0:	ldr	w2, [x19, #180]
  4021a4:	mov	w0, w21
  4021a8:	str	w3, [x1, #32]
  4021ac:	sub	w2, w2, w23
  4021b0:	bl	4018f0 <crc32@plt>
  4021b4:	mov	w21, w0
  4021b8:	ldr	w1, [x19, #180]
  4021bc:	mov	x0, x20
  4021c0:	bl	401b60 <munmap@plt>
  4021c4:	ldr	w0, [x19, #208]
  4021c8:	cmp	w0, w21
  4021cc:	b.ne	402758 <ferror@plt+0xac8>  // b.any
  4021d0:	ldr	w0, [x19, #160]
  4021d4:	cbz	w0, 4022e0 <ferror@plt+0x650>
  4021d8:	ldr	x0, [x19, #128]
  4021dc:	cbnz	x0, 4021ec <ferror@plt+0x55c>
  4021e0:	bl	401a00 <getpagesize@plt>
  4021e4:	sxtw	x0, w0
  4021e8:	str	x0, [x19, #128]
  4021ec:	ldr	x0, [x19, #128]
  4021f0:	add	x21, x19, #0xb0
  4021f4:	lsl	x0, x0, #1
  4021f8:	bl	4029b8 <ferror@plt+0xd28>
  4021fc:	mov	x1, x0
  402200:	mov	x0, #0xc                   	// #12
  402204:	str	x1, [x19, #120]
  402208:	bl	4029b8 <ferror@plt+0xd28>
  40220c:	mov	x20, x0
  402210:	mov	x2, x0
  402214:	ldr	w0, [x19, #140]
  402218:	add	x1, x19, #0xf0
  40221c:	bl	403898 <ferror@plt+0x1c08>
  402220:	ldrh	w0, [x20]
  402224:	and	w0, w0, #0xf000
  402228:	cmp	w0, #0x4, lsl #12
  40222c:	b.ne	402778 <ferror@plt+0xae8>  // b.any
  402230:	ldr	w0, [x21, #8]
  402234:	tbnz	w0, #10, 402250 <ferror@plt+0x5c0>
  402238:	ldr	w21, [x20, #8]
  40223c:	lsr	w21, w21, #6
  402240:	lsl	w21, w21, #2
  402244:	and	w0, w21, #0xfffffdff
  402248:	cmp	w0, #0x4c
  40224c:	b.ne	402798 <ferror@plt+0xb08>  // b.any
  402250:	mov	w0, #0x0                   	// #0
  402254:	bl	401bf0 <umask@plt>
  402258:	bl	4018a0 <geteuid@plt>
  40225c:	mov	w3, w0
  402260:	adrp	x22, 418000 <ferror@plt+0x16370>
  402264:	add	x22, x22, #0x258
  402268:	add	x21, x19, #0x8
  40226c:	mov	w2, #0x70                  	// #112
  402270:	mov	x0, x21
  402274:	adrp	x1, 406000 <ferror@plt+0x4370>
  402278:	add	x1, x1, #0x2c0
  40227c:	str	w3, [x19, #4]
  402280:	str	xzr, [x19, #8]
  402284:	str	wzr, [x19, #16]
  402288:	bl	401b50 <inflateInit_@plt>
  40228c:	ldr	x0, [x22, #16]
  402290:	mov	x1, x20
  402294:	bl	402cf8 <ferror@plt+0x1068>
  402298:	mov	x0, x21
  40229c:	bl	401a60 <inflateEnd@plt>
  4022a0:	ldr	x21, [x22, #24]
  4022a4:	cmn	x21, #0x1
  4022a8:	b.eq	4022c0 <ferror@plt+0x630>  // b.none
  4022ac:	cmp	x25, x21
  4022b0:	b.hi	402710 <ferror@plt+0xa80>  // b.pmore
  4022b4:	ldr	x22, [x19, #144]
  4022b8:	cmp	x21, x22
  4022bc:	b.ne	4026e8 <ferror@plt+0xa58>  // b.any
  4022c0:	ldr	w1, [x19, #184]
  4022c4:	tbz	w1, #0, 4022d8 <ferror@plt+0x648>
  4022c8:	ldr	x1, [x19, #152]
  4022cc:	ldr	w0, [x19, #180]
  4022d0:	cmp	x0, x1
  4022d4:	b.cc	402738 <ferror@plt+0xaa8>  // b.lo, b.ul, b.last
  4022d8:	mov	x0, x20
  4022dc:	bl	401af0 <free@plt>
  4022e0:	ldr	w0, [x19, #136]
  4022e4:	cbnz	w0, 402374 <ferror@plt+0x6e4>
  4022e8:	mov	w0, #0x0                   	// #0
  4022ec:	bl	401870 <exit@plt>
  4022f0:	mov	w23, #0x0                   	// #0
  4022f4:	str	wzr, [x19, #140]
  4022f8:	ldr	w0, [x19, #136]
  4022fc:	cbz	w0, 4020f4 <ferror@plt+0x464>
  402300:	mov	w2, #0x5                   	// #5
  402304:	adrp	x1, 406000 <ferror@plt+0x4370>
  402308:	mov	x0, #0x0                   	// #0
  40230c:	add	x1, x1, #0x370
  402310:	bl	401bc0 <dcgettext@plt>
  402314:	mov	x20, x0
  402318:	adrp	x1, 406000 <ferror@plt+0x4370>
  40231c:	add	x1, x1, #0x390
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, #0x0                   	// #0
  402328:	bl	401bc0 <dcgettext@plt>
  40232c:	mov	x1, x0
  402330:	mov	x0, x20
  402334:	bl	401c10 <printf@plt>
  402338:	b	4020f4 <ferror@plt+0x464>
  40233c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402340:	add	x1, x1, #0x228
  402344:	mov	w2, #0x5                   	// #5
  402348:	mov	x0, #0x0                   	// #0
  40234c:	bl	401bc0 <dcgettext@plt>
  402350:	bl	401b80 <warnx@plt>
  402354:	b	4021d0 <ferror@plt+0x540>
  402358:	adrp	x1, 406000 <ferror@plt+0x4370>
  40235c:	add	x1, x1, #0x210
  402360:	mov	w2, #0x5                   	// #5
  402364:	mov	x0, #0x0                   	// #0
  402368:	bl	401bc0 <dcgettext@plt>
  40236c:	bl	401b80 <warnx@plt>
  402370:	b	40213c <ferror@plt+0x4ac>
  402374:	mov	w2, #0x5                   	// #5
  402378:	adrp	x1, 406000 <ferror@plt+0x4370>
  40237c:	mov	x0, #0x0                   	// #0
  402380:	add	x1, x1, #0x368
  402384:	bl	401bc0 <dcgettext@plt>
  402388:	ldr	x1, [x19, #168]
  40238c:	bl	401c10 <printf@plt>
  402390:	b	4022e8 <ferror@plt+0x658>
  402394:	cmp	x21, #0x24b
  402398:	b.ls	402620 <ferror@plt+0x990>  // b.plast
  40239c:	ldr	w24, [x22, #688]
  4023a0:	mov	w2, #0x0                   	// #0
  4023a4:	mov	x1, #0x200                 	// #512
  4023a8:	mov	w0, w24
  4023ac:	bl	401900 <lseek@plt>
  4023b0:	cmn	x0, #0x1
  4023b4:	b.eq	402610 <ferror@plt+0x980>  // b.none
  4023b8:	mov	x2, x20
  4023bc:	mov	x1, x25
  4023c0:	mov	w0, w24
  4023c4:	bl	401b90 <read@plt>
  4023c8:	cmp	x0, #0x4c
  4023cc:	b.ne	4026b8 <ferror@plt+0xa28>  // b.any
  4023d0:	ldr	w20, [x19, #176]
  4023d4:	cmp	w20, w23
  4023d8:	b.eq	4025c0 <ferror@plt+0x930>  // b.none
  4023dc:	mov	w1, w23
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	bl	403840 <ferror@plt+0x1bb0>
  4023e8:	cmp	w20, w0
  4023ec:	b.ne	402620 <ferror@plt+0x990>  // b.any
  4023f0:	mov	w0, #0x1                   	// #1
  4023f4:	mov	w23, #0x200                 	// #512
  4023f8:	str	w0, [x19, #140]
  4023fc:	b	4020ec <ferror@plt+0x45c>
  402400:	adrp	x1, 406000 <ferror@plt+0x4370>
  402404:	add	x1, x1, #0x1e8
  402408:	mov	w2, #0x5                   	// #5
  40240c:	mov	x0, #0x0                   	// #0
  402410:	bl	401bc0 <dcgettext@plt>
  402414:	bl	401b80 <warnx@plt>
  402418:	b	40213c <ferror@plt+0x4ac>
  40241c:	add	x1, sp, #0x58
  402420:	bl	403a48 <ferror@plt+0x1db8>
  402424:	ldr	x21, [sp, #88]
  402428:	cbz	w0, 402090 <ferror@plt+0x400>
  40242c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402430:	add	x1, x1, #0xe0
  402434:	mov	w2, #0x5                   	// #5
  402438:	mov	x0, #0x0                   	// #0
  40243c:	bl	401bc0 <dcgettext@plt>
  402440:	ldr	x2, [x19, #168]
  402444:	mov	x1, x0
  402448:	mov	w0, #0x8                   	// #8
  40244c:	bl	401c60 <err@plt>
  402450:	mov	w2, #0x5                   	// #5
  402454:	adrp	x1, 406000 <ferror@plt+0x4370>
  402458:	mov	x0, #0x0                   	// #0
  40245c:	add	x1, x1, #0x370
  402460:	bl	401bc0 <dcgettext@plt>
  402464:	mov	x20, x0
  402468:	adrp	x1, 406000 <ferror@plt+0x4370>
  40246c:	add	x1, x1, #0x398
  402470:	mov	w2, #0x5                   	// #5
  402474:	mov	x0, #0x0                   	// #0
  402478:	bl	401bc0 <dcgettext@plt>
  40247c:	mov	x1, x0
  402480:	b	402330 <ferror@plt+0x6a0>
  402484:	ldr	w1, [x24, #4]
  402488:	mov	w4, w0
  40248c:	mov	x5, #0x0                   	// #0
  402490:	mov	w3, #0x22                  	// #34
  402494:	mov	w2, #0x3                   	// #3
  402498:	mov	x0, #0x0                   	// #0
  40249c:	bl	401ac0 <mmap@plt>
  4024a0:	mov	x20, x0
  4024a4:	cmn	x0, #0x1
  4024a8:	b.eq	40250c <ferror@plt+0x87c>  // b.none
  4024ac:	mov	w0, w22
  4024b0:	mov	w2, #0x0                   	// #0
  4024b4:	mov	x1, #0x0                   	// #0
  4024b8:	bl	401900 <lseek@plt>
  4024bc:	cmn	x0, #0x1
  4024c0:	b.eq	402610 <ferror@plt+0x980>  // b.none
  4024c4:	ldr	w2, [x24, #4]
  4024c8:	mov	w0, w22
  4024cc:	mov	x1, x20
  4024d0:	bl	401b90 <read@plt>
  4024d4:	tbnz	x0, #63, 4026b8 <ferror@plt+0xa28>
  4024d8:	ldr	w1, [x24, #4]
  4024dc:	cmp	x0, x1
  4024e0:	b.eq	402188 <ferror@plt+0x4f8>  // b.none
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4024ec:	mov	x0, #0x0                   	// #0
  4024f0:	add	x1, x1, #0x250
  4024f4:	bl	401bc0 <dcgettext@plt>
  4024f8:	mov	x1, x0
  4024fc:	ldr	w2, [x24, #4]
  402500:	mov	w0, #0x8                   	// #8
  402504:	ldr	x3, [x19, #168]
  402508:	bl	401be0 <errx@plt>
  40250c:	mov	x0, #0x1000                	// #4096
  402510:	bl	4029b8 <ferror@plt+0xd28>
  402514:	mov	x1, x26
  402518:	mov	x24, x0
  40251c:	mov	w2, #0x0                   	// #0
  402520:	mov	w0, w22
  402524:	bl	401900 <lseek@plt>
  402528:	cmn	x0, #0x1
  40252c:	b.eq	402610 <ferror@plt+0x980>  // b.none
  402530:	mov	x22, #0x0                   	// #0
  402534:	b	402564 <ferror@plt+0x8d4>
  402538:	ldr	w1, [x19, #180]
  40253c:	add	x22, x22, w20, sxtw
  402540:	mov	w0, w21
  402544:	sub	w2, w1, w23
  402548:	sub	w1, w1, w23
  40254c:	cmp	x22, x2
  402550:	b.hi	4025a0 <ferror@plt+0x910>  // b.pmore
  402554:	mov	w2, w20
  402558:	mov	x1, x24
  40255c:	bl	4018f0 <crc32@plt>
  402560:	mov	w21, w0
  402564:	ldr	w0, [x19]
  402568:	mov	x1, x24
  40256c:	mov	x2, #0x1000                	// #4096
  402570:	bl	401b90 <read@plt>
  402574:	mov	x20, x0
  402578:	cmp	w0, #0x0
  40257c:	b.lt	4026b8 <ferror@plt+0xa28>  // b.tstop
  402580:	b.eq	4025b4 <ferror@plt+0x924>  // b.none
  402584:	cbnz	x22, 402538 <ferror@plt+0x8a8>
  402588:	mov	w2, #0x0                   	// #0
  40258c:	mov	x1, #0x0                   	// #0
  402590:	mov	x0, #0x0                   	// #0
  402594:	bl	4018f0 <crc32@plt>
  402598:	str	w0, [x24, #32]
  40259c:	b	402538 <ferror@plt+0x8a8>
  4025a0:	add	w1, w20, w1
  4025a4:	sub	w2, w1, w22
  4025a8:	mov	x1, x24
  4025ac:	bl	4018f0 <crc32@plt>
  4025b0:	mov	w21, w0
  4025b4:	mov	x0, x24
  4025b8:	bl	401af0 <free@plt>
  4025bc:	b	4021c4 <ferror@plt+0x534>
  4025c0:	mov	w23, #0x200                 	// #512
  4025c4:	str	wzr, [x19, #140]
  4025c8:	b	4022f8 <ferror@plt+0x668>
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4025d4:	mov	x0, #0x0                   	// #0
  4025d8:	add	x1, x1, #0x1b8
  4025dc:	bl	401bc0 <dcgettext@plt>
  4025e0:	mov	x1, x0
  4025e4:	ldr	w2, [x20, #4]
  4025e8:	mov	w0, #0x4                   	// #4
  4025ec:	bl	401be0 <errx@plt>
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4025f8:	mov	x0, #0x0                   	// #0
  4025fc:	add	x1, x1, #0x1d8
  402600:	bl	401bc0 <dcgettext@plt>
  402604:	mov	x1, x0
  402608:	mov	w0, #0x4                   	// #4
  40260c:	bl	401be0 <errx@plt>
  402610:	adrp	x1, 406000 <ferror@plt+0x4370>
  402614:	mov	w2, #0x5                   	// #5
  402618:	add	x1, x1, #0x160
  40261c:	b	402438 <ferror@plt+0x7a8>
  402620:	mov	w2, #0x5                   	// #5
  402624:	adrp	x1, 406000 <ferror@plt+0x4370>
  402628:	mov	x0, #0x0                   	// #0
  40262c:	add	x1, x1, #0x178
  402630:	bl	401bc0 <dcgettext@plt>
  402634:	mov	x1, x0
  402638:	mov	w0, #0x4                   	// #4
  40263c:	bl	401be0 <errx@plt>
  402640:	adrp	x1, 405000 <ferror@plt+0x3370>
  402644:	mov	w2, #0x5                   	// #5
  402648:	add	x1, x1, #0xc10
  40264c:	b	402438 <ferror@plt+0x7a8>
  402650:	mov	w2, #0x5                   	// #5
  402654:	adrp	x1, 406000 <ferror@plt+0x4370>
  402658:	mov	x0, #0x0                   	// #0
  40265c:	add	x1, x1, #0xc8
  402660:	bl	401bc0 <dcgettext@plt>
  402664:	mov	x1, x0
  402668:	mov	x2, x20
  40266c:	mov	w0, #0x8                   	// #8
  402670:	bl	401c60 <err@plt>
  402674:	mov	w2, #0x5                   	// #5
  402678:	adrp	x1, 406000 <ferror@plt+0x4370>
  40267c:	mov	x0, #0x0                   	// #0
  402680:	add	x1, x1, #0x118
  402684:	bl	401bc0 <dcgettext@plt>
  402688:	mov	x1, x0
  40268c:	ldr	x2, [x19, #168]
  402690:	mov	w0, #0x8                   	// #8
  402694:	bl	401be0 <errx@plt>
  402698:	mov	w2, #0x5                   	// #5
  40269c:	adrp	x1, 406000 <ferror@plt+0x4370>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	add	x1, x1, #0x198
  4026a8:	bl	401bc0 <dcgettext@plt>
  4026ac:	mov	x1, x0
  4026b0:	mov	w0, #0x8                   	// #8
  4026b4:	bl	401be0 <errx@plt>
  4026b8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4026bc:	mov	w2, #0x5                   	// #5
  4026c0:	add	x1, x1, #0x150
  4026c4:	b	402438 <ferror@plt+0x7a8>
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4026d0:	mov	x0, #0x0                   	// #0
  4026d4:	add	x1, x1, #0x138
  4026d8:	bl	401bc0 <dcgettext@plt>
  4026dc:	mov	x1, x0
  4026e0:	mov	w0, #0x4                   	// #4
  4026e4:	bl	401be0 <errx@plt>
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	adrp	x1, 406000 <ferror@plt+0x4370>
  4026f0:	mov	x0, #0x0                   	// #0
  4026f4:	add	x1, x1, #0x310
  4026f8:	bl	401bc0 <dcgettext@plt>
  4026fc:	mov	x1, x0
  402700:	mov	x3, x21
  402704:	mov	x2, x22
  402708:	mov	w0, #0x4                   	// #4
  40270c:	bl	401be0 <errx@plt>
  402710:	mov	w2, #0x5                   	// #5
  402714:	adrp	x1, 406000 <ferror@plt+0x4370>
  402718:	mov	x0, #0x0                   	// #0
  40271c:	add	x1, x1, #0x2c8
  402720:	bl	401bc0 <dcgettext@plt>
  402724:	mov	x1, x0
  402728:	mov	x3, x25
  40272c:	mov	x2, x21
  402730:	mov	w0, #0x4                   	// #4
  402734:	bl	401be0 <errx@plt>
  402738:	mov	w2, #0x5                   	// #5
  40273c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402740:	mov	x0, #0x0                   	// #0
  402744:	add	x1, x1, #0x348
  402748:	bl	401bc0 <dcgettext@plt>
  40274c:	mov	x1, x0
  402750:	mov	w0, #0x4                   	// #4
  402754:	bl	401be0 <errx@plt>
  402758:	mov	w2, #0x5                   	// #5
  40275c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402760:	mov	x0, #0x0                   	// #0
  402764:	add	x1, x1, #0x278
  402768:	bl	401bc0 <dcgettext@plt>
  40276c:	mov	x1, x0
  402770:	mov	w0, #0x4                   	// #4
  402774:	bl	401be0 <errx@plt>
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402780:	mov	x0, #0x0                   	// #0
  402784:	add	x1, x1, #0x288
  402788:	bl	401bc0 <dcgettext@plt>
  40278c:	mov	x1, x0
  402790:	mov	w0, #0x4                   	// #4
  402794:	bl	401be0 <errx@plt>
  402798:	mov	w2, #0x5                   	// #5
  40279c:	adrp	x1, 406000 <ferror@plt+0x4370>
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	add	x1, x1, #0x2a8
  4027a8:	bl	401bc0 <dcgettext@plt>
  4027ac:	mov	x1, x0
  4027b0:	sxtw	x2, w21
  4027b4:	mov	w0, #0x4                   	// #4
  4027b8:	bl	401be0 <errx@plt>
  4027bc:	mov	x29, #0x0                   	// #0
  4027c0:	mov	x30, #0x0                   	// #0
  4027c4:	mov	x5, x0
  4027c8:	ldr	x1, [sp]
  4027cc:	add	x2, sp, #0x8
  4027d0:	mov	x6, sp
  4027d4:	movz	x0, #0x0, lsl #48
  4027d8:	movk	x0, #0x0, lsl #32
  4027dc:	movk	x0, #0x40, lsl #16
  4027e0:	movk	x0, #0x1ca0
  4027e4:	movz	x3, #0x0, lsl #48
  4027e8:	movk	x3, #0x0, lsl #32
  4027ec:	movk	x3, #0x40, lsl #16
  4027f0:	movk	x3, #0x5940
  4027f4:	movz	x4, #0x0, lsl #48
  4027f8:	movk	x4, #0x0, lsl #32
  4027fc:	movk	x4, #0x40, lsl #16
  402800:	movk	x4, #0x59c0
  402804:	bl	4019c0 <__libc_start_main@plt>
  402808:	bl	401a50 <abort@plt>
  40280c:	adrp	x0, 417000 <ferror@plt+0x15370>
  402810:	ldr	x0, [x0, #4064]
  402814:	cbz	x0, 40281c <ferror@plt+0xb8c>
  402818:	b	401a30 <__gmon_start__@plt>
  40281c:	ret
  402820:	adrp	x0, 418000 <ferror@plt+0x16370>
  402824:	add	x0, x0, #0x280
  402828:	adrp	x1, 418000 <ferror@plt+0x16370>
  40282c:	add	x1, x1, #0x280
  402830:	cmp	x1, x0
  402834:	b.eq	40284c <ferror@plt+0xbbc>  // b.none
  402838:	adrp	x1, 405000 <ferror@plt+0x3370>
  40283c:	ldr	x1, [x1, #2544]
  402840:	cbz	x1, 40284c <ferror@plt+0xbbc>
  402844:	mov	x16, x1
  402848:	br	x16
  40284c:	ret
  402850:	adrp	x0, 418000 <ferror@plt+0x16370>
  402854:	add	x0, x0, #0x280
  402858:	adrp	x1, 418000 <ferror@plt+0x16370>
  40285c:	add	x1, x1, #0x280
  402860:	sub	x1, x1, x0
  402864:	lsr	x2, x1, #63
  402868:	add	x1, x2, x1, asr #3
  40286c:	cmp	xzr, x1, asr #1
  402870:	asr	x1, x1, #1
  402874:	b.eq	40288c <ferror@plt+0xbfc>  // b.none
  402878:	adrp	x2, 405000 <ferror@plt+0x3370>
  40287c:	ldr	x2, [x2, #2552]
  402880:	cbz	x2, 40288c <ferror@plt+0xbfc>
  402884:	mov	x16, x2
  402888:	br	x16
  40288c:	ret
  402890:	stp	x29, x30, [sp, #-32]!
  402894:	mov	x29, sp
  402898:	str	x19, [sp, #16]
  40289c:	adrp	x19, 418000 <ferror@plt+0x16370>
  4028a0:	ldrb	w0, [x19, #680]
  4028a4:	cbnz	w0, 4028b4 <ferror@plt+0xc24>
  4028a8:	bl	402820 <ferror@plt+0xb90>
  4028ac:	mov	w0, #0x1                   	// #1
  4028b0:	strb	w0, [x19, #680]
  4028b4:	ldr	x19, [sp, #16]
  4028b8:	ldp	x29, x30, [sp], #32
  4028bc:	ret
  4028c0:	b	402850 <ferror@plt+0xbc0>
  4028c4:	nop
  4028c8:	stp	x29, x30, [sp, #-48]!
  4028cc:	adrp	x2, 418000 <ferror@plt+0x16370>
  4028d0:	mov	x29, sp
  4028d4:	ldr	x3, [x2, #600]
  4028d8:	stp	x19, x20, [sp, #16]
  4028dc:	mov	x19, x0
  4028e0:	ubfx	x0, x0, #13, #32
  4028e4:	cmp	x3, x0
  4028e8:	b.ne	402908 <ferror@plt+0xc78>  // b.any
  4028ec:	and	x0, x19, #0x1fff
  4028f0:	adrp	x20, 418000 <ferror@plt+0x16370>
  4028f4:	add	x20, x20, #0x3b0
  4028f8:	add	x0, x20, x0
  4028fc:	ldp	x19, x20, [sp, #16]
  402900:	ldp	x29, x30, [sp], #48
  402904:	ret
  402908:	adrp	x20, 418000 <ferror@plt+0x16370>
  40290c:	lsr	x1, x19, #13
  402910:	str	x21, [sp, #32]
  402914:	ldr	w21, [x20, #688]
  402918:	lsl	w1, w1, #13
  40291c:	str	x0, [x2, #600]
  402920:	mov	w2, #0x0                   	// #0
  402924:	mov	w0, w21
  402928:	bl	401900 <lseek@plt>
  40292c:	cmn	x0, #0x1
  402930:	b.eq	402998 <ferror@plt+0xd08>  // b.none
  402934:	adrp	x20, 418000 <ferror@plt+0x16370>
  402938:	add	x20, x20, #0x3b0
  40293c:	mov	w0, w21
  402940:	mov	x1, x20
  402944:	mov	x2, #0x4000                	// #16384
  402948:	bl	401b90 <read@plt>
  40294c:	tbnz	x0, #63, 402968 <ferror@plt+0xcd8>
  402950:	and	x0, x19, #0x1fff
  402954:	add	x0, x20, x0
  402958:	ldp	x19, x20, [sp, #16]
  40295c:	ldr	x21, [sp, #32]
  402960:	ldp	x29, x30, [sp], #48
  402964:	ret
  402968:	adrp	x1, 405000 <ferror@plt+0x3370>
  40296c:	add	x1, x1, #0xa10
  402970:	mov	w2, #0x5                   	// #5
  402974:	mov	x0, #0x0                   	// #0
  402978:	bl	401bc0 <dcgettext@plt>
  40297c:	bl	401aa0 <warn@plt>
  402980:	and	x0, x19, #0x1fff
  402984:	add	x0, x20, x0
  402988:	ldp	x19, x20, [sp, #16]
  40298c:	ldr	x21, [sp, #32]
  402990:	ldp	x29, x30, [sp], #48
  402994:	ret
  402998:	adrp	x1, 405000 <ferror@plt+0x3370>
  40299c:	add	x1, x1, #0xa00
  4029a0:	mov	w2, #0x5                   	// #5
  4029a4:	mov	x0, #0x0                   	// #0
  4029a8:	bl	401bc0 <dcgettext@plt>
  4029ac:	bl	401aa0 <warn@plt>
  4029b0:	ldr	w21, [x20, #688]
  4029b4:	b	402934 <ferror@plt+0xca4>
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	mov	x29, sp
  4029c0:	str	x19, [sp, #16]
  4029c4:	mov	x19, x0
  4029c8:	bl	401950 <malloc@plt>
  4029cc:	cmp	x0, #0x0
  4029d0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4029d4:	b.ne	4029e4 <ferror@plt+0xd54>  // b.any
  4029d8:	ldr	x19, [sp, #16]
  4029dc:	ldp	x29, x30, [sp], #32
  4029e0:	ret
  4029e4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4029e8:	mov	x2, x19
  4029ec:	add	x1, x1, #0xa28
  4029f0:	mov	w0, #0x8                   	// #8
  4029f4:	bl	401c60 <err@plt>
  4029f8:	stp	x29, x30, [sp, #-64]!
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	mov	x19, x1
  402a08:	mov	w1, #0xb000                	// #45056
  402a0c:	stp	x21, x22, [sp, #32]
  402a10:	sxtb	w21, w0
  402a14:	ldr	w3, [x19, #4]
  402a18:	ldrh	w0, [x19]
  402a1c:	mov	x20, x2
  402a20:	and	w0, w0, w1
  402a24:	ubfx	x3, x3, #0, #24
  402a28:	cmp	w0, #0x2, lsl #12
  402a2c:	b.ne	402aa8 <ferror@plt+0xe18>  // b.any
  402a30:	ubfx	x0, x3, #12, #12
  402a34:	and	w4, w3, #0xff
  402a38:	and	w0, w0, #0xffffff00
  402a3c:	add	x22, sp, #0x30
  402a40:	orr	w4, w0, w4
  402a44:	adrp	x2, 405000 <ferror@plt+0x3370>
  402a48:	ubfx	x3, x3, #8, #12
  402a4c:	mov	x0, x22
  402a50:	add	x2, x2, #0xa50
  402a54:	mov	x1, #0xa                   	// #10
  402a58:	bl	401910 <snprintf@plt>
  402a5c:	ldrsb	w0, [x20]
  402a60:	cmp	w21, #0x64
  402a64:	ldrb	w5, [x19, #7]
  402a68:	adrp	x6, 405000 <ferror@plt+0x3370>
  402a6c:	ldrh	w4, [x19, #2]
  402a70:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402a74:	ldrh	w2, [x19]
  402a78:	add	x6, x6, #0xa48
  402a7c:	mov	x3, x22
  402a80:	mov	w1, w21
  402a84:	csel	x6, x6, x20, eq  // eq = none
  402a88:	and	w2, w2, #0xfff
  402a8c:	adrp	x0, 405000 <ferror@plt+0x3370>
  402a90:	add	x0, x0, #0xa60
  402a94:	bl	401c10 <printf@plt>
  402a98:	ldp	x19, x20, [sp, #16]
  402a9c:	ldp	x21, x22, [sp, #32]
  402aa0:	ldp	x29, x30, [sp], #64
  402aa4:	ret
  402aa8:	add	x22, sp, #0x30
  402aac:	adrp	x2, 405000 <ferror@plt+0x3370>
  402ab0:	mov	x0, x22
  402ab4:	add	x2, x2, #0xa58
  402ab8:	mov	x1, #0xa                   	// #10
  402abc:	bl	401910 <snprintf@plt>
  402ac0:	b	402a5c <ferror@plt+0xdcc>
  402ac4:	nop
  402ac8:	stp	x29, x30, [sp, #-64]!
  402acc:	adrp	x2, 418000 <ferror@plt+0x16370>
  402ad0:	mov	x29, sp
  402ad4:	ldr	w2, [x2, #692]
  402ad8:	stp	x19, x20, [sp, #16]
  402adc:	mov	x19, x1
  402ae0:	mov	x20, x0
  402ae4:	stp	xzr, xzr, [sp, #32]
  402ae8:	stp	xzr, xzr, [sp, #48]
  402aec:	cbz	w2, 402b1c <ferror@plt+0xe8c>
  402af0:	ldrh	w0, [x19]
  402af4:	and	w0, w0, #0xf000
  402af8:	cmp	w0, #0xa, lsl #12
  402afc:	b.eq	402b10 <ferror@plt+0xe80>  // b.none
  402b00:	add	x1, sp, #0x20
  402b04:	mov	x0, x20
  402b08:	bl	401ba0 <utimes@plt>
  402b0c:	tbnz	w0, #31, 402b60 <ferror@plt+0xed0>
  402b10:	ldp	x19, x20, [sp, #16]
  402b14:	ldp	x29, x30, [sp], #64
  402b18:	ret
  402b1c:	ldrb	w2, [x1, #7]
  402b20:	ldrh	w1, [x1, #2]
  402b24:	bl	401ad0 <lchown@plt>
  402b28:	tbnz	w0, #31, 402b84 <ferror@plt+0xef4>
  402b2c:	ldrh	w1, [x19]
  402b30:	and	w0, w1, #0xf000
  402b34:	cmp	w0, #0xa, lsl #12
  402b38:	b.eq	402b10 <ferror@plt+0xe80>  // b.none
  402b3c:	tst	w1, #0xc00
  402b40:	b.eq	402b00 <ferror@plt+0xe70>  // b.none
  402b44:	mov	x0, x20
  402b48:	bl	401970 <chmod@plt>
  402b4c:	tbz	w0, #31, 402af0 <ferror@plt+0xe60>
  402b50:	adrp	x1, 405000 <ferror@plt+0x3370>
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	add	x1, x1, #0xa90
  402b5c:	b	402b6c <ferror@plt+0xedc>
  402b60:	adrp	x1, 405000 <ferror@plt+0x3370>
  402b64:	add	x1, x1, #0xaa8
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	bl	401bc0 <dcgettext@plt>
  402b74:	mov	x2, x20
  402b78:	mov	x1, x0
  402b7c:	mov	w0, #0x8                   	// #8
  402b80:	bl	401c60 <err@plt>
  402b84:	adrp	x1, 405000 <ferror@plt+0x3370>
  402b88:	mov	w2, #0x5                   	// #5
  402b8c:	add	x1, x1, #0xa78
  402b90:	b	402b6c <ferror@plt+0xedc>
  402b94:	nop
  402b98:	stp	x29, x30, [sp, #-48]!
  402b9c:	mov	x3, x0
  402ba0:	mov	x29, sp
  402ba4:	stp	x19, x20, [sp, #16]
  402ba8:	adrp	x19, 418000 <ferror@plt+0x16370>
  402bac:	add	x19, x19, #0x2b0
  402bb0:	add	x20, x19, #0x8
  402bb4:	mov	x0, x20
  402bb8:	ldr	x2, [x19, #120]
  402bbc:	str	x21, [sp, #32]
  402bc0:	mov	x21, x1
  402bc4:	str	x3, [x19, #8]
  402bc8:	ldr	x1, [x19, #128]
  402bcc:	str	w21, [x20, #8]
  402bd0:	str	x2, [x20, #24]
  402bd4:	lsl	w1, w1, #1
  402bd8:	str	w1, [x20, #32]
  402bdc:	bl	401bd0 <inflateReset@plt>
  402be0:	ldr	x0, [x19, #128]
  402be4:	cmp	x21, x0, lsl #1
  402be8:	b.hi	402c18 <ferror@plt+0xf88>  // b.pmore
  402bec:	mov	x0, x20
  402bf0:	mov	w1, #0x4                   	// #4
  402bf4:	bl	4018b0 <inflate@plt>
  402bf8:	mov	w19, w0
  402bfc:	cmp	w0, #0x1
  402c00:	b.ne	402c38 <ferror@plt+0xfa8>  // b.any
  402c04:	ldr	w0, [x20, #40]
  402c08:	ldp	x19, x20, [sp, #16]
  402c0c:	ldr	x21, [sp, #32]
  402c10:	ldp	x29, x30, [sp], #48
  402c14:	ret
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402c20:	mov	x0, #0x0                   	// #0
  402c24:	add	x1, x1, #0xac0
  402c28:	bl	401bc0 <dcgettext@plt>
  402c2c:	mov	x1, x0
  402c30:	mov	w0, #0x4                   	// #4
  402c34:	bl	401be0 <errx@plt>
  402c38:	adrp	x1, 405000 <ferror@plt+0x3370>
  402c3c:	add	x1, x1, #0xad8
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	mov	x0, #0x0                   	// #0
  402c48:	bl	401bc0 <dcgettext@plt>
  402c4c:	mov	x20, x0
  402c50:	mov	w0, w19
  402c54:	bl	401960 <zError@plt>
  402c58:	mov	x1, x20
  402c5c:	mov	x2, x0
  402c60:	mov	w0, #0x4                   	// #4
  402c64:	bl	401be0 <errx@plt>
  402c68:	stp	x29, x30, [sp, #-256]!
  402c6c:	mov	w9, #0xffffffd0            	// #-48
  402c70:	mov	w8, #0xffffff80            	// #-128
  402c74:	mov	x29, sp
  402c78:	add	x10, sp, #0xd0
  402c7c:	add	x1, sp, #0x100
  402c80:	stp	x1, x1, [sp, #48]
  402c84:	adrp	x1, 405000 <ferror@plt+0x3370>
  402c88:	add	x1, x1, #0xaf0
  402c8c:	str	x10, [sp, #64]
  402c90:	stp	w9, w8, [sp, #72]
  402c94:	ldp	x10, x11, [sp, #48]
  402c98:	stp	x10, x11, [sp, #16]
  402c9c:	ldp	x8, x9, [sp, #64]
  402ca0:	stp	x8, x9, [sp, #32]
  402ca4:	str	q0, [sp, #80]
  402ca8:	str	q1, [sp, #96]
  402cac:	str	q2, [sp, #112]
  402cb0:	str	q3, [sp, #128]
  402cb4:	str	q4, [sp, #144]
  402cb8:	str	q5, [sp, #160]
  402cbc:	str	q6, [sp, #176]
  402cc0:	str	q7, [sp, #192]
  402cc4:	stp	x2, x3, [sp, #208]
  402cc8:	add	x2, sp, #0x10
  402ccc:	stp	x4, x5, [sp, #224]
  402cd0:	stp	x6, x7, [sp, #240]
  402cd4:	bl	401b10 <vasprintf@plt>
  402cd8:	tbnz	w0, #31, 402ce4 <ferror@plt+0x1054>
  402cdc:	ldp	x29, x30, [sp], #256
  402ce0:	ret
  402ce4:	adrp	x1, 405000 <ferror@plt+0x3370>
  402ce8:	mov	w0, #0x8                   	// #8
  402cec:	add	x1, x1, #0xb00
  402cf0:	bl	401c60 <err@plt>
  402cf4:	nop
  402cf8:	stp	x29, x30, [sp, #-128]!
  402cfc:	mov	x29, sp
  402d00:	stp	x19, x20, [sp, #16]
  402d04:	mov	x20, x1
  402d08:	ldrh	w1, [x1]
  402d0c:	stp	x23, x24, [sp, #48]
  402d10:	mov	x24, x0
  402d14:	and	w1, w1, #0xf000
  402d18:	cmp	w1, #0x4, lsl #12
  402d1c:	b.eq	402e6c <ferror@plt+0x11dc>  // b.none
  402d20:	cmp	w1, #0x8, lsl #12
  402d24:	b.eq	40309c <ferror@plt+0x140c>  // b.none
  402d28:	cmp	w1, #0xa, lsl #12
  402d2c:	b.eq	402d9c <ferror@plt+0x110c>  // b.none
  402d30:	ldr	w0, [x20, #8]
  402d34:	tst	w0, #0xffffffc0
  402d38:	b.ne	4034ac <ferror@plt+0x181c>  // b.any
  402d3c:	cmp	w1, #0x2, lsl #12
  402d40:	b.eq	40310c <ferror@plt+0x147c>  // b.none
  402d44:	cmp	w1, #0x6, lsl #12
  402d48:	b.eq	40301c <ferror@plt+0x138c>  // b.none
  402d4c:	cmp	w1, #0x1, lsl #12
  402d50:	b.eq	4031cc <ferror@plt+0x153c>  // b.none
  402d54:	cmp	w1, #0xc, lsl #12
  402d58:	b.ne	403578 <ferror@plt+0x18e8>  // b.any
  402d5c:	ldr	w0, [x20, #4]
  402d60:	tst	x0, #0xffffff
  402d64:	b.ne	40355c <ferror@plt+0x18cc>  // b.any
  402d68:	mov	w0, #0x73                  	// #115
  402d6c:	mov	x19, #0x0                   	// #0
  402d70:	adrp	x1, 418000 <ferror@plt+0x16370>
  402d74:	ldr	w1, [x1, #824]
  402d78:	cbnz	w1, 403124 <ferror@plt+0x1494>
  402d7c:	adrp	x0, 418000 <ferror@plt+0x16370>
  402d80:	ldr	x0, [x0, #616]
  402d84:	ldrsb	w0, [x0]
  402d88:	cbnz	w0, 403140 <ferror@plt+0x14b0>
  402d8c:	ldp	x19, x20, [sp, #16]
  402d90:	ldp	x23, x24, [sp, #48]
  402d94:	ldp	x29, x30, [sp], #128
  402d98:	ret
  402d9c:	ldr	w0, [x20, #8]
  402da0:	adrp	x19, 418000 <ferror@plt+0x16370>
  402da4:	add	x19, x19, #0x2b0
  402da8:	stp	x25, x26, [sp, #64]
  402dac:	lsr	w0, w0, #6
  402db0:	stp	x21, x22, [sp, #32]
  402db4:	ldr	w22, [x19, #140]
  402db8:	ubfiz	x26, x0, #2, #26
  402dbc:	lsl	w21, w0, #2
  402dc0:	mov	x0, x26
  402dc4:	bl	4028c8 <ferror@plt+0xc38>
  402dc8:	mov	x1, x0
  402dcc:	add	x25, x26, #0x4
  402dd0:	mov	w0, w22
  402dd4:	ldr	w1, [x1]
  402dd8:	bl	403840 <ferror@plt+0x1bb0>
  402ddc:	mov	w22, w0
  402de0:	cbz	w21, 403514 <ferror@plt+0x1884>
  402de4:	ldr	w0, [x20, #4]
  402de8:	tst	x0, #0xffffff
  402dec:	b.eq	403538 <ferror@plt+0x18a8>  // b.none
  402df0:	adrp	x23, 418000 <ferror@plt+0x16370>
  402df4:	add	x23, x23, #0x258
  402df8:	ldr	x0, [x23, #24]
  402dfc:	cmp	x26, x0
  402e00:	b.cs	402e08 <ferror@plt+0x1178>  // b.hs, b.nlast
  402e04:	str	x26, [x23, #24]
  402e08:	ldr	x0, [x19, #152]
  402e0c:	cmp	x22, x0
  402e10:	b.hi	402ff8 <ferror@plt+0x1368>  // b.pmore
  402e14:	mov	x0, x25
  402e18:	sub	x21, x22, x25
  402e1c:	bl	4028c8 <ferror@plt+0xc38>
  402e20:	mov	x1, x21
  402e24:	bl	402b98 <ferror@plt+0xf08>
  402e28:	ldr	w1, [x20, #4]
  402e2c:	and	x1, x1, #0xffffff
  402e30:	cmp	x1, w0, sxtw
  402e34:	b.ne	4034dc <ferror@plt+0x184c>  // b.any
  402e38:	ldr	x3, [x19, #120]
  402e3c:	ldr	w1, [x19, #136]
  402e40:	strb	wzr, [x3, w0, sxtw]
  402e44:	cbnz	w1, 40302c <ferror@plt+0x139c>
  402e48:	ldr	x0, [x23, #16]
  402e4c:	ldrsb	w0, [x0]
  402e50:	cbnz	w0, 403068 <ferror@plt+0x13d8>
  402e54:	ldp	x19, x20, [sp, #16]
  402e58:	ldp	x21, x22, [sp, #32]
  402e5c:	ldp	x23, x24, [sp, #48]
  402e60:	ldp	x25, x26, [sp, #64]
  402e64:	ldp	x29, x30, [sp], #128
  402e68:	ret
  402e6c:	stp	x21, x22, [sp, #32]
  402e70:	stp	x25, x26, [sp, #64]
  402e74:	stp	x27, x28, [sp, #80]
  402e78:	bl	401850 <strlen@plt>
  402e7c:	add	w19, w0, #0x100
  402e80:	ldp	w25, w21, [x20, #4]
  402e84:	sxtw	x19, w19
  402e88:	mov	x26, x0
  402e8c:	mov	x0, x19
  402e90:	bl	401950 <malloc@plt>
  402e94:	cmp	x0, #0x0
  402e98:	lsr	w21, w21, #6
  402e9c:	ubfx	x25, x25, #0, #24
  402ea0:	mov	x22, x0
  402ea4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  402ea8:	lsl	w23, w21, #2
  402eac:	ubfiz	x28, x21, #2, #26
  402eb0:	b.ne	4034f0 <ferror@plt+0x1860>  // b.any
  402eb4:	cmp	x28, #0x0
  402eb8:	ccmp	w25, #0x0, #0x4, eq  // eq = none
  402ebc:	b.ne	403504 <ferror@plt+0x1874>  // b.any
  402ec0:	cbnz	w23, 403000 <ferror@plt+0x1370>
  402ec4:	adrp	x23, 418000 <ferror@plt+0x16370>
  402ec8:	add	x23, x23, #0x258
  402ecc:	sxtw	x27, w26
  402ed0:	mov	x1, x24
  402ed4:	mov	x2, x27
  402ed8:	mov	x0, x22
  402edc:	adrp	x19, 418000 <ferror@plt+0x16370>
  402ee0:	bl	401810 <memcpy@plt>
  402ee4:	add	x19, x19, #0x2b0
  402ee8:	mov	w0, #0x2f                  	// #47
  402eec:	strb	w0, [x22, x27]
  402ef0:	add	w0, w26, #0x1
  402ef4:	str	w0, [sp, #96]
  402ef8:	ldr	w0, [x19, #136]
  402efc:	cbnz	w0, 4031b8 <ferror@plt+0x1528>
  402f00:	ldr	x0, [x23, #16]
  402f04:	ldrsb	w0, [x0]
  402f08:	cbnz	w0, 403198 <ferror@plt+0x1508>
  402f0c:	ldr	w0, [sp, #96]
  402f10:	add	x24, x22, w0, sxtw
  402f14:	cbz	w25, 402fd8 <ferror@plt+0x1348>
  402f18:	mov	w0, w28
  402f1c:	bl	4028c8 <ferror@plt+0xc38>
  402f20:	mov	x27, x0
  402f24:	mov	x0, #0xc                   	// #12
  402f28:	bl	401950 <malloc@plt>
  402f2c:	mov	x20, x0
  402f30:	cbz	x0, 403474 <ferror@plt+0x17e4>
  402f34:	mov	x2, x0
  402f38:	ldr	w0, [x19, #140]
  402f3c:	mov	x1, x27
  402f40:	add	x28, x28, #0xc
  402f44:	bl	403898 <ferror@plt+0x1c08>
  402f48:	ldrb	w27, [x20, #8]
  402f4c:	mov	x0, x28
  402f50:	ubfiz	w27, w27, #2, #6
  402f54:	add	w1, w27, #0xc
  402f58:	sub	w25, w25, w1
  402f5c:	sxtw	x21, w27
  402f60:	bl	4028c8 <ferror@plt+0xc38>
  402f64:	mov	x1, x0
  402f68:	mov	x2, x21
  402f6c:	mov	x0, x24
  402f70:	bl	401810 <memcpy@plt>
  402f74:	ldr	w0, [sp, #96]
  402f78:	add	w0, w0, w27
  402f7c:	sxtw	x26, w0
  402f80:	strb	wzr, [x22, w0, sxtw]
  402f84:	cbz	w27, 403454 <ferror@plt+0x17c4>
  402f88:	mov	x0, x22
  402f8c:	bl	401850 <strlen@plt>
  402f90:	sub	x1, x26, x0
  402f94:	cmp	x1, #0x3
  402f98:	b.hi	403434 <ferror@plt+0x17a4>  // b.pmore
  402f9c:	mov	x0, x22
  402fa0:	mov	x1, x20
  402fa4:	bl	402cf8 <ferror@plt+0x1068>
  402fa8:	add	x28, x28, x21
  402fac:	ldr	x0, [x23, #8]
  402fb0:	cmp	x28, x0
  402fb4:	b.ls	403414 <ferror@plt+0x1784>  // b.plast
  402fb8:	ldr	x0, [x19, #144]
  402fbc:	cmp	x28, x0
  402fc0:	b.ls	402fc8 <ferror@plt+0x1338>  // b.plast
  402fc4:	str	x28, [x19, #144]
  402fc8:	mov	x0, x20
  402fcc:	bl	401af0 <free@plt>
  402fd0:	cmp	w25, #0x0
  402fd4:	b.gt	402f18 <ferror@plt+0x1288>
  402fd8:	mov	x0, x22
  402fdc:	ldp	x19, x20, [sp, #16]
  402fe0:	ldp	x21, x22, [sp, #32]
  402fe4:	ldp	x23, x24, [sp, #48]
  402fe8:	ldp	x25, x26, [sp, #64]
  402fec:	ldp	x27, x28, [sp, #80]
  402ff0:	ldp	x29, x30, [sp], #128
  402ff4:	b	401af0 <free@plt>
  402ff8:	str	x22, [x19, #152]
  402ffc:	b	402e14 <ferror@plt+0x1184>
  403000:	adrp	x23, 418000 <ferror@plt+0x16370>
  403004:	add	x23, x23, #0x258
  403008:	ldr	x0, [x23, #8]
  40300c:	cmp	x28, x0
  403010:	b.cs	402ecc <ferror@plt+0x123c>  // b.hs, b.nlast
  403014:	str	x28, [x23, #8]
  403018:	b	402ecc <ferror@plt+0x123c>
  40301c:	ldr	w19, [x20, #4]
  403020:	mov	w0, #0x62                  	// #98
  403024:	and	x19, x19, #0xffffff
  403028:	b	402d70 <ferror@plt+0x10e0>
  40302c:	mov	x2, x24
  403030:	add	x0, sp, #0x78
  403034:	adrp	x1, 405000 <ferror@plt+0x3370>
  403038:	add	x1, x1, #0xaf0
  40303c:	bl	402c68 <ferror@plt+0xfd8>
  403040:	ldr	x2, [sp, #120]
  403044:	mov	w0, #0x6c                  	// #108
  403048:	mov	x1, x20
  40304c:	bl	4029f8 <ferror@plt+0xd68>
  403050:	ldr	w0, [x19, #136]
  403054:	cmp	w0, #0x1
  403058:	b.gt	4033ec <ferror@plt+0x175c>
  40305c:	ldr	x0, [sp, #120]
  403060:	bl	401af0 <free@plt>
  403064:	b	402e48 <ferror@plt+0x11b8>
  403068:	ldr	x0, [x19, #120]
  40306c:	mov	x1, x24
  403070:	bl	401b00 <symlink@plt>
  403074:	tbnz	w0, #31, 4035cc <ferror@plt+0x193c>
  403078:	ldp	x21, x22, [sp, #32]
  40307c:	ldp	x25, x26, [sp, #64]
  403080:	mov	x1, x20
  403084:	mov	x0, x24
  403088:	bl	402ac8 <ferror@plt+0xe38>
  40308c:	ldp	x19, x20, [sp, #16]
  403090:	ldp	x23, x24, [sp, #48]
  403094:	ldp	x29, x30, [sp], #128
  403098:	ret
  40309c:	ldp	w1, w0, [x20, #4]
  4030a0:	stp	x21, x22, [sp, #32]
  4030a4:	stp	x25, x26, [sp, #64]
  4030a8:	and	w1, w1, #0xffffff
  4030ac:	lsr	w0, w0, #6
  4030b0:	stp	x27, x28, [sp, #80]
  4030b4:	ubfiz	x25, x0, #2, #26
  4030b8:	cbnz	w0, 403178 <ferror@plt+0x14e8>
  4030bc:	cbnz	w1, 4035ac <ferror@plt+0x191c>
  4030c0:	adrp	x23, 418000 <ferror@plt+0x16370>
  4030c4:	add	x23, x23, #0x258
  4030c8:	adrp	x19, 418000 <ferror@plt+0x16370>
  4030cc:	add	x19, x19, #0x2b0
  4030d0:	ldr	w0, [x19, #136]
  4030d4:	cbnz	w0, 4031e4 <ferror@plt+0x1554>
  4030d8:	ldr	x0, [x23, #16]
  4030dc:	ldrsb	w0, [x0]
  4030e0:	cbnz	w0, 4031f8 <ferror@plt+0x1568>
  4030e4:	ldr	w21, [x20, #4]
  4030e8:	tst	x21, #0xffffff
  4030ec:	b.ne	403254 <ferror@plt+0x15c4>  // b.any
  4030f0:	ldp	x19, x20, [sp, #16]
  4030f4:	ldp	x21, x22, [sp, #32]
  4030f8:	ldp	x23, x24, [sp, #48]
  4030fc:	ldp	x25, x26, [sp, #64]
  403100:	ldp	x27, x28, [sp, #80]
  403104:	ldp	x29, x30, [sp], #128
  403108:	ret
  40310c:	adrp	x1, 418000 <ferror@plt+0x16370>
  403110:	ldr	w19, [x20, #4]
  403114:	mov	w0, #0x63                  	// #99
  403118:	ldr	w1, [x1, #824]
  40311c:	and	x19, x19, #0xffffff
  403120:	cbz	w1, 402d7c <ferror@plt+0x10ec>
  403124:	mov	x2, x24
  403128:	mov	x1, x20
  40312c:	bl	4029f8 <ferror@plt+0xd68>
  403130:	adrp	x0, 418000 <ferror@plt+0x16370>
  403134:	ldr	x0, [x0, #616]
  403138:	ldrsb	w0, [x0]
  40313c:	cbz	w0, 402d8c <ferror@plt+0x10fc>
  403140:	ldrh	w2, [x20]
  403144:	add	x3, sp, #0x78
  403148:	mov	x1, x24
  40314c:	mov	w0, #0x0                   	// #0
  403150:	str	x19, [sp, #120]
  403154:	bl	4018c0 <__xmknod@plt>
  403158:	tbz	w0, #31, 403080 <ferror@plt+0x13f0>
  40315c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403160:	mov	w2, #0x5                   	// #5
  403164:	add	x1, x1, #0xdb0
  403168:	stp	x21, x22, [sp, #32]
  40316c:	stp	x25, x26, [sp, #64]
  403170:	stp	x27, x28, [sp, #80]
  403174:	b	40335c <ferror@plt+0x16cc>
  403178:	cbz	w1, 4035f0 <ferror@plt+0x1960>
  40317c:	adrp	x23, 418000 <ferror@plt+0x16370>
  403180:	add	x23, x23, #0x258
  403184:	ldr	x0, [x23, #24]
  403188:	cmp	x25, x0
  40318c:	b.cs	4030c8 <ferror@plt+0x1438>  // b.hs, b.nlast
  403190:	str	x25, [x23, #24]
  403194:	b	4030c8 <ferror@plt+0x1438>
  403198:	ldrh	w1, [x20]
  40319c:	mov	x0, x24
  4031a0:	bl	401c40 <mkdir@plt>
  4031a4:	tbnz	w0, #31, 40362c <ferror@plt+0x199c>
  4031a8:	mov	x1, x20
  4031ac:	mov	x0, x24
  4031b0:	bl	402ac8 <ferror@plt+0xe38>
  4031b4:	b	402f0c <ferror@plt+0x127c>
  4031b8:	mov	x2, x24
  4031bc:	mov	x1, x20
  4031c0:	mov	w0, #0x64                  	// #100
  4031c4:	bl	4029f8 <ferror@plt+0xd68>
  4031c8:	b	402f00 <ferror@plt+0x1270>
  4031cc:	ldr	w0, [x20, #4]
  4031d0:	tst	x0, #0xffffff
  4031d4:	b.ne	403610 <ferror@plt+0x1980>  // b.any
  4031d8:	mov	w0, #0x70                  	// #112
  4031dc:	mov	x19, #0x0                   	// #0
  4031e0:	b	402d70 <ferror@plt+0x10e0>
  4031e4:	mov	x2, x24
  4031e8:	mov	x1, x20
  4031ec:	mov	w0, #0x66                  	// #102
  4031f0:	bl	4029f8 <ferror@plt+0xd68>
  4031f4:	b	4030d8 <ferror@plt+0x1448>
  4031f8:	ldrh	w2, [x20]
  4031fc:	mov	x0, x24
  403200:	mov	w1, #0x241                 	// #577
  403204:	bl	401980 <open@plt>
  403208:	mov	w27, w0
  40320c:	tbnz	w0, #31, 4035e0 <ferror@plt+0x1950>
  403210:	ldr	w21, [x20, #4]
  403214:	tst	x21, #0xffffff
  403218:	b.ne	403258 <ferror@plt+0x15c8>  // b.any
  40321c:	ldr	x0, [x23, #16]
  403220:	ldrsb	w0, [x0]
  403224:	cbz	w0, 4030f0 <ferror@plt+0x1460>
  403228:	mov	w0, w27
  40322c:	bl	401940 <fsync@plt>
  403230:	mov	w19, w0
  403234:	mov	w0, w27
  403238:	bl	401a20 <close@plt>
  40323c:	orr	w19, w19, w0
  403240:	cbnz	w19, 403350 <ferror@plt+0x16c0>
  403244:	ldp	x21, x22, [sp, #32]
  403248:	ldp	x25, x26, [sp, #64]
  40324c:	ldp	x27, x28, [sp, #80]
  403250:	b	403080 <ferror@plt+0x13f0>
  403254:	mov	w27, #0x0                   	// #0
  403258:	ldr	x26, [x19, #128]
  40325c:	and	x21, x21, #0xffffff
  403260:	adrp	x28, 405000 <ferror@plt+0x3370>
  403264:	add	x1, x28, #0xc38
  403268:	sub	x4, x26, #0x1
  40326c:	adrp	x0, 405000 <ferror@plt+0x3370>
  403270:	add	x4, x4, x21
  403274:	add	x0, x0, #0xc20
  403278:	stp	x1, x0, [sp, #96]
  40327c:	udiv	x4, x4, x26
  403280:	add	x28, x25, x4, lsl #2
  403284:	nop
  403288:	ldr	w22, [x19, #140]
  40328c:	mov	x0, x25
  403290:	bl	4028c8 <ferror@plt+0xc38>
  403294:	mov	x1, x0
  403298:	mov	w0, w22
  40329c:	ldr	w1, [x1]
  4032a0:	bl	403840 <ferror@plt+0x1bb0>
  4032a4:	mov	w22, w0
  4032a8:	ldr	x1, [x19, #152]
  4032ac:	cmp	x1, w0, uxtw
  4032b0:	b.cs	4032b8 <ferror@plt+0x1628>  // b.hs, b.nlast
  4032b4:	str	x22, [x19, #152]
  4032b8:	ldr	w0, [x19, #136]
  4032bc:	add	x25, x25, #0x4
  4032c0:	cmp	x22, x28
  4032c4:	b.eq	4033a4 <ferror@plt+0x1714>  // b.none
  4032c8:	cmp	w0, #0x1
  4032cc:	sub	x26, x22, x28
  4032d0:	b.le	4032f4 <ferror@plt+0x1664>
  4032d4:	ldr	x1, [sp, #96]
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	mov	x0, #0x0                   	// #0
  4032e0:	bl	401bc0 <dcgettext@plt>
  4032e4:	mov	x3, x26
  4032e8:	mov	x2, x22
  4032ec:	mov	x1, x28
  4032f0:	bl	401c10 <printf@plt>
  4032f4:	mov	x0, x28
  4032f8:	bl	4028c8 <ferror@plt+0xc38>
  4032fc:	mov	x1, x26
  403300:	bl	402b98 <ferror@plt+0xf08>
  403304:	ldr	x28, [x19, #128]
  403308:	sxtw	x26, w0
  40330c:	cmp	x21, x28
  403310:	b.cc	403374 <ferror@plt+0x16e4>  // b.lo, b.ul, b.last
  403314:	cmp	x26, x28
  403318:	b.ne	403488 <ferror@plt+0x17f8>  // b.any
  40331c:	ldr	x0, [x23, #16]
  403320:	sub	x21, x21, x26
  403324:	ldrsb	w0, [x0]
  403328:	cbnz	w0, 40333c <ferror@plt+0x16ac>
  40332c:	cbz	x21, 40321c <ferror@plt+0x158c>
  403330:	mov	x28, x22
  403334:	ldr	x26, [x19, #128]
  403338:	b	403288 <ferror@plt+0x15f8>
  40333c:	ldr	x1, [x19, #120]
  403340:	mov	x2, x26
  403344:	mov	w0, w27
  403348:	bl	401a40 <write@plt>
  40334c:	tbz	x0, #63, 40332c <ferror@plt+0x169c>
  403350:	adrp	x1, 405000 <ferror@plt+0x3370>
  403354:	add	x1, x1, #0xca0
  403358:	mov	w2, #0x5                   	// #5
  40335c:	mov	x0, #0x0                   	// #0
  403360:	bl	401bc0 <dcgettext@plt>
  403364:	mov	x2, x24
  403368:	mov	x1, x0
  40336c:	mov	w0, #0x8                   	// #8
  403370:	bl	401c60 <err@plt>
  403374:	cmp	x21, x26
  403378:	b.eq	40331c <ferror@plt+0x168c>  // b.none
  40337c:	mov	w2, #0x5                   	// #5
  403380:	adrp	x1, 405000 <ferror@plt+0x3370>
  403384:	mov	x0, #0x0                   	// #0
  403388:	add	x1, x1, #0xc80
  40338c:	bl	401bc0 <dcgettext@plt>
  403390:	mov	x1, x0
  403394:	mov	x3, x21
  403398:	mov	x2, x26
  40339c:	mov	w0, #0x4                   	// #4
  4033a0:	bl	401be0 <errx@plt>
  4033a4:	cmp	w0, #0x1
  4033a8:	ldr	x28, [x19, #128]
  4033ac:	b.le	4033d0 <ferror@plt+0x1740>
  4033b0:	ldr	x1, [sp, #104]
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	mov	x0, #0x0                   	// #0
  4033bc:	bl	401bc0 <dcgettext@plt>
  4033c0:	mov	x2, x28
  4033c4:	mov	x1, x22
  4033c8:	bl	401c10 <printf@plt>
  4033cc:	ldr	x28, [x19, #128]
  4033d0:	cmp	x21, x28
  4033d4:	ldr	x0, [x19, #120]
  4033d8:	csel	x26, x26, x21, cs  // cs = hs, nlast
  4033dc:	mov	x2, x26
  4033e0:	mov	w1, #0x0                   	// #0
  4033e4:	bl	4019e0 <memset@plt>
  4033e8:	b	40330c <ferror@plt+0x167c>
  4033ec:	mov	w2, #0x5                   	// #5
  4033f0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4033f4:	mov	x0, #0x0                   	// #0
  4033f8:	add	x1, x1, #0xc38
  4033fc:	bl	401bc0 <dcgettext@plt>
  403400:	mov	x3, x21
  403404:	mov	x2, x22
  403408:	mov	x1, x25
  40340c:	bl	401c10 <printf@plt>
  403410:	b	40305c <ferror@plt+0x13cc>
  403414:	mov	w2, #0x5                   	// #5
  403418:	adrp	x1, 405000 <ferror@plt+0x3370>
  40341c:	mov	x0, #0x0                   	// #0
  403420:	add	x1, x1, #0xb98
  403424:	bl	401bc0 <dcgettext@plt>
  403428:	mov	x1, x0
  40342c:	mov	w0, #0x4                   	// #4
  403430:	bl	401be0 <errx@plt>
  403434:	mov	w2, #0x5                   	// #5
  403438:	adrp	x1, 405000 <ferror@plt+0x3370>
  40343c:	mov	x0, #0x0                   	// #0
  403440:	add	x1, x1, #0xb80
  403444:	bl	401bc0 <dcgettext@plt>
  403448:	mov	x1, x0
  40344c:	mov	w0, #0x4                   	// #4
  403450:	bl	401be0 <errx@plt>
  403454:	mov	w2, #0x5                   	// #5
  403458:	adrp	x1, 405000 <ferror@plt+0x3370>
  40345c:	mov	x0, #0x0                   	// #0
  403460:	add	x1, x1, #0xb68
  403464:	bl	401bc0 <dcgettext@plt>
  403468:	mov	x1, x0
  40346c:	mov	w0, #0x4                   	// #4
  403470:	bl	401be0 <errx@plt>
  403474:	adrp	x1, 405000 <ferror@plt+0x3370>
  403478:	mov	x2, #0xc                   	// #12
  40347c:	add	x1, x1, #0xa28
  403480:	mov	w0, #0x8                   	// #8
  403484:	bl	401c60 <err@plt>
  403488:	mov	w2, #0x5                   	// #5
  40348c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403490:	mov	x0, #0x0                   	// #0
  403494:	add	x1, x1, #0xc68
  403498:	bl	401bc0 <dcgettext@plt>
  40349c:	mov	x1, x0
  4034a0:	mov	x2, x26
  4034a4:	mov	w0, #0x4                   	// #4
  4034a8:	bl	401be0 <errx@plt>
  4034ac:	adrp	x1, 405000 <ferror@plt+0x3370>
  4034b0:	add	x1, x1, #0xd30
  4034b4:	mov	w2, #0x5                   	// #5
  4034b8:	stp	x21, x22, [sp, #32]
  4034bc:	stp	x25, x26, [sp, #64]
  4034c0:	stp	x27, x28, [sp, #80]
  4034c4:	mov	x0, #0x0                   	// #0
  4034c8:	bl	401bc0 <dcgettext@plt>
  4034cc:	mov	x1, x0
  4034d0:	mov	x2, x24
  4034d4:	mov	w0, #0x4                   	// #4
  4034d8:	bl	401be0 <errx@plt>
  4034dc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4034e0:	mov	w2, #0x5                   	// #5
  4034e4:	add	x1, x1, #0xcf8
  4034e8:	stp	x27, x28, [sp, #80]
  4034ec:	b	4034c4 <ferror@plt+0x1834>
  4034f0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4034f4:	mov	x2, x19
  4034f8:	add	x1, x1, #0xa28
  4034fc:	mov	w0, #0x8                   	// #8
  403500:	bl	401c60 <err@plt>
  403504:	adrp	x1, 405000 <ferror@plt+0x3370>
  403508:	mov	w2, #0x5                   	// #5
  40350c:	add	x1, x1, #0xb18
  403510:	b	4034c4 <ferror@plt+0x1834>
  403514:	mov	w2, #0x5                   	// #5
  403518:	adrp	x1, 405000 <ferror@plt+0x3370>
  40351c:	mov	x0, #0x0                   	// #0
  403520:	add	x1, x1, #0xcb8
  403524:	stp	x27, x28, [sp, #80]
  403528:	bl	401bc0 <dcgettext@plt>
  40352c:	mov	x1, x0
  403530:	mov	w0, #0x4                   	// #4
  403534:	bl	401be0 <errx@plt>
  403538:	mov	w2, #0x5                   	// #5
  40353c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403540:	mov	x0, #0x0                   	// #0
  403544:	add	x1, x1, #0xcd8
  403548:	stp	x27, x28, [sp, #80]
  40354c:	bl	401bc0 <dcgettext@plt>
  403550:	mov	x1, x0
  403554:	mov	w0, #0x4                   	// #4
  403558:	bl	401be0 <errx@plt>
  40355c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403560:	mov	w2, #0x5                   	// #5
  403564:	add	x1, x1, #0xd78
  403568:	stp	x21, x22, [sp, #32]
  40356c:	stp	x25, x26, [sp, #64]
  403570:	stp	x27, x28, [sp, #80]
  403574:	b	4034c4 <ferror@plt+0x1834>
  403578:	mov	w2, #0x5                   	// #5
  40357c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403580:	mov	x0, #0x0                   	// #0
  403584:	add	x1, x1, #0xd98
  403588:	stp	x21, x22, [sp, #32]
  40358c:	stp	x25, x26, [sp, #64]
  403590:	stp	x27, x28, [sp, #80]
  403594:	bl	401bc0 <dcgettext@plt>
  403598:	ldrh	w3, [x20]
  40359c:	mov	x1, x0
  4035a0:	mov	x2, x24
  4035a4:	mov	w0, #0x4                   	// #4
  4035a8:	bl	401be0 <errx@plt>
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4035b4:	mov	x0, #0x0                   	// #0
  4035b8:	add	x1, x1, #0xbb0
  4035bc:	bl	401bc0 <dcgettext@plt>
  4035c0:	mov	x1, x0
  4035c4:	mov	w0, #0x4                   	// #4
  4035c8:	bl	401be0 <errx@plt>
  4035cc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4035d0:	mov	w2, #0x5                   	// #5
  4035d4:	add	x1, x1, #0xd18
  4035d8:	stp	x27, x28, [sp, #80]
  4035dc:	b	40335c <ferror@plt+0x16cc>
  4035e0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4035e4:	mov	w2, #0x5                   	// #5
  4035e8:	add	x1, x1, #0xc10
  4035ec:	b	40335c <ferror@plt+0x16cc>
  4035f0:	mov	w2, #0x5                   	// #5
  4035f4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4035f8:	mov	x0, #0x0                   	// #0
  4035fc:	add	x1, x1, #0xbe0
  403600:	bl	401bc0 <dcgettext@plt>
  403604:	mov	x1, x0
  403608:	mov	w0, #0x4                   	// #4
  40360c:	bl	401be0 <errx@plt>
  403610:	adrp	x1, 405000 <ferror@plt+0x3370>
  403614:	mov	w2, #0x5                   	// #5
  403618:	add	x1, x1, #0xd58
  40361c:	stp	x21, x22, [sp, #32]
  403620:	stp	x25, x26, [sp, #64]
  403624:	stp	x27, x28, [sp, #80]
  403628:	b	4034c4 <ferror@plt+0x1834>
  40362c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403630:	mov	w2, #0x5                   	// #5
  403634:	add	x1, x1, #0xb50
  403638:	b	40335c <ferror@plt+0x16cc>
  40363c:	nop
  403640:	stp	x29, x30, [sp, #-32]!
  403644:	adrp	x0, 418000 <ferror@plt+0x16370>
  403648:	mov	x29, sp
  40364c:	stp	x19, x20, [sp, #16]
  403650:	ldr	x20, [x0, #664]
  403654:	bl	401c20 <__errno_location@plt>
  403658:	mov	x19, x0
  40365c:	mov	x0, x20
  403660:	str	wzr, [x19]
  403664:	bl	401c90 <ferror@plt>
  403668:	cbz	w0, 403708 <ferror@plt+0x1a78>
  40366c:	ldr	w0, [x19]
  403670:	cmp	w0, #0x9
  403674:	b.ne	4036b8 <ferror@plt+0x1a28>  // b.any
  403678:	adrp	x0, 418000 <ferror@plt+0x16370>
  40367c:	ldr	x20, [x0, #640]
  403680:	str	wzr, [x19]
  403684:	mov	x0, x20
  403688:	bl	401c90 <ferror@plt>
  40368c:	cbnz	w0, 4036a0 <ferror@plt+0x1a10>
  403690:	mov	x0, x20
  403694:	bl	401b70 <fflush@plt>
  403698:	cbz	w0, 4036e8 <ferror@plt+0x1a58>
  40369c:	nop
  4036a0:	ldr	w0, [x19]
  4036a4:	cmp	w0, #0x9
  4036a8:	b.ne	4036e0 <ferror@plt+0x1a50>  // b.any
  4036ac:	ldp	x19, x20, [sp, #16]
  4036b0:	ldp	x29, x30, [sp], #32
  4036b4:	ret
  4036b8:	cmp	w0, #0x20
  4036bc:	b.eq	403678 <ferror@plt+0x19e8>  // b.none
  4036c0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	add	x1, x1, #0xdc8
  4036cc:	cbz	w0, 403734 <ferror@plt+0x1aa4>
  4036d0:	mov	x0, #0x0                   	// #0
  4036d4:	bl	401bc0 <dcgettext@plt>
  4036d8:	bl	401aa0 <warn@plt>
  4036dc:	nop
  4036e0:	mov	w0, #0x1                   	// #1
  4036e4:	bl	401830 <_exit@plt>
  4036e8:	mov	x0, x20
  4036ec:	bl	401930 <fileno@plt>
  4036f0:	tbnz	w0, #31, 4036a0 <ferror@plt+0x1a10>
  4036f4:	bl	401880 <dup@plt>
  4036f8:	tbnz	w0, #31, 4036a0 <ferror@plt+0x1a10>
  4036fc:	bl	401a20 <close@plt>
  403700:	cbz	w0, 4036ac <ferror@plt+0x1a1c>
  403704:	b	4036a0 <ferror@plt+0x1a10>
  403708:	mov	x0, x20
  40370c:	bl	401b70 <fflush@plt>
  403710:	cbnz	w0, 40366c <ferror@plt+0x19dc>
  403714:	mov	x0, x20
  403718:	bl	401930 <fileno@plt>
  40371c:	tbnz	w0, #31, 40366c <ferror@plt+0x19dc>
  403720:	bl	401880 <dup@plt>
  403724:	tbnz	w0, #31, 40366c <ferror@plt+0x19dc>
  403728:	bl	401a20 <close@plt>
  40372c:	cbz	w0, 403678 <ferror@plt+0x19e8>
  403730:	b	40366c <ferror@plt+0x19dc>
  403734:	mov	x0, #0x0                   	// #0
  403738:	bl	401bc0 <dcgettext@plt>
  40373c:	bl	401b80 <warnx@plt>
  403740:	b	4036e0 <ferror@plt+0x1a50>
  403744:	nop
  403748:	cmp	w0, w1
  40374c:	b.eq	40382c <ferror@plt+0x1b9c>  // b.none
  403750:	sub	sp, sp, #0x10
  403754:	ldrh	w5, [x2]
  403758:	ldrh	w4, [x2, #2]
  40375c:	ldurh	w0, [x2, #5]
  403760:	rev16	w5, w5
  403764:	ldrb	w6, [x2, #7]
  403768:	rev16	w4, w4
  40376c:	ldrb	w7, [x2, #4]
  403770:	rev16	w0, w0
  403774:	strh	w5, [sp]
  403778:	strh	w4, [sp, #2]
  40377c:	strh	w0, [sp, #4]
  403780:	strb	w7, [sp, #6]
  403784:	strb	w6, [sp, #7]
  403788:	ldrb	w5, [x2, #11]
  40378c:	ldrb	w6, [x2, #8]
  403790:	ldrb	w4, [x2, #10]
  403794:	ldrb	w0, [x2, #9]
  403798:	cbnz	w1, 4037e4 <ferror@plt+0x1b54>
  40379c:	lsl	w8, w5, #6
  4037a0:	lsl	w7, w6, #6
  4037a4:	lsl	w2, w0, #6
  4037a8:	lsl	w1, w4, #6
  4037ac:	orr	w0, w7, w0, lsr #2
  4037b0:	orr	w6, w8, w6, lsr #2
  4037b4:	orr	w4, w2, w4, lsr #2
  4037b8:	orr	w5, w1, w5, lsr #2
  4037bc:	strb	w6, [sp, #8]
  4037c0:	strb	w5, [sp, #9]
  4037c4:	strb	w4, [sp, #10]
  4037c8:	strb	w0, [sp, #11]
  4037cc:	ldr	x0, [sp]
  4037d0:	str	x0, [x3]
  4037d4:	ldr	w0, [sp, #8]
  4037d8:	str	w0, [x3, #8]
  4037dc:	add	sp, sp, #0x10
  4037e0:	ret
  4037e4:	lsr	w8, w5, #6
  4037e8:	lsr	w7, w6, #6
  4037ec:	lsr	w2, w0, #6
  4037f0:	lsr	w1, w4, #6
  4037f4:	orr	w0, w7, w0, lsl #2
  4037f8:	orr	w6, w8, w6, lsl #2
  4037fc:	orr	w4, w2, w4, lsl #2
  403800:	orr	w5, w1, w5, lsl #2
  403804:	strb	w6, [sp, #8]
  403808:	strb	w5, [sp, #9]
  40380c:	strb	w4, [sp, #10]
  403810:	strb	w0, [sp, #11]
  403814:	ldr	x0, [sp]
  403818:	str	x0, [x3]
  40381c:	ldr	w0, [sp, #8]
  403820:	str	w0, [x3, #8]
  403824:	add	sp, sp, #0x10
  403828:	ret
  40382c:	mov	x1, x2
  403830:	mov	x0, x3
  403834:	mov	x2, #0xc                   	// #12
  403838:	b	401820 <memmove@plt>
  40383c:	nop
  403840:	cmp	w0, #0x0
  403844:	rev	w0, w1
  403848:	csel	w0, w0, w1, ne  // ne = any
  40384c:	ret
  403850:	cbz	w0, 403894 <ferror@plt+0x1c04>
  403854:	ldp	w8, w7, [x1]
  403858:	ldp	w6, w5, [x1, #8]
  40385c:	rev	w8, w8
  403860:	ldp	w4, w3, [x1, #32]
  403864:	rev	w7, w7
  403868:	ldp	w2, w0, [x1, #40]
  40386c:	rev	w6, w6
  403870:	rev	w5, w5
  403874:	rev	w4, w4
  403878:	rev	w3, w3
  40387c:	rev	w2, w2
  403880:	rev	w0, w0
  403884:	stp	w8, w7, [x1]
  403888:	stp	w6, w5, [x1, #8]
  40388c:	stp	w4, w3, [x1, #32]
  403890:	stp	w2, w0, [x1, #40]
  403894:	ret
  403898:	mov	x3, x2
  40389c:	mov	x2, x1
  4038a0:	mov	w1, #0x0                   	// #0
  4038a4:	b	403748 <ferror@plt+0x1ab8>
  4038a8:	mov	x4, x1
  4038ac:	mov	x3, x2
  4038b0:	mov	w1, w0
  4038b4:	mov	x2, x4
  4038b8:	mov	w0, #0x0                   	// #0
  4038bc:	b	403748 <ferror@plt+0x1ab8>
  4038c0:	stp	x29, x30, [sp, #-48]!
  4038c4:	mov	w2, #0x0                   	// #0
  4038c8:	mov	x29, sp
  4038cc:	str	x19, [sp, #16]
  4038d0:	mov	w19, w0
  4038d4:	bl	401900 <lseek@plt>
  4038d8:	tbnz	x0, #63, 403900 <ferror@plt+0x1c70>
  4038dc:	add	x1, sp, #0x2f
  4038e0:	mov	w0, w19
  4038e4:	mov	x2, #0x1                   	// #1
  4038e8:	bl	401b90 <read@plt>
  4038ec:	cmp	x0, #0x0
  4038f0:	cset	x0, gt
  4038f4:	ldr	x19, [sp, #16]
  4038f8:	ldp	x29, x30, [sp], #48
  4038fc:	ret
  403900:	mov	x0, #0x0                   	// #0
  403904:	ldr	x19, [sp, #16]
  403908:	ldp	x29, x30, [sp], #48
  40390c:	ret
  403910:	stp	x29, x30, [sp, #-144]!
  403914:	mov	w1, w0
  403918:	mov	w0, #0x0                   	// #0
  40391c:	mov	x29, sp
  403920:	add	x2, sp, #0x10
  403924:	bl	401bb0 <__fxstat@plt>
  403928:	cbnz	w0, 403944 <ferror@plt+0x1cb4>
  40392c:	ldr	w0, [sp, #32]
  403930:	ldp	x29, x30, [sp], #144
  403934:	and	w0, w0, #0xf000
  403938:	cmp	w0, #0x6, lsl #12
  40393c:	cset	w0, eq  // eq = none
  403940:	ret
  403944:	mov	w0, #0x0                   	// #0
  403948:	ldp	x29, x30, [sp], #144
  40394c:	ret
  403950:	stp	x29, x30, [sp, #-64]!
  403954:	mov	x29, sp
  403958:	stp	x21, x22, [sp, #32]
  40395c:	mov	w22, w0
  403960:	mov	w0, w22
  403964:	stp	x19, x20, [sp, #16]
  403968:	mov	x19, #0x400                 	// #1024
  40396c:	mov	w20, #0x36                  	// #54
  403970:	mov	x1, x19
  403974:	str	x23, [sp, #48]
  403978:	mov	x23, #0x0                   	// #0
  40397c:	bl	4038c0 <ferror@plt+0x1c30>
  403980:	cbz	x0, 4039d4 <ferror@plt+0x1d44>
  403984:	nop
  403988:	mov	x23, x19
  40398c:	subs	w20, w20, #0x1
  403990:	b.ne	4039c0 <ferror@plt+0x1d30>  // b.any
  403994:	mov	w0, w22
  403998:	mov	x1, #0xffffffffffffffff    	// #-1
  40399c:	mov	x21, #0xffffffffffffffff    	// #-1
  4039a0:	bl	4038c0 <ferror@plt+0x1c30>
  4039a4:	cbz	x0, 403a3c <ferror@plt+0x1dac>
  4039a8:	mov	x0, x21
  4039ac:	ldp	x19, x20, [sp, #16]
  4039b0:	ldp	x21, x22, [sp, #32]
  4039b4:	ldr	x23, [sp, #48]
  4039b8:	ldp	x29, x30, [sp], #64
  4039bc:	ret
  4039c0:	lsl	x19, x19, #1
  4039c4:	mov	w0, w22
  4039c8:	mov	x1, x19
  4039cc:	bl	4038c0 <ferror@plt+0x1c30>
  4039d0:	cbnz	x0, 403988 <ferror@plt+0x1cf8>
  4039d4:	sub	x0, x19, #0x1
  4039d8:	mov	x21, x19
  4039dc:	mov	x19, x23
  4039e0:	cmp	x19, x0
  4039e4:	b.cs	403a14 <ferror@plt+0x1d84>  // b.hs, b.nlast
  4039e8:	add	x20, x21, x19
  4039ec:	mov	w0, w22
  4039f0:	lsr	x20, x20, #1
  4039f4:	mov	x1, x20
  4039f8:	bl	4038c0 <ferror@plt+0x1c30>
  4039fc:	cmp	x0, #0x0
  403a00:	csel	x21, x21, x20, ne  // ne = any
  403a04:	csel	x19, x20, x19, ne  // ne = any
  403a08:	sub	x0, x21, #0x1
  403a0c:	cmp	x0, x19
  403a10:	b.hi	4039e8 <ferror@plt+0x1d58>  // b.pmore
  403a14:	add	x21, x19, #0x1
  403a18:	mov	w0, w22
  403a1c:	mov	x1, #0x0                   	// #0
  403a20:	bl	4038c0 <ferror@plt+0x1c30>
  403a24:	mov	x0, x21
  403a28:	ldp	x19, x20, [sp, #16]
  403a2c:	ldp	x21, x22, [sp, #32]
  403a30:	ldr	x23, [sp, #48]
  403a34:	ldp	x29, x30, [sp], #64
  403a38:	ret
  403a3c:	mov	x0, #0xfffffffffffffffe    	// #-2
  403a40:	b	4039e0 <ferror@plt+0x1d50>
  403a44:	nop
  403a48:	stp	x29, x30, [sp, #-208]!
  403a4c:	mov	x29, sp
  403a50:	stp	x19, x20, [sp, #16]
  403a54:	mov	x19, x1
  403a58:	mov	x1, #0x1272                	// #4722
  403a5c:	mov	x2, x19
  403a60:	mov	w20, w0
  403a64:	movk	x1, #0x8008, lsl #16
  403a68:	bl	401c70 <ioctl@plt>
  403a6c:	tbnz	w0, #31, 403a80 <ferror@plt+0x1df0>
  403a70:	mov	w0, #0x0                   	// #0
  403a74:	ldp	x19, x20, [sp, #16]
  403a78:	ldp	x29, x30, [sp], #208
  403a7c:	ret
  403a80:	str	x21, [sp, #32]
  403a84:	add	x21, sp, #0x50
  403a88:	mov	w0, w20
  403a8c:	mov	x2, x21
  403a90:	mov	x1, #0x1260                	// #4704
  403a94:	bl	401c70 <ioctl@plt>
  403a98:	tbnz	w0, #31, 403abc <ferror@plt+0x1e2c>
  403a9c:	ldr	x1, [sp, #80]
  403aa0:	mov	w0, #0x0                   	// #0
  403aa4:	ldr	x21, [sp, #32]
  403aa8:	lsl	x1, x1, #9
  403aac:	str	x1, [x19]
  403ab0:	ldp	x19, x20, [sp, #16]
  403ab4:	ldp	x29, x30, [sp], #208
  403ab8:	ret
  403abc:	mov	x1, #0x204                 	// #516
  403ac0:	add	x2, sp, #0x30
  403ac4:	mov	w0, w20
  403ac8:	movk	x1, #0x8020, lsl #16
  403acc:	bl	401c70 <ioctl@plt>
  403ad0:	tbnz	w0, #31, 403aec <ferror@plt+0x1e5c>
  403ad4:	ldr	w1, [sp, #48]
  403ad8:	mov	w0, #0x0                   	// #0
  403adc:	ldr	x21, [sp, #32]
  403ae0:	lsl	x1, x1, #9
  403ae4:	str	x1, [x19]
  403ae8:	b	403a74 <ferror@plt+0x1de4>
  403aec:	mov	w1, w20
  403af0:	mov	x2, x21
  403af4:	mov	w0, #0x0                   	// #0
  403af8:	bl	401bb0 <__fxstat@plt>
  403afc:	ldr	w1, [sp, #96]
  403b00:	and	w1, w1, #0xf000
  403b04:	cbnz	w0, 403b20 <ferror@plt+0x1e90>
  403b08:	cmp	w1, #0x8, lsl #12
  403b0c:	b.ne	403b20 <ferror@plt+0x1e90>  // b.any
  403b10:	ldr	x1, [sp, #128]
  403b14:	ldr	x21, [sp, #32]
  403b18:	str	x1, [x19]
  403b1c:	b	403a74 <ferror@plt+0x1de4>
  403b20:	cmp	w1, #0x6, lsl #12
  403b24:	mov	w0, #0xffffffff            	// #-1
  403b28:	b.eq	403b34 <ferror@plt+0x1ea4>  // b.none
  403b2c:	ldr	x21, [sp, #32]
  403b30:	b	403a74 <ferror@plt+0x1de4>
  403b34:	mov	w0, w20
  403b38:	bl	403950 <ferror@plt+0x1cc0>
  403b3c:	mov	x1, x0
  403b40:	mov	w0, #0x0                   	// #0
  403b44:	ldr	x21, [sp, #32]
  403b48:	str	x1, [x19]
  403b4c:	b	403a74 <ferror@plt+0x1de4>
  403b50:	stp	x29, x30, [sp, #-48]!
  403b54:	mov	x29, sp
  403b58:	str	x19, [sp, #16]
  403b5c:	mov	x19, x1
  403b60:	add	x1, sp, #0x28
  403b64:	bl	403a48 <ferror@plt+0x1db8>
  403b68:	cbnz	w0, 403b84 <ferror@plt+0x1ef4>
  403b6c:	ldr	x1, [sp, #40]
  403b70:	lsr	x1, x1, #9
  403b74:	str	x1, [x19]
  403b78:	ldr	x19, [sp, #16]
  403b7c:	ldp	x29, x30, [sp], #48
  403b80:	ret
  403b84:	mov	w0, #0xffffffff            	// #-1
  403b88:	b	403b78 <ferror@plt+0x1ee8>
  403b8c:	nop
  403b90:	stp	x29, x30, [sp, #-16]!
  403b94:	mov	x2, x1
  403b98:	mov	x1, #0x1268                	// #4712
  403b9c:	mov	x29, sp
  403ba0:	bl	401c70 <ioctl@plt>
  403ba4:	asr	w0, w0, #31
  403ba8:	ldp	x29, x30, [sp], #16
  403bac:	ret
  403bb0:	stp	x29, x30, [sp, #-32]!
  403bb4:	mov	x29, sp
  403bb8:	add	x2, sp, #0x18
  403bbc:	str	x1, [sp, #24]
  403bc0:	mov	x1, #0x127b                	// #4731
  403bc4:	bl	401c70 <ioctl@plt>
  403bc8:	asr	w0, w0, #31
  403bcc:	ldp	x29, x30, [sp], #32
  403bd0:	ret
  403bd4:	nop
  403bd8:	stp	x29, x30, [sp, #-32]!
  403bdc:	mov	x1, #0x127a                	// #4730
  403be0:	mov	x29, sp
  403be4:	add	x2, sp, #0x1c
  403be8:	bl	401c70 <ioctl@plt>
  403bec:	tbnz	w0, #31, 403c04 <ferror@plt+0x1f74>
  403bf0:	ldr	w0, [sp, #28]
  403bf4:	ldp	x29, x30, [sp], #32
  403bf8:	cmp	w0, #0x0
  403bfc:	cset	w0, ne  // ne = any
  403c00:	ret
  403c04:	mov	w0, #0x0                   	// #0
  403c08:	ldp	x29, x30, [sp], #32
  403c0c:	ret
  403c10:	stp	x29, x30, [sp, #-176]!
  403c14:	mov	x29, sp
  403c18:	stp	x19, x20, [sp, #16]
  403c1c:	mov	x20, x0
  403c20:	ldr	w0, [x0, #16]
  403c24:	str	x21, [sp, #32]
  403c28:	mov	x21, x1
  403c2c:	and	w0, w0, #0xf000
  403c30:	mov	w1, w2
  403c34:	cmp	w0, #0x6, lsl #12
  403c38:	b.eq	403cfc <ferror@plt+0x206c>  // b.none
  403c3c:	mov	x0, x21
  403c40:	bl	401980 <open@plt>
  403c44:	mov	w19, w0
  403c48:	tbz	w19, #31, 403c60 <ferror@plt+0x1fd0>
  403c4c:	mov	w0, w19
  403c50:	ldp	x19, x20, [sp, #16]
  403c54:	ldr	x21, [sp, #32]
  403c58:	ldp	x29, x30, [sp], #176
  403c5c:	ret
  403c60:	add	x2, sp, #0x30
  403c64:	mov	w1, w19
  403c68:	mov	w0, #0x0                   	// #0
  403c6c:	bl	401bb0 <__fxstat@plt>
  403c70:	tbnz	w0, #31, 403cd0 <ferror@plt+0x2040>
  403c74:	ldr	x0, [x20]
  403c78:	ldr	x1, [sp, #48]
  403c7c:	cmp	x1, x0
  403c80:	b.ne	403cd0 <ferror@plt+0x2040>  // b.any
  403c84:	ldr	x0, [x20, #8]
  403c88:	ldr	x1, [sp, #56]
  403c8c:	cmp	x1, x0
  403c90:	b.ne	403cd0 <ferror@plt+0x2040>  // b.any
  403c94:	ldr	w0, [x20, #16]
  403c98:	and	w0, w0, #0xf000
  403c9c:	cmp	w0, #0x6, lsl #12
  403ca0:	b.ne	403c4c <ferror@plt+0x1fbc>  // b.any
  403ca4:	mov	w0, w19
  403ca8:	bl	403bd8 <ferror@plt+0x1f48>
  403cac:	cbz	w0, 403c4c <ferror@plt+0x1fbc>
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	adrp	x1, 406000 <ferror@plt+0x4370>
  403cb8:	mov	x0, #0x0                   	// #0
  403cbc:	add	x1, x1, #0x488
  403cc0:	bl	401bc0 <dcgettext@plt>
  403cc4:	mov	x1, x21
  403cc8:	bl	401b80 <warnx@plt>
  403ccc:	b	403c4c <ferror@plt+0x1fbc>
  403cd0:	mov	w0, w19
  403cd4:	bl	401a20 <close@plt>
  403cd8:	bl	401c20 <__errno_location@plt>
  403cdc:	mov	w19, #0xffffffff            	// #-1
  403ce0:	mov	w1, #0x4d                  	// #77
  403ce4:	str	w1, [x0]
  403ce8:	mov	w0, w19
  403cec:	ldp	x19, x20, [sp, #16]
  403cf0:	ldr	x21, [sp, #32]
  403cf4:	ldp	x29, x30, [sp], #176
  403cf8:	ret
  403cfc:	orr	w1, w2, #0x80
  403d00:	mov	x0, x21
  403d04:	bl	401980 <open@plt>
  403d08:	mov	w19, w0
  403d0c:	b	403c48 <ferror@plt+0x1fb8>
  403d10:	stp	x29, x30, [sp, #-16]!
  403d14:	mov	x2, #0x0                   	// #0
  403d18:	mov	x1, #0x5331                	// #21297
  403d1c:	mov	x29, sp
  403d20:	bl	401c70 <ioctl@plt>
  403d24:	cmp	w0, #0x0
  403d28:	csel	w0, w0, wzr, ge  // ge = tcont
  403d2c:	ldp	x29, x30, [sp], #16
  403d30:	ret
  403d34:	nop
  403d38:	stp	x29, x30, [sp, #-48]!
  403d3c:	mov	x29, sp
  403d40:	stp	x19, x20, [sp, #16]
  403d44:	mov	x20, x1
  403d48:	mov	x19, x2
  403d4c:	mov	x1, #0x301                 	// #769
  403d50:	add	x2, sp, #0x20
  403d54:	bl	401c70 <ioctl@plt>
  403d58:	cbnz	w0, 403d78 <ferror@plt+0x20e8>
  403d5c:	ldrb	w2, [sp, #32]
  403d60:	ldrb	w1, [sp, #33]
  403d64:	str	w2, [x20]
  403d68:	str	w1, [x19]
  403d6c:	ldp	x19, x20, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #48
  403d74:	ret
  403d78:	mov	w0, #0xffffffff            	// #-1
  403d7c:	b	403d6c <ferror@plt+0x20dc>
  403d80:	cmp	w0, #0x7
  403d84:	b.eq	403ea8 <ferror@plt+0x2218>  // b.none
  403d88:	b.gt	403de4 <ferror@plt+0x2154>
  403d8c:	cmp	w0, #0x3
  403d90:	b.eq	403e9c <ferror@plt+0x220c>  // b.none
  403d94:	b.le	403dc8 <ferror@plt+0x2138>
  403d98:	cmp	w0, #0x5
  403d9c:	b.eq	403e60 <ferror@plt+0x21d0>  // b.none
  403da0:	cmp	w0, #0x6
  403da4:	b.ne	403db4 <ferror@plt+0x2124>  // b.any
  403da8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403dac:	add	x0, x0, #0x4c8
  403db0:	ret
  403db4:	cmp	w0, #0x4
  403db8:	b.ne	403eb4 <ferror@plt+0x2224>  // b.any
  403dbc:	adrp	x0, 406000 <ferror@plt+0x4370>
  403dc0:	add	x0, x0, #0x500
  403dc4:	ret
  403dc8:	cmp	w0, #0x1
  403dcc:	b.eq	403e84 <ferror@plt+0x21f4>  // b.none
  403dd0:	cmp	w0, #0x2
  403dd4:	b.ne	403e0c <ferror@plt+0x217c>  // b.any
  403dd8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403ddc:	add	x0, x0, #0x520
  403de0:	ret
  403de4:	cmp	w0, #0xd
  403de8:	b.eq	403e90 <ferror@plt+0x2200>  // b.none
  403dec:	b.le	403e30 <ferror@plt+0x21a0>
  403df0:	cmp	w0, #0x11
  403df4:	b.eq	403e78 <ferror@plt+0x21e8>  // b.none
  403df8:	cmp	w0, #0x7f
  403dfc:	b.ne	403e1c <ferror@plt+0x218c>  // b.any
  403e00:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e04:	add	x0, x0, #0x508
  403e08:	ret
  403e0c:	cbnz	w0, 403eb4 <ferror@plt+0x2224>
  403e10:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e14:	add	x0, x0, #0x4d0
  403e18:	ret
  403e1c:	cmp	w0, #0xe
  403e20:	b.ne	403eb4 <ferror@plt+0x2224>  // b.any
  403e24:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e28:	add	x0, x0, #0x528
  403e2c:	ret
  403e30:	cmp	w0, #0x9
  403e34:	b.eq	403e6c <ferror@plt+0x21dc>  // b.none
  403e38:	cmp	w0, #0xc
  403e3c:	b.ne	403e4c <ferror@plt+0x21bc>  // b.any
  403e40:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e44:	add	x0, x0, #0x4e0
  403e48:	ret
  403e4c:	cmp	w0, #0x8
  403e50:	b.ne	403eb4 <ferror@plt+0x2224>  // b.any
  403e54:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e58:	add	x0, x0, #0x510
  403e5c:	ret
  403e60:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e64:	add	x0, x0, #0x4d8
  403e68:	ret
  403e6c:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e70:	add	x0, x0, #0x4f8
  403e74:	ret
  403e78:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e7c:	add	x0, x0, #0x518
  403e80:	ret
  403e84:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e88:	add	x0, x0, #0x4b8
  403e8c:	ret
  403e90:	adrp	x0, 406000 <ferror@plt+0x4370>
  403e94:	add	x0, x0, #0x4e8
  403e98:	ret
  403e9c:	adrp	x0, 406000 <ferror@plt+0x4370>
  403ea0:	add	x0, x0, #0x4a8
  403ea4:	ret
  403ea8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403eac:	add	x0, x0, #0x4c0
  403eb0:	ret
  403eb4:	mov	x0, #0x0                   	// #0
  403eb8:	ret
  403ebc:	nop
  403ec0:	str	xzr, [x1]
  403ec4:	mov	x2, x0
  403ec8:	cbz	x0, 403f40 <ferror@plt+0x22b0>
  403ecc:	ldrsb	w3, [x0]
  403ed0:	cmp	w3, #0x2f
  403ed4:	b.ne	403f2c <ferror@plt+0x229c>  // b.any
  403ed8:	ldrsb	w3, [x2, #1]
  403edc:	mov	x0, x2
  403ee0:	add	x2, x2, #0x1
  403ee4:	cmp	w3, #0x2f
  403ee8:	b.eq	403ed8 <ferror@plt+0x2248>  // b.none
  403eec:	mov	x3, #0x1                   	// #1
  403ef0:	str	x3, [x1]
  403ef4:	ldrsb	w3, [x0, #1]
  403ef8:	cmp	w3, #0x2f
  403efc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403f00:	b.eq	403f28 <ferror@plt+0x2298>  // b.none
  403f04:	sub	x2, x2, #0x1
  403f08:	mov	x3, #0x2                   	// #2
  403f0c:	nop
  403f10:	str	x3, [x1]
  403f14:	ldrsb	w4, [x2, x3]
  403f18:	add	x3, x3, #0x1
  403f1c:	cmp	w4, #0x2f
  403f20:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403f24:	b.ne	403f10 <ferror@plt+0x2280>  // b.any
  403f28:	ret
  403f2c:	mov	x0, #0x0                   	// #0
  403f30:	cbz	w3, 403f28 <ferror@plt+0x2298>
  403f34:	mov	x0, x2
  403f38:	add	x2, x2, #0x1
  403f3c:	b	403eec <ferror@plt+0x225c>
  403f40:	mov	x0, #0x0                   	// #0
  403f44:	ret
  403f48:	stp	x29, x30, [sp, #-48]!
  403f4c:	mov	x29, sp
  403f50:	stp	x19, x20, [sp, #16]
  403f54:	mov	x20, x0
  403f58:	mov	w19, #0x0                   	// #0
  403f5c:	str	x21, [sp, #32]
  403f60:	mov	x21, x1
  403f64:	ldrsb	w1, [x0]
  403f68:	mov	x0, #0x0                   	// #0
  403f6c:	cbz	w1, 403f94 <ferror@plt+0x2304>
  403f70:	cmp	w1, #0x5c
  403f74:	b.eq	403fa4 <ferror@plt+0x2314>  // b.none
  403f78:	mov	x0, x21
  403f7c:	bl	401b40 <strchr@plt>
  403f80:	cbnz	x0, 403fd0 <ferror@plt+0x2340>
  403f84:	add	w19, w19, #0x1
  403f88:	sxtw	x0, w19
  403f8c:	ldrsb	w1, [x20, w19, sxtw]
  403f90:	cbnz	w1, 403f70 <ferror@plt+0x22e0>
  403f94:	ldp	x19, x20, [sp, #16]
  403f98:	ldr	x21, [sp, #32]
  403f9c:	ldp	x29, x30, [sp], #48
  403fa0:	ret
  403fa4:	add	w0, w19, #0x1
  403fa8:	ldrsb	w0, [x20, w0, sxtw]
  403fac:	cbz	w0, 403fd0 <ferror@plt+0x2340>
  403fb0:	add	w19, w19, #0x2
  403fb4:	sxtw	x0, w19
  403fb8:	ldrsb	w1, [x20, w19, sxtw]
  403fbc:	cbnz	w1, 403f70 <ferror@plt+0x22e0>
  403fc0:	ldp	x19, x20, [sp, #16]
  403fc4:	ldr	x21, [sp, #32]
  403fc8:	ldp	x29, x30, [sp], #48
  403fcc:	ret
  403fd0:	sxtw	x0, w19
  403fd4:	ldp	x19, x20, [sp, #16]
  403fd8:	ldr	x21, [sp, #32]
  403fdc:	ldp	x29, x30, [sp], #48
  403fe0:	ret
  403fe4:	nop
  403fe8:	stp	x29, x30, [sp, #-80]!
  403fec:	mov	x29, sp
  403ff0:	stp	x19, x20, [sp, #16]
  403ff4:	mov	x19, x0
  403ff8:	stp	x21, x22, [sp, #32]
  403ffc:	mov	x22, x1
  404000:	mov	w21, w2
  404004:	str	x23, [sp, #48]
  404008:	adrp	x23, 418000 <ferror@plt+0x16370>
  40400c:	str	xzr, [sp, #72]
  404010:	bl	401c20 <__errno_location@plt>
  404014:	str	wzr, [x0]
  404018:	cbz	x19, 40402c <ferror@plt+0x239c>
  40401c:	mov	x20, x0
  404020:	ldrsb	w0, [x19]
  404024:	adrp	x23, 418000 <ferror@plt+0x16370>
  404028:	cbnz	w0, 404044 <ferror@plt+0x23b4>
  40402c:	ldr	w0, [x23, #632]
  404030:	adrp	x1, 406000 <ferror@plt+0x4370>
  404034:	mov	x3, x19
  404038:	mov	x2, x22
  40403c:	add	x1, x1, #0x530
  404040:	bl	401be0 <errx@plt>
  404044:	add	x1, sp, #0x48
  404048:	mov	w2, w21
  40404c:	mov	x0, x19
  404050:	mov	w3, #0x0                   	// #0
  404054:	bl	4019f0 <__strtoul_internal@plt>
  404058:	ldr	w1, [x20]
  40405c:	cbnz	w1, 40408c <ferror@plt+0x23fc>
  404060:	ldr	x1, [sp, #72]
  404064:	cmp	x1, x19
  404068:	b.eq	40402c <ferror@plt+0x239c>  // b.none
  40406c:	cbz	x1, 404078 <ferror@plt+0x23e8>
  404070:	ldrsb	w1, [x1]
  404074:	cbnz	w1, 40402c <ferror@plt+0x239c>
  404078:	ldp	x19, x20, [sp, #16]
  40407c:	ldp	x21, x22, [sp, #32]
  404080:	ldr	x23, [sp, #48]
  404084:	ldp	x29, x30, [sp], #80
  404088:	ret
  40408c:	ldr	w0, [x23, #632]
  404090:	cmp	w1, #0x22
  404094:	b.ne	40402c <ferror@plt+0x239c>  // b.any
  404098:	adrp	x1, 406000 <ferror@plt+0x4370>
  40409c:	mov	x3, x19
  4040a0:	mov	x2, x22
  4040a4:	add	x1, x1, #0x530
  4040a8:	bl	401c60 <err@plt>
  4040ac:	nop
  4040b0:	stp	x29, x30, [sp, #-32]!
  4040b4:	mov	x29, sp
  4040b8:	stp	x19, x20, [sp, #16]
  4040bc:	mov	x19, x1
  4040c0:	mov	x20, x0
  4040c4:	bl	401c20 <__errno_location@plt>
  4040c8:	mov	x4, x0
  4040cc:	adrp	x0, 418000 <ferror@plt+0x16370>
  4040d0:	mov	w5, #0x22                  	// #34
  4040d4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4040d8:	mov	x3, x20
  4040dc:	ldr	w0, [x0, #632]
  4040e0:	mov	x2, x19
  4040e4:	str	w5, [x4]
  4040e8:	add	x1, x1, #0x530
  4040ec:	bl	401c60 <err@plt>
  4040f0:	stp	x29, x30, [sp, #-32]!
  4040f4:	mov	x29, sp
  4040f8:	stp	x19, x20, [sp, #16]
  4040fc:	mov	x20, x1
  404100:	mov	x19, x0
  404104:	bl	403fe8 <ferror@plt+0x2358>
  404108:	mov	x1, #0xffffffff            	// #4294967295
  40410c:	cmp	x0, x1
  404110:	b.hi	404120 <ferror@plt+0x2490>  // b.pmore
  404114:	ldp	x19, x20, [sp, #16]
  404118:	ldp	x29, x30, [sp], #32
  40411c:	ret
  404120:	mov	x1, x20
  404124:	mov	x0, x19
  404128:	bl	4040b0 <ferror@plt+0x2420>
  40412c:	nop
  404130:	adrp	x1, 418000 <ferror@plt+0x16370>
  404134:	str	w0, [x1, #632]
  404138:	ret
  40413c:	nop
  404140:	stp	x29, x30, [sp, #-128]!
  404144:	mov	x29, sp
  404148:	stp	x19, x20, [sp, #16]
  40414c:	mov	x20, x0
  404150:	stp	x21, x22, [sp, #32]
  404154:	mov	x22, x1
  404158:	stp	x23, x24, [sp, #48]
  40415c:	mov	x23, x2
  404160:	str	xzr, [x1]
  404164:	bl	401c20 <__errno_location@plt>
  404168:	mov	x21, x0
  40416c:	cbz	x20, 404400 <ferror@plt+0x2770>
  404170:	ldrsb	w19, [x20]
  404174:	cbz	w19, 404400 <ferror@plt+0x2770>
  404178:	bl	401ab0 <__ctype_b_loc@plt>
  40417c:	mov	x24, x0
  404180:	mov	x2, x20
  404184:	ldr	x0, [x0]
  404188:	b	404190 <ferror@plt+0x2500>
  40418c:	ldrsb	w19, [x2, #1]!
  404190:	ubfiz	x1, x19, #1, #8
  404194:	ldrh	w1, [x0, x1]
  404198:	tbnz	w1, #13, 40418c <ferror@plt+0x24fc>
  40419c:	cmp	w19, #0x2d
  4041a0:	b.eq	404400 <ferror@plt+0x2770>  // b.none
  4041a4:	stp	x25, x26, [sp, #64]
  4041a8:	mov	x0, x20
  4041ac:	mov	w3, #0x0                   	// #0
  4041b0:	stp	x27, x28, [sp, #80]
  4041b4:	add	x27, sp, #0x78
  4041b8:	mov	x1, x27
  4041bc:	str	wzr, [x21]
  4041c0:	mov	w2, #0x0                   	// #0
  4041c4:	str	xzr, [sp, #120]
  4041c8:	bl	4019f0 <__strtoul_internal@plt>
  4041cc:	mov	x25, x0
  4041d0:	ldr	x28, [sp, #120]
  4041d4:	ldr	w0, [x21]
  4041d8:	cmp	x28, x20
  4041dc:	b.eq	4043f0 <ferror@plt+0x2760>  // b.none
  4041e0:	cbnz	w0, 404420 <ferror@plt+0x2790>
  4041e4:	cbz	x28, 404494 <ferror@plt+0x2804>
  4041e8:	ldrsb	w0, [x28]
  4041ec:	mov	w20, #0x0                   	// #0
  4041f0:	mov	x26, #0x0                   	// #0
  4041f4:	cbz	w0, 404494 <ferror@plt+0x2804>
  4041f8:	ldrsb	w0, [x28, #1]
  4041fc:	cmp	w0, #0x69
  404200:	b.eq	4042ac <ferror@plt+0x261c>  // b.none
  404204:	and	w1, w0, #0xffffffdf
  404208:	cmp	w1, #0x42
  40420c:	b.ne	404484 <ferror@plt+0x27f4>  // b.any
  404210:	ldrsb	w0, [x28, #2]
  404214:	cbz	w0, 4044cc <ferror@plt+0x283c>
  404218:	bl	401920 <localeconv@plt>
  40421c:	cbz	x0, 4043f8 <ferror@plt+0x2768>
  404220:	ldr	x1, [x0]
  404224:	cbz	x1, 4043f8 <ferror@plt+0x2768>
  404228:	mov	x0, x1
  40422c:	str	x1, [sp, #104]
  404230:	bl	401850 <strlen@plt>
  404234:	mov	x19, x0
  404238:	cbnz	x26, 4043f8 <ferror@plt+0x2768>
  40423c:	ldrsb	w0, [x28]
  404240:	cbz	w0, 4043f8 <ferror@plt+0x2768>
  404244:	ldr	x1, [sp, #104]
  404248:	mov	x2, x19
  40424c:	mov	x0, x1
  404250:	mov	x1, x28
  404254:	bl	4019a0 <strncmp@plt>
  404258:	cbnz	w0, 4043f8 <ferror@plt+0x2768>
  40425c:	ldrsb	w4, [x28, x19]
  404260:	add	x1, x28, x19
  404264:	cmp	w4, #0x30
  404268:	b.ne	4044a8 <ferror@plt+0x2818>  // b.any
  40426c:	add	w0, w20, #0x1
  404270:	mov	x19, x1
  404274:	nop
  404278:	sub	w3, w19, w1
  40427c:	ldrsb	w4, [x19, #1]!
  404280:	add	w20, w3, w0
  404284:	cmp	w4, #0x30
  404288:	b.eq	404278 <ferror@plt+0x25e8>  // b.none
  40428c:	ldr	x0, [x24]
  404290:	ldrh	w0, [x0, w4, sxtw #1]
  404294:	tbnz	w0, #11, 404434 <ferror@plt+0x27a4>
  404298:	mov	x28, x19
  40429c:	str	x19, [sp, #120]
  4042a0:	ldrsb	w0, [x28, #1]
  4042a4:	cmp	w0, #0x69
  4042a8:	b.ne	404204 <ferror@plt+0x2574>  // b.any
  4042ac:	ldrsb	w0, [x28, #2]
  4042b0:	and	w0, w0, #0xffffffdf
  4042b4:	cmp	w0, #0x42
  4042b8:	b.ne	404218 <ferror@plt+0x2588>  // b.any
  4042bc:	ldrsb	w0, [x28, #3]
  4042c0:	cbnz	w0, 404218 <ferror@plt+0x2588>
  4042c4:	mov	x19, #0x400                 	// #1024
  4042c8:	ldrsb	w27, [x28]
  4042cc:	adrp	x24, 406000 <ferror@plt+0x4370>
  4042d0:	add	x24, x24, #0x540
  4042d4:	mov	x0, x24
  4042d8:	mov	w1, w27
  4042dc:	bl	401b40 <strchr@plt>
  4042e0:	cbz	x0, 4044d4 <ferror@plt+0x2844>
  4042e4:	sub	x1, x0, x24
  4042e8:	add	w1, w1, #0x1
  4042ec:	cbz	w1, 4044f0 <ferror@plt+0x2860>
  4042f0:	sxtw	x2, w19
  4042f4:	umulh	x0, x25, x2
  4042f8:	cbnz	x0, 4044c0 <ferror@plt+0x2830>
  4042fc:	sub	w0, w1, #0x2
  404300:	b	404310 <ferror@plt+0x2680>
  404304:	umulh	x3, x25, x2
  404308:	sub	w0, w0, #0x1
  40430c:	cbnz	x3, 4044c0 <ferror@plt+0x2830>
  404310:	mul	x25, x25, x2
  404314:	cmn	w0, #0x1
  404318:	b.ne	404304 <ferror@plt+0x2674>  // b.any
  40431c:	mov	w0, #0x0                   	// #0
  404320:	cbz	x23, 404328 <ferror@plt+0x2698>
  404324:	str	w1, [x23]
  404328:	cmp	x26, #0x0
  40432c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404330:	b.eq	4043dc <ferror@plt+0x274c>  // b.none
  404334:	sub	w1, w1, #0x2
  404338:	mov	x5, #0x1                   	// #1
  40433c:	b	40434c <ferror@plt+0x26bc>
  404340:	umulh	x2, x5, x19
  404344:	sub	w1, w1, #0x1
  404348:	cbnz	x2, 404358 <ferror@plt+0x26c8>
  40434c:	mul	x5, x5, x19
  404350:	cmn	w1, #0x1
  404354:	b.ne	404340 <ferror@plt+0x26b0>  // b.any
  404358:	cmp	x26, #0xa
  40435c:	mov	x1, #0xa                   	// #10
  404360:	b.ls	404378 <ferror@plt+0x26e8>  // b.plast
  404364:	nop
  404368:	add	x1, x1, x1, lsl #2
  40436c:	cmp	x26, x1, lsl #1
  404370:	lsl	x1, x1, #1
  404374:	b.hi	404368 <ferror@plt+0x26d8>  // b.pmore
  404378:	cbz	w20, 404394 <ferror@plt+0x2704>
  40437c:	mov	w2, #0x0                   	// #0
  404380:	add	x1, x1, x1, lsl #2
  404384:	add	w2, w2, #0x1
  404388:	cmp	w20, w2
  40438c:	lsl	x1, x1, #1
  404390:	b.ne	404380 <ferror@plt+0x26f0>  // b.any
  404394:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404398:	mov	x4, #0x1                   	// #1
  40439c:	movk	x8, #0xcccd
  4043a0:	umulh	x6, x26, x8
  4043a4:	add	x7, x4, x4, lsl #2
  4043a8:	mov	x3, x4
  4043ac:	cmp	x26, #0x9
  4043b0:	lsl	x4, x7, #1
  4043b4:	lsr	x2, x6, #3
  4043b8:	add	x2, x2, x2, lsl #2
  4043bc:	sub	x2, x26, x2, lsl #1
  4043c0:	lsr	x26, x6, #3
  4043c4:	cbz	x2, 4043d8 <ferror@plt+0x2748>
  4043c8:	udiv	x3, x1, x3
  4043cc:	udiv	x2, x3, x2
  4043d0:	udiv	x2, x5, x2
  4043d4:	add	x25, x25, x2
  4043d8:	b.hi	4043a0 <ferror@plt+0x2710>  // b.pmore
  4043dc:	str	x25, [x22]
  4043e0:	tbnz	w0, #31, 4044b0 <ferror@plt+0x2820>
  4043e4:	ldp	x25, x26, [sp, #64]
  4043e8:	ldp	x27, x28, [sp, #80]
  4043ec:	b	40440c <ferror@plt+0x277c>
  4043f0:	cbnz	w0, 40442c <ferror@plt+0x279c>
  4043f4:	nop
  4043f8:	ldp	x25, x26, [sp, #64]
  4043fc:	ldp	x27, x28, [sp, #80]
  404400:	mov	w1, #0x16                  	// #22
  404404:	mov	w0, #0xffffffea            	// #-22
  404408:	str	w1, [x21]
  40440c:	ldp	x19, x20, [sp, #16]
  404410:	ldp	x21, x22, [sp, #32]
  404414:	ldp	x23, x24, [sp, #48]
  404418:	ldp	x29, x30, [sp], #128
  40441c:	ret
  404420:	sub	x1, x25, #0x1
  404424:	cmn	x1, #0x3
  404428:	b.ls	4041e4 <ferror@plt+0x2554>  // b.plast
  40442c:	neg	w0, w0
  404430:	b	4043e0 <ferror@plt+0x2750>
  404434:	str	wzr, [x21]
  404438:	mov	x1, x27
  40443c:	mov	x0, x19
  404440:	mov	w3, #0x0                   	// #0
  404444:	mov	w2, #0x0                   	// #0
  404448:	str	xzr, [sp, #120]
  40444c:	bl	4019f0 <__strtoul_internal@plt>
  404450:	mov	x26, x0
  404454:	ldr	x28, [sp, #120]
  404458:	ldr	w0, [x21]
  40445c:	cmp	x28, x19
  404460:	b.eq	4043f0 <ferror@plt+0x2760>  // b.none
  404464:	cbz	w0, 40448c <ferror@plt+0x27fc>
  404468:	sub	x1, x26, #0x1
  40446c:	cmn	x1, #0x3
  404470:	b.hi	40442c <ferror@plt+0x279c>  // b.pmore
  404474:	cbz	x28, 4043f8 <ferror@plt+0x2768>
  404478:	ldrsb	w0, [x28]
  40447c:	cbnz	w0, 4041f8 <ferror@plt+0x2568>
  404480:	b	4043f8 <ferror@plt+0x2768>
  404484:	cbnz	w0, 404218 <ferror@plt+0x2588>
  404488:	b	4042c4 <ferror@plt+0x2634>
  40448c:	cbnz	x26, 404474 <ferror@plt+0x27e4>
  404490:	b	4041f8 <ferror@plt+0x2568>
  404494:	mov	w0, #0x0                   	// #0
  404498:	ldp	x27, x28, [sp, #80]
  40449c:	str	x25, [x22]
  4044a0:	ldp	x25, x26, [sp, #64]
  4044a4:	b	40440c <ferror@plt+0x277c>
  4044a8:	mov	x19, x1
  4044ac:	b	40428c <ferror@plt+0x25fc>
  4044b0:	neg	w1, w0
  4044b4:	ldp	x25, x26, [sp, #64]
  4044b8:	ldp	x27, x28, [sp, #80]
  4044bc:	b	404408 <ferror@plt+0x2778>
  4044c0:	mov	w0, #0xffffffde            	// #-34
  4044c4:	cbnz	x23, 404324 <ferror@plt+0x2694>
  4044c8:	b	404328 <ferror@plt+0x2698>
  4044cc:	mov	x19, #0x3e8                 	// #1000
  4044d0:	b	4042c8 <ferror@plt+0x2638>
  4044d4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4044d8:	add	x24, x1, #0x550
  4044dc:	mov	x0, x24
  4044e0:	mov	w1, w27
  4044e4:	bl	401b40 <strchr@plt>
  4044e8:	cbnz	x0, 4042e4 <ferror@plt+0x2654>
  4044ec:	b	4043f8 <ferror@plt+0x2768>
  4044f0:	mov	w0, #0x0                   	// #0
  4044f4:	cbnz	x23, 404324 <ferror@plt+0x2694>
  4044f8:	ldp	x27, x28, [sp, #80]
  4044fc:	str	x25, [x22]
  404500:	ldp	x25, x26, [sp, #64]
  404504:	b	40440c <ferror@plt+0x277c>
  404508:	mov	x2, #0x0                   	// #0
  40450c:	b	404140 <ferror@plt+0x24b0>
  404510:	stp	x29, x30, [sp, #-48]!
  404514:	mov	x29, sp
  404518:	stp	x21, x22, [sp, #32]
  40451c:	mov	x22, x1
  404520:	cbz	x0, 404580 <ferror@plt+0x28f0>
  404524:	mov	x21, x0
  404528:	stp	x19, x20, [sp, #16]
  40452c:	mov	x20, x0
  404530:	b	40454c <ferror@plt+0x28bc>
  404534:	bl	401ab0 <__ctype_b_loc@plt>
  404538:	ubfiz	x19, x19, #1, #8
  40453c:	ldr	x2, [x0]
  404540:	ldrh	w2, [x2, x19]
  404544:	tbz	w2, #11, 404554 <ferror@plt+0x28c4>
  404548:	add	x20, x20, #0x1
  40454c:	ldrsb	w19, [x20]
  404550:	cbnz	w19, 404534 <ferror@plt+0x28a4>
  404554:	cbz	x22, 40455c <ferror@plt+0x28cc>
  404558:	str	x20, [x22]
  40455c:	cmp	x20, x21
  404560:	b.ls	404598 <ferror@plt+0x2908>  // b.plast
  404564:	ldrsb	w1, [x20]
  404568:	mov	w0, #0x1                   	// #1
  40456c:	ldp	x19, x20, [sp, #16]
  404570:	cbnz	w1, 404588 <ferror@plt+0x28f8>
  404574:	ldp	x21, x22, [sp, #32]
  404578:	ldp	x29, x30, [sp], #48
  40457c:	ret
  404580:	cbz	x1, 404588 <ferror@plt+0x28f8>
  404584:	str	xzr, [x1]
  404588:	mov	w0, #0x0                   	// #0
  40458c:	ldp	x21, x22, [sp, #32]
  404590:	ldp	x29, x30, [sp], #48
  404594:	ret
  404598:	mov	w0, #0x0                   	// #0
  40459c:	ldp	x19, x20, [sp, #16]
  4045a0:	b	40458c <ferror@plt+0x28fc>
  4045a4:	nop
  4045a8:	stp	x29, x30, [sp, #-48]!
  4045ac:	mov	x29, sp
  4045b0:	stp	x21, x22, [sp, #32]
  4045b4:	mov	x22, x1
  4045b8:	cbz	x0, 404618 <ferror@plt+0x2988>
  4045bc:	mov	x21, x0
  4045c0:	stp	x19, x20, [sp, #16]
  4045c4:	mov	x20, x0
  4045c8:	b	4045e4 <ferror@plt+0x2954>
  4045cc:	bl	401ab0 <__ctype_b_loc@plt>
  4045d0:	ubfiz	x19, x19, #1, #8
  4045d4:	ldr	x2, [x0]
  4045d8:	ldrh	w2, [x2, x19]
  4045dc:	tbz	w2, #12, 4045ec <ferror@plt+0x295c>
  4045e0:	add	x20, x20, #0x1
  4045e4:	ldrsb	w19, [x20]
  4045e8:	cbnz	w19, 4045cc <ferror@plt+0x293c>
  4045ec:	cbz	x22, 4045f4 <ferror@plt+0x2964>
  4045f0:	str	x20, [x22]
  4045f4:	cmp	x20, x21
  4045f8:	b.ls	404630 <ferror@plt+0x29a0>  // b.plast
  4045fc:	ldrsb	w1, [x20]
  404600:	mov	w0, #0x1                   	// #1
  404604:	ldp	x19, x20, [sp, #16]
  404608:	cbnz	w1, 404620 <ferror@plt+0x2990>
  40460c:	ldp	x21, x22, [sp, #32]
  404610:	ldp	x29, x30, [sp], #48
  404614:	ret
  404618:	cbz	x1, 404620 <ferror@plt+0x2990>
  40461c:	str	xzr, [x1]
  404620:	mov	w0, #0x0                   	// #0
  404624:	ldp	x21, x22, [sp, #32]
  404628:	ldp	x29, x30, [sp], #48
  40462c:	ret
  404630:	mov	w0, #0x0                   	// #0
  404634:	ldp	x19, x20, [sp, #16]
  404638:	b	404624 <ferror@plt+0x2994>
  40463c:	nop
  404640:	stp	x29, x30, [sp, #-128]!
  404644:	mov	x29, sp
  404648:	stp	x19, x20, [sp, #16]
  40464c:	mov	x20, x0
  404650:	mov	w0, #0xffffffd0            	// #-48
  404654:	stp	x21, x22, [sp, #32]
  404658:	mov	x21, x1
  40465c:	add	x22, sp, #0x80
  404660:	add	x1, sp, #0x50
  404664:	stp	x22, x22, [sp, #48]
  404668:	str	x1, [sp, #64]
  40466c:	stp	w0, wzr, [sp, #72]
  404670:	stp	x2, x3, [sp, #80]
  404674:	stp	x4, x5, [sp, #96]
  404678:	stp	x6, x7, [sp, #112]
  40467c:	b	4046c8 <ferror@plt+0x2a38>
  404680:	ldr	x1, [x2]
  404684:	add	x0, x2, #0xf
  404688:	and	x0, x0, #0xfffffffffffffff8
  40468c:	str	x0, [sp, #48]
  404690:	cbz	x1, 404708 <ferror@plt+0x2a78>
  404694:	ldr	x2, [sp, #48]
  404698:	add	x0, x2, #0xf
  40469c:	and	x0, x0, #0xfffffffffffffff8
  4046a0:	str	x0, [sp, #48]
  4046a4:	ldr	x19, [x2]
  4046a8:	cbz	x19, 404708 <ferror@plt+0x2a78>
  4046ac:	mov	x0, x20
  4046b0:	bl	401a90 <strcmp@plt>
  4046b4:	cbz	w0, 404724 <ferror@plt+0x2a94>
  4046b8:	mov	x1, x19
  4046bc:	mov	x0, x20
  4046c0:	bl	401a90 <strcmp@plt>
  4046c4:	cbz	w0, 404728 <ferror@plt+0x2a98>
  4046c8:	ldr	w3, [sp, #72]
  4046cc:	ldr	x2, [sp, #48]
  4046d0:	tbz	w3, #31, 404680 <ferror@plt+0x29f0>
  4046d4:	add	w0, w3, #0x8
  4046d8:	str	w0, [sp, #72]
  4046dc:	cmp	w0, #0x0
  4046e0:	b.gt	404680 <ferror@plt+0x29f0>
  4046e4:	ldr	x1, [x22, w3, sxtw]
  4046e8:	cbz	x1, 404708 <ferror@plt+0x2a78>
  4046ec:	cbz	w0, 404698 <ferror@plt+0x2a08>
  4046f0:	add	w3, w3, #0x10
  4046f4:	str	w3, [sp, #72]
  4046f8:	cmp	w3, #0x0
  4046fc:	b.gt	404698 <ferror@plt+0x2a08>
  404700:	add	x2, x22, w0, sxtw
  404704:	b	4046a4 <ferror@plt+0x2a14>
  404708:	adrp	x0, 418000 <ferror@plt+0x16370>
  40470c:	adrp	x1, 406000 <ferror@plt+0x4370>
  404710:	mov	x3, x20
  404714:	mov	x2, x21
  404718:	ldr	w0, [x0, #632]
  40471c:	add	x1, x1, #0x530
  404720:	bl	401be0 <errx@plt>
  404724:	mov	w0, #0x1                   	// #1
  404728:	ldp	x19, x20, [sp, #16]
  40472c:	ldp	x21, x22, [sp, #32]
  404730:	ldp	x29, x30, [sp], #128
  404734:	ret
  404738:	cbz	x1, 404764 <ferror@plt+0x2ad4>
  40473c:	add	x3, x0, x1
  404740:	sxtb	w2, w2
  404744:	b	404758 <ferror@plt+0x2ac8>
  404748:	b.eq	404768 <ferror@plt+0x2ad8>  // b.none
  40474c:	add	x0, x0, #0x1
  404750:	cmp	x3, x0
  404754:	b.eq	404764 <ferror@plt+0x2ad4>  // b.none
  404758:	ldrsb	w1, [x0]
  40475c:	cmp	w2, w1
  404760:	cbnz	w1, 404748 <ferror@plt+0x2ab8>
  404764:	mov	x0, #0x0                   	// #0
  404768:	ret
  40476c:	nop
  404770:	stp	x29, x30, [sp, #-32]!
  404774:	mov	w2, #0xa                   	// #10
  404778:	mov	x29, sp
  40477c:	stp	x19, x20, [sp, #16]
  404780:	mov	x20, x1
  404784:	mov	x19, x0
  404788:	bl	4040f0 <ferror@plt+0x2460>
  40478c:	mov	w1, #0xffff                	// #65535
  404790:	cmp	w0, w1
  404794:	b.hi	4047a4 <ferror@plt+0x2b14>  // b.pmore
  404798:	ldp	x19, x20, [sp, #16]
  40479c:	ldp	x29, x30, [sp], #32
  4047a0:	ret
  4047a4:	mov	x1, x20
  4047a8:	mov	x0, x19
  4047ac:	bl	4040b0 <ferror@plt+0x2420>
  4047b0:	stp	x29, x30, [sp, #-32]!
  4047b4:	mov	w2, #0x10                  	// #16
  4047b8:	mov	x29, sp
  4047bc:	stp	x19, x20, [sp, #16]
  4047c0:	mov	x20, x1
  4047c4:	mov	x19, x0
  4047c8:	bl	4040f0 <ferror@plt+0x2460>
  4047cc:	mov	w1, #0xffff                	// #65535
  4047d0:	cmp	w0, w1
  4047d4:	b.hi	4047e4 <ferror@plt+0x2b54>  // b.pmore
  4047d8:	ldp	x19, x20, [sp, #16]
  4047dc:	ldp	x29, x30, [sp], #32
  4047e0:	ret
  4047e4:	mov	x1, x20
  4047e8:	mov	x0, x19
  4047ec:	bl	4040b0 <ferror@plt+0x2420>
  4047f0:	mov	w2, #0xa                   	// #10
  4047f4:	b	4040f0 <ferror@plt+0x2460>
  4047f8:	mov	w2, #0x10                  	// #16
  4047fc:	b	4040f0 <ferror@plt+0x2460>
  404800:	stp	x29, x30, [sp, #-64]!
  404804:	mov	x29, sp
  404808:	stp	x19, x20, [sp, #16]
  40480c:	mov	x19, x0
  404810:	stp	x21, x22, [sp, #32]
  404814:	mov	x21, x1
  404818:	adrp	x22, 418000 <ferror@plt+0x16370>
  40481c:	str	xzr, [sp, #56]
  404820:	bl	401c20 <__errno_location@plt>
  404824:	str	wzr, [x0]
  404828:	cbz	x19, 40483c <ferror@plt+0x2bac>
  40482c:	mov	x20, x0
  404830:	ldrsb	w0, [x19]
  404834:	adrp	x22, 418000 <ferror@plt+0x16370>
  404838:	cbnz	w0, 404854 <ferror@plt+0x2bc4>
  40483c:	ldr	w0, [x22, #632]
  404840:	adrp	x1, 406000 <ferror@plt+0x4370>
  404844:	mov	x3, x19
  404848:	mov	x2, x21
  40484c:	add	x1, x1, #0x530
  404850:	bl	401be0 <errx@plt>
  404854:	add	x1, sp, #0x38
  404858:	mov	x0, x19
  40485c:	mov	w3, #0x0                   	// #0
  404860:	mov	w2, #0xa                   	// #10
  404864:	bl	401990 <__strtol_internal@plt>
  404868:	ldr	w1, [x20]
  40486c:	cbnz	w1, 404898 <ferror@plt+0x2c08>
  404870:	ldr	x1, [sp, #56]
  404874:	cmp	x1, x19
  404878:	b.eq	40483c <ferror@plt+0x2bac>  // b.none
  40487c:	cbz	x1, 404888 <ferror@plt+0x2bf8>
  404880:	ldrsb	w1, [x1]
  404884:	cbnz	w1, 40483c <ferror@plt+0x2bac>
  404888:	ldp	x19, x20, [sp, #16]
  40488c:	ldp	x21, x22, [sp, #32]
  404890:	ldp	x29, x30, [sp], #64
  404894:	ret
  404898:	ldr	w0, [x22, #632]
  40489c:	cmp	w1, #0x22
  4048a0:	b.ne	40483c <ferror@plt+0x2bac>  // b.any
  4048a4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4048a8:	mov	x3, x19
  4048ac:	mov	x2, x21
  4048b0:	add	x1, x1, #0x530
  4048b4:	bl	401c60 <err@plt>
  4048b8:	stp	x29, x30, [sp, #-32]!
  4048bc:	mov	x29, sp
  4048c0:	stp	x19, x20, [sp, #16]
  4048c4:	mov	x19, x1
  4048c8:	mov	x20, x0
  4048cc:	bl	404800 <ferror@plt+0x2b70>
  4048d0:	mov	x2, #0x80000000            	// #2147483648
  4048d4:	add	x2, x0, x2
  4048d8:	mov	x1, #0xffffffff            	// #4294967295
  4048dc:	cmp	x2, x1
  4048e0:	b.hi	4048f0 <ferror@plt+0x2c60>  // b.pmore
  4048e4:	ldp	x19, x20, [sp, #16]
  4048e8:	ldp	x29, x30, [sp], #32
  4048ec:	ret
  4048f0:	bl	401c20 <__errno_location@plt>
  4048f4:	mov	x4, x0
  4048f8:	adrp	x0, 418000 <ferror@plt+0x16370>
  4048fc:	mov	w5, #0x22                  	// #34
  404900:	adrp	x1, 406000 <ferror@plt+0x4370>
  404904:	mov	x3, x20
  404908:	ldr	w0, [x0, #632]
  40490c:	mov	x2, x19
  404910:	str	w5, [x4]
  404914:	add	x1, x1, #0x530
  404918:	bl	401c60 <err@plt>
  40491c:	nop
  404920:	stp	x29, x30, [sp, #-32]!
  404924:	mov	x29, sp
  404928:	stp	x19, x20, [sp, #16]
  40492c:	mov	x19, x1
  404930:	mov	x20, x0
  404934:	bl	4048b8 <ferror@plt+0x2c28>
  404938:	add	w2, w0, #0x8, lsl #12
  40493c:	mov	w1, #0xffff                	// #65535
  404940:	cmp	w2, w1
  404944:	b.hi	404954 <ferror@plt+0x2cc4>  // b.pmore
  404948:	ldp	x19, x20, [sp, #16]
  40494c:	ldp	x29, x30, [sp], #32
  404950:	ret
  404954:	bl	401c20 <__errno_location@plt>
  404958:	mov	x4, x0
  40495c:	adrp	x0, 418000 <ferror@plt+0x16370>
  404960:	mov	w5, #0x22                  	// #34
  404964:	adrp	x1, 406000 <ferror@plt+0x4370>
  404968:	mov	x3, x20
  40496c:	ldr	w0, [x0, #632]
  404970:	mov	x2, x19
  404974:	str	w5, [x4]
  404978:	add	x1, x1, #0x530
  40497c:	bl	401c60 <err@plt>
  404980:	mov	w2, #0xa                   	// #10
  404984:	b	403fe8 <ferror@plt+0x2358>
  404988:	mov	w2, #0x10                  	// #16
  40498c:	b	403fe8 <ferror@plt+0x2358>
  404990:	stp	x29, x30, [sp, #-64]!
  404994:	mov	x29, sp
  404998:	stp	x19, x20, [sp, #16]
  40499c:	mov	x19, x0
  4049a0:	stp	x21, x22, [sp, #32]
  4049a4:	mov	x21, x1
  4049a8:	adrp	x22, 418000 <ferror@plt+0x16370>
  4049ac:	str	xzr, [sp, #56]
  4049b0:	bl	401c20 <__errno_location@plt>
  4049b4:	str	wzr, [x0]
  4049b8:	cbz	x19, 4049cc <ferror@plt+0x2d3c>
  4049bc:	mov	x20, x0
  4049c0:	ldrsb	w0, [x19]
  4049c4:	adrp	x22, 418000 <ferror@plt+0x16370>
  4049c8:	cbnz	w0, 4049e4 <ferror@plt+0x2d54>
  4049cc:	ldr	w0, [x22, #632]
  4049d0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4049d4:	mov	x3, x19
  4049d8:	mov	x2, x21
  4049dc:	add	x1, x1, #0x530
  4049e0:	bl	401be0 <errx@plt>
  4049e4:	mov	x0, x19
  4049e8:	add	x1, sp, #0x38
  4049ec:	bl	401890 <strtod@plt>
  4049f0:	ldr	w0, [x20]
  4049f4:	cbnz	w0, 404a20 <ferror@plt+0x2d90>
  4049f8:	ldr	x0, [sp, #56]
  4049fc:	cmp	x0, x19
  404a00:	b.eq	4049cc <ferror@plt+0x2d3c>  // b.none
  404a04:	cbz	x0, 404a10 <ferror@plt+0x2d80>
  404a08:	ldrsb	w0, [x0]
  404a0c:	cbnz	w0, 4049cc <ferror@plt+0x2d3c>
  404a10:	ldp	x19, x20, [sp, #16]
  404a14:	ldp	x21, x22, [sp, #32]
  404a18:	ldp	x29, x30, [sp], #64
  404a1c:	ret
  404a20:	cmp	w0, #0x22
  404a24:	ldr	w0, [x22, #632]
  404a28:	b.ne	4049cc <ferror@plt+0x2d3c>  // b.any
  404a2c:	adrp	x1, 406000 <ferror@plt+0x4370>
  404a30:	mov	x3, x19
  404a34:	mov	x2, x21
  404a38:	add	x1, x1, #0x530
  404a3c:	bl	401c60 <err@plt>
  404a40:	stp	x29, x30, [sp, #-64]!
  404a44:	mov	x29, sp
  404a48:	stp	x19, x20, [sp, #16]
  404a4c:	mov	x19, x0
  404a50:	stp	x21, x22, [sp, #32]
  404a54:	mov	x21, x1
  404a58:	adrp	x22, 418000 <ferror@plt+0x16370>
  404a5c:	str	xzr, [sp, #56]
  404a60:	bl	401c20 <__errno_location@plt>
  404a64:	str	wzr, [x0]
  404a68:	cbz	x19, 404a7c <ferror@plt+0x2dec>
  404a6c:	mov	x20, x0
  404a70:	ldrsb	w0, [x19]
  404a74:	adrp	x22, 418000 <ferror@plt+0x16370>
  404a78:	cbnz	w0, 404a94 <ferror@plt+0x2e04>
  404a7c:	ldr	w0, [x22, #632]
  404a80:	adrp	x1, 406000 <ferror@plt+0x4370>
  404a84:	mov	x3, x19
  404a88:	mov	x2, x21
  404a8c:	add	x1, x1, #0x530
  404a90:	bl	401be0 <errx@plt>
  404a94:	add	x1, sp, #0x38
  404a98:	mov	x0, x19
  404a9c:	mov	w2, #0xa                   	// #10
  404aa0:	bl	401ae0 <strtol@plt>
  404aa4:	ldr	w1, [x20]
  404aa8:	cbnz	w1, 404ad4 <ferror@plt+0x2e44>
  404aac:	ldr	x1, [sp, #56]
  404ab0:	cmp	x1, x19
  404ab4:	b.eq	404a7c <ferror@plt+0x2dec>  // b.none
  404ab8:	cbz	x1, 404ac4 <ferror@plt+0x2e34>
  404abc:	ldrsb	w1, [x1]
  404ac0:	cbnz	w1, 404a7c <ferror@plt+0x2dec>
  404ac4:	ldp	x19, x20, [sp, #16]
  404ac8:	ldp	x21, x22, [sp, #32]
  404acc:	ldp	x29, x30, [sp], #64
  404ad0:	ret
  404ad4:	ldr	w0, [x22, #632]
  404ad8:	cmp	w1, #0x22
  404adc:	b.ne	404a7c <ferror@plt+0x2dec>  // b.any
  404ae0:	adrp	x1, 406000 <ferror@plt+0x4370>
  404ae4:	mov	x3, x19
  404ae8:	mov	x2, x21
  404aec:	add	x1, x1, #0x530
  404af0:	bl	401c60 <err@plt>
  404af4:	nop
  404af8:	stp	x29, x30, [sp, #-64]!
  404afc:	mov	x29, sp
  404b00:	stp	x19, x20, [sp, #16]
  404b04:	mov	x19, x0
  404b08:	stp	x21, x22, [sp, #32]
  404b0c:	mov	x21, x1
  404b10:	adrp	x22, 418000 <ferror@plt+0x16370>
  404b14:	str	xzr, [sp, #56]
  404b18:	bl	401c20 <__errno_location@plt>
  404b1c:	str	wzr, [x0]
  404b20:	cbz	x19, 404b34 <ferror@plt+0x2ea4>
  404b24:	mov	x20, x0
  404b28:	ldrsb	w0, [x19]
  404b2c:	adrp	x22, 418000 <ferror@plt+0x16370>
  404b30:	cbnz	w0, 404b4c <ferror@plt+0x2ebc>
  404b34:	ldr	w0, [x22, #632]
  404b38:	adrp	x1, 406000 <ferror@plt+0x4370>
  404b3c:	mov	x3, x19
  404b40:	mov	x2, x21
  404b44:	add	x1, x1, #0x530
  404b48:	bl	401be0 <errx@plt>
  404b4c:	add	x1, sp, #0x38
  404b50:	mov	x0, x19
  404b54:	mov	w2, #0xa                   	// #10
  404b58:	bl	401840 <strtoul@plt>
  404b5c:	ldr	w1, [x20]
  404b60:	cbnz	w1, 404b8c <ferror@plt+0x2efc>
  404b64:	ldr	x1, [sp, #56]
  404b68:	cmp	x1, x19
  404b6c:	b.eq	404b34 <ferror@plt+0x2ea4>  // b.none
  404b70:	cbz	x1, 404b7c <ferror@plt+0x2eec>
  404b74:	ldrsb	w1, [x1]
  404b78:	cbnz	w1, 404b34 <ferror@plt+0x2ea4>
  404b7c:	ldp	x19, x20, [sp, #16]
  404b80:	ldp	x21, x22, [sp, #32]
  404b84:	ldp	x29, x30, [sp], #64
  404b88:	ret
  404b8c:	ldr	w0, [x22, #632]
  404b90:	cmp	w1, #0x22
  404b94:	b.ne	404b34 <ferror@plt+0x2ea4>  // b.any
  404b98:	adrp	x1, 406000 <ferror@plt+0x4370>
  404b9c:	mov	x3, x19
  404ba0:	mov	x2, x21
  404ba4:	add	x1, x1, #0x530
  404ba8:	bl	401c60 <err@plt>
  404bac:	nop
  404bb0:	stp	x29, x30, [sp, #-48]!
  404bb4:	mov	x29, sp
  404bb8:	stp	x19, x20, [sp, #16]
  404bbc:	mov	x19, x1
  404bc0:	mov	x20, x0
  404bc4:	add	x1, sp, #0x28
  404bc8:	bl	404508 <ferror@plt+0x2878>
  404bcc:	cbz	w0, 404c04 <ferror@plt+0x2f74>
  404bd0:	bl	401c20 <__errno_location@plt>
  404bd4:	ldr	w1, [x0]
  404bd8:	adrp	x2, 418000 <ferror@plt+0x16370>
  404bdc:	mov	x3, x20
  404be0:	ldr	w0, [x2, #632]
  404be4:	mov	x2, x19
  404be8:	cbz	w1, 404bf8 <ferror@plt+0x2f68>
  404bec:	adrp	x1, 406000 <ferror@plt+0x4370>
  404bf0:	add	x1, x1, #0x530
  404bf4:	bl	401c60 <err@plt>
  404bf8:	adrp	x1, 406000 <ferror@plt+0x4370>
  404bfc:	add	x1, x1, #0x530
  404c00:	bl	401be0 <errx@plt>
  404c04:	ldp	x19, x20, [sp, #16]
  404c08:	ldr	x0, [sp, #40]
  404c0c:	ldp	x29, x30, [sp], #48
  404c10:	ret
  404c14:	nop
  404c18:	stp	x29, x30, [sp, #-32]!
  404c1c:	mov	x29, sp
  404c20:	str	x19, [sp, #16]
  404c24:	mov	x19, x1
  404c28:	mov	x1, x2
  404c2c:	bl	404990 <ferror@plt+0x2d00>
  404c30:	fcvtzs	d2, d0
  404c34:	mov	x0, #0x848000000000        	// #145685290680320
  404c38:	movk	x0, #0x412e, lsl #48
  404c3c:	fmov	d1, x0
  404c40:	scvtf	d3, d2
  404c44:	fsub	d0, d0, d3
  404c48:	fmul	d0, d0, d1
  404c4c:	fcvtzs	d0, d0
  404c50:	stp	d2, d0, [x19]
  404c54:	ldr	x19, [sp, #16]
  404c58:	ldp	x29, x30, [sp], #32
  404c5c:	ret
  404c60:	mov	w2, w0
  404c64:	mov	x0, x1
  404c68:	and	w1, w2, #0xf000
  404c6c:	add	x14, x0, #0x1
  404c70:	cmp	w1, #0x4, lsl #12
  404c74:	add	x13, x0, #0x2
  404c78:	add	x12, x0, #0x3
  404c7c:	add	x11, x0, #0x4
  404c80:	add	x10, x0, #0x5
  404c84:	add	x9, x0, #0x6
  404c88:	add	x8, x0, #0x7
  404c8c:	add	x7, x0, #0x8
  404c90:	add	x6, x0, #0x9
  404c94:	b.eq	404e00 <ferror@plt+0x3170>  // b.none
  404c98:	cmp	w1, #0xa, lsl #12
  404c9c:	b.eq	404cf4 <ferror@plt+0x3064>  // b.none
  404ca0:	cmp	w1, #0x2, lsl #12
  404ca4:	b.eq	404e20 <ferror@plt+0x3190>  // b.none
  404ca8:	cmp	w1, #0x6, lsl #12
  404cac:	b.eq	404e10 <ferror@plt+0x3180>  // b.none
  404cb0:	cmp	w1, #0xc, lsl #12
  404cb4:	b.eq	404e30 <ferror@plt+0x31a0>  // b.none
  404cb8:	cmp	w1, #0x1, lsl #12
  404cbc:	b.eq	404e40 <ferror@plt+0x31b0>  // b.none
  404cc0:	cmp	w1, #0x8, lsl #12
  404cc4:	b.eq	404e50 <ferror@plt+0x31c0>  // b.none
  404cc8:	mov	x4, x6
  404ccc:	mov	x6, x7
  404cd0:	mov	x7, x8
  404cd4:	mov	x8, x9
  404cd8:	mov	x9, x10
  404cdc:	mov	x10, x11
  404ce0:	mov	x11, x12
  404ce4:	mov	x12, x13
  404ce8:	mov	x13, x14
  404cec:	mov	x14, x0
  404cf0:	b	404d00 <ferror@plt+0x3070>
  404cf4:	mov	x4, x0
  404cf8:	mov	w1, #0x6c                  	// #108
  404cfc:	strb	w1, [x4], #10
  404d00:	tst	x2, #0x100
  404d04:	mov	w5, #0x2d                  	// #45
  404d08:	mov	w3, #0x72                  	// #114
  404d0c:	csel	w3, w3, w5, ne  // ne = any
  404d10:	tst	x2, #0x80
  404d14:	strb	w3, [x14]
  404d18:	mov	w3, #0x77                  	// #119
  404d1c:	csel	w3, w3, w5, ne  // ne = any
  404d20:	strb	w3, [x13]
  404d24:	and	w1, w2, #0x40
  404d28:	tbz	w2, #11, 404dc8 <ferror@plt+0x3138>
  404d2c:	cmp	w1, #0x0
  404d30:	mov	w3, #0x53                  	// #83
  404d34:	mov	w1, #0x73                  	// #115
  404d38:	csel	w1, w1, w3, ne  // ne = any
  404d3c:	tst	x2, #0x20
  404d40:	strb	w1, [x12]
  404d44:	mov	w5, #0x2d                  	// #45
  404d48:	mov	w3, #0x72                  	// #114
  404d4c:	csel	w3, w3, w5, ne  // ne = any
  404d50:	tst	x2, #0x10
  404d54:	strb	w3, [x11]
  404d58:	mov	w3, #0x77                  	// #119
  404d5c:	csel	w3, w3, w5, ne  // ne = any
  404d60:	strb	w3, [x10]
  404d64:	and	w1, w2, #0x8
  404d68:	tbz	w2, #10, 404df0 <ferror@plt+0x3160>
  404d6c:	cmp	w1, #0x0
  404d70:	mov	w3, #0x53                  	// #83
  404d74:	mov	w1, #0x73                  	// #115
  404d78:	csel	w1, w1, w3, ne  // ne = any
  404d7c:	tst	x2, #0x4
  404d80:	strb	w1, [x9]
  404d84:	mov	w5, #0x2d                  	// #45
  404d88:	mov	w3, #0x72                  	// #114
  404d8c:	csel	w3, w3, w5, ne  // ne = any
  404d90:	tst	x2, #0x2
  404d94:	strb	w3, [x8]
  404d98:	mov	w3, #0x77                  	// #119
  404d9c:	csel	w3, w3, w5, ne  // ne = any
  404da0:	strb	w3, [x7]
  404da4:	and	w1, w2, #0x1
  404da8:	tbz	w2, #9, 404dd8 <ferror@plt+0x3148>
  404dac:	cmp	w1, #0x0
  404db0:	mov	w2, #0x54                  	// #84
  404db4:	mov	w1, #0x74                  	// #116
  404db8:	csel	w1, w1, w2, ne  // ne = any
  404dbc:	strb	w1, [x6]
  404dc0:	strb	wzr, [x4]
  404dc4:	ret
  404dc8:	cmp	w1, #0x0
  404dcc:	mov	w1, #0x78                  	// #120
  404dd0:	csel	w1, w1, w5, ne  // ne = any
  404dd4:	b	404d3c <ferror@plt+0x30ac>
  404dd8:	cmp	w1, #0x0
  404ddc:	mov	w1, #0x78                  	// #120
  404de0:	csel	w1, w1, w5, ne  // ne = any
  404de4:	strb	w1, [x6]
  404de8:	strb	wzr, [x4]
  404dec:	ret
  404df0:	cmp	w1, #0x0
  404df4:	mov	w1, #0x78                  	// #120
  404df8:	csel	w1, w1, w5, ne  // ne = any
  404dfc:	b	404d7c <ferror@plt+0x30ec>
  404e00:	mov	x4, x0
  404e04:	mov	w1, #0x64                  	// #100
  404e08:	strb	w1, [x4], #10
  404e0c:	b	404d00 <ferror@plt+0x3070>
  404e10:	mov	x4, x0
  404e14:	mov	w1, #0x62                  	// #98
  404e18:	strb	w1, [x4], #10
  404e1c:	b	404d00 <ferror@plt+0x3070>
  404e20:	mov	x4, x0
  404e24:	mov	w1, #0x63                  	// #99
  404e28:	strb	w1, [x4], #10
  404e2c:	b	404d00 <ferror@plt+0x3070>
  404e30:	mov	x4, x0
  404e34:	mov	w1, #0x73                  	// #115
  404e38:	strb	w1, [x4], #10
  404e3c:	b	404d00 <ferror@plt+0x3070>
  404e40:	mov	x4, x0
  404e44:	mov	w1, #0x70                  	// #112
  404e48:	strb	w1, [x4], #10
  404e4c:	b	404d00 <ferror@plt+0x3070>
  404e50:	mov	x4, x0
  404e54:	mov	w1, #0x2d                  	// #45
  404e58:	strb	w1, [x4], #10
  404e5c:	b	404d00 <ferror@plt+0x3070>
  404e60:	stp	x29, x30, [sp, #-96]!
  404e64:	mov	x29, sp
  404e68:	stp	x19, x20, [sp, #16]
  404e6c:	stp	x21, x22, [sp, #32]
  404e70:	add	x21, sp, #0x38
  404e74:	mov	x4, x21
  404e78:	tbz	w0, #1, 404e88 <ferror@plt+0x31f8>
  404e7c:	add	x4, x21, #0x1
  404e80:	mov	w2, #0x20                  	// #32
  404e84:	strb	w2, [sp, #56]
  404e88:	mov	w2, #0xa                   	// #10
  404e8c:	mov	x5, #0x1                   	// #1
  404e90:	lsl	x3, x5, x2
  404e94:	cmp	x1, x3
  404e98:	b.cc	404fac <ferror@plt+0x331c>  // b.lo, b.ul, b.last
  404e9c:	add	w2, w2, #0xa
  404ea0:	cmp	w2, #0x46
  404ea4:	b.ne	404e90 <ferror@plt+0x3200>  // b.any
  404ea8:	mov	w19, #0x3c                  	// #60
  404eac:	mov	w8, #0xcccd                	// #52429
  404eb0:	adrp	x6, 406000 <ferror@plt+0x4370>
  404eb4:	movk	w8, #0xcccc, lsl #16
  404eb8:	add	x6, x6, #0x568
  404ebc:	mov	x5, #0xffffffffffffffff    	// #-1
  404ec0:	and	w7, w0, #0x1
  404ec4:	umull	x8, w19, w8
  404ec8:	lsl	x5, x5, x19
  404ecc:	lsr	x19, x1, x19
  404ed0:	bic	x5, x1, x5
  404ed4:	mov	w3, w19
  404ed8:	lsr	x8, x8, #35
  404edc:	ldrsb	w1, [x6, w8, sxtw]
  404ee0:	strb	w1, [x4]
  404ee4:	cmp	w1, #0x42
  404ee8:	add	x1, x4, #0x1
  404eec:	csel	w7, w7, wzr, ne  // ne = any
  404ef0:	cbz	w7, 404f00 <ferror@plt+0x3270>
  404ef4:	add	x1, x4, #0x3
  404ef8:	mov	w6, #0x4269                	// #17001
  404efc:	sturh	w6, [x4, #1]
  404f00:	strb	wzr, [x1]
  404f04:	cbz	x5, 404fc0 <ferror@plt+0x3330>
  404f08:	sub	w2, w2, #0x14
  404f0c:	lsr	x2, x5, x2
  404f10:	tbz	w0, #2, 404ff4 <ferror@plt+0x3364>
  404f14:	add	x2, x2, #0x5
  404f18:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404f1c:	movk	x0, #0xcccd
  404f20:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404f24:	movk	x4, #0x1999, lsl #48
  404f28:	umulh	x20, x2, x0
  404f2c:	lsr	x20, x20, #3
  404f30:	mul	x1, x20, x0
  404f34:	umulh	x0, x20, x0
  404f38:	ror	x1, x1, #1
  404f3c:	lsr	x0, x0, #3
  404f40:	cmp	x1, x4
  404f44:	csel	x20, x20, x0, hi  // hi = pmore
  404f48:	cbz	x20, 404fc0 <ferror@plt+0x3330>
  404f4c:	bl	401920 <localeconv@plt>
  404f50:	cbz	x0, 405024 <ferror@plt+0x3394>
  404f54:	ldr	x4, [x0]
  404f58:	cbz	x4, 405024 <ferror@plt+0x3394>
  404f5c:	ldrsb	w1, [x4]
  404f60:	adrp	x0, 406000 <ferror@plt+0x4370>
  404f64:	add	x0, x0, #0x560
  404f68:	cmp	w1, #0x0
  404f6c:	csel	x4, x0, x4, eq  // eq = none
  404f70:	mov	x6, x21
  404f74:	mov	x5, x20
  404f78:	mov	w3, w19
  404f7c:	adrp	x2, 406000 <ferror@plt+0x4370>
  404f80:	add	x2, x2, #0x570
  404f84:	add	x22, sp, #0x40
  404f88:	mov	x1, #0x20                  	// #32
  404f8c:	mov	x0, x22
  404f90:	bl	401910 <snprintf@plt>
  404f94:	mov	x0, x22
  404f98:	bl	401a10 <strdup@plt>
  404f9c:	ldp	x19, x20, [sp, #16]
  404fa0:	ldp	x21, x22, [sp, #32]
  404fa4:	ldp	x29, x30, [sp], #96
  404fa8:	ret
  404fac:	subs	w19, w2, #0xa
  404fb0:	b.ne	404eac <ferror@plt+0x321c>  // b.any
  404fb4:	mov	w3, w1
  404fb8:	mov	w0, #0x42                  	// #66
  404fbc:	strh	w0, [x4]
  404fc0:	mov	x4, x21
  404fc4:	adrp	x2, 406000 <ferror@plt+0x4370>
  404fc8:	add	x2, x2, #0x580
  404fcc:	add	x22, sp, #0x40
  404fd0:	mov	x1, #0x20                  	// #32
  404fd4:	mov	x0, x22
  404fd8:	bl	401910 <snprintf@plt>
  404fdc:	mov	x0, x22
  404fe0:	bl	401a10 <strdup@plt>
  404fe4:	ldp	x19, x20, [sp, #16]
  404fe8:	ldp	x21, x22, [sp, #32]
  404fec:	ldp	x29, x30, [sp], #96
  404ff0:	ret
  404ff4:	add	x2, x2, #0x32
  404ff8:	mov	x5, #0xf5c3                	// #62915
  404ffc:	movk	x5, #0x5c28, lsl #16
  405000:	lsr	x20, x2, #2
  405004:	movk	x5, #0xc28f, lsl #32
  405008:	movk	x5, #0x28f5, lsl #48
  40500c:	umulh	x20, x20, x5
  405010:	lsr	x20, x20, #2
  405014:	cmp	x20, #0xa
  405018:	b.ne	404f48 <ferror@plt+0x32b8>  // b.any
  40501c:	add	w3, w19, #0x1
  405020:	b	404fc0 <ferror@plt+0x3330>
  405024:	adrp	x4, 406000 <ferror@plt+0x4370>
  405028:	add	x4, x4, #0x560
  40502c:	b	404f70 <ferror@plt+0x32e0>
  405030:	cbz	x0, 40512c <ferror@plt+0x349c>
  405034:	stp	x29, x30, [sp, #-64]!
  405038:	mov	x29, sp
  40503c:	stp	x19, x20, [sp, #16]
  405040:	mov	x20, x0
  405044:	ldrsb	w4, [x0]
  405048:	cbz	w4, 40511c <ferror@plt+0x348c>
  40504c:	cmp	x1, #0x0
  405050:	stp	x21, x22, [sp, #32]
  405054:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405058:	stp	x23, x24, [sp, #48]
  40505c:	mov	x21, x2
  405060:	mov	x23, x1
  405064:	mov	x22, x3
  405068:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40506c:	b.eq	405114 <ferror@plt+0x3484>  // b.none
  405070:	mov	x19, #0x0                   	// #0
  405074:	nop
  405078:	cmp	w4, #0x2c
  40507c:	ldrsb	w4, [x20, #1]
  405080:	b.eq	4050ac <ferror@plt+0x341c>  // b.none
  405084:	cbz	w4, 4050b4 <ferror@plt+0x3424>
  405088:	add	x20, x20, #0x1
  40508c:	cmp	x21, x19
  405090:	b.hi	405078 <ferror@plt+0x33e8>  // b.pmore
  405094:	mov	w0, #0xfffffffe            	// #-2
  405098:	ldp	x19, x20, [sp, #16]
  40509c:	ldp	x21, x22, [sp, #32]
  4050a0:	ldp	x23, x24, [sp, #48]
  4050a4:	ldp	x29, x30, [sp], #64
  4050a8:	ret
  4050ac:	mov	x24, x20
  4050b0:	cbnz	w4, 4050b8 <ferror@plt+0x3428>
  4050b4:	add	x24, x20, #0x1
  4050b8:	cmp	x0, x24
  4050bc:	b.cs	405114 <ferror@plt+0x3484>  // b.hs, b.nlast
  4050c0:	sub	x1, x24, x0
  4050c4:	blr	x22
  4050c8:	cmn	w0, #0x1
  4050cc:	b.eq	405114 <ferror@plt+0x3484>  // b.none
  4050d0:	str	w0, [x23, x19, lsl #2]
  4050d4:	add	x19, x19, #0x1
  4050d8:	ldrsb	w0, [x24]
  4050dc:	cbz	w0, 4050fc <ferror@plt+0x346c>
  4050e0:	mov	x0, x20
  4050e4:	ldrsb	w4, [x0, #1]!
  4050e8:	cbz	w4, 4050fc <ferror@plt+0x346c>
  4050ec:	cmp	x21, x19
  4050f0:	b.ls	405094 <ferror@plt+0x3404>  // b.plast
  4050f4:	mov	x20, x0
  4050f8:	b	405078 <ferror@plt+0x33e8>
  4050fc:	mov	w0, w19
  405100:	ldp	x19, x20, [sp, #16]
  405104:	ldp	x21, x22, [sp, #32]
  405108:	ldp	x23, x24, [sp, #48]
  40510c:	ldp	x29, x30, [sp], #64
  405110:	ret
  405114:	ldp	x21, x22, [sp, #32]
  405118:	ldp	x23, x24, [sp, #48]
  40511c:	mov	w0, #0xffffffff            	// #-1
  405120:	ldp	x19, x20, [sp, #16]
  405124:	ldp	x29, x30, [sp], #64
  405128:	ret
  40512c:	mov	w0, #0xffffffff            	// #-1
  405130:	ret
  405134:	nop
  405138:	cbz	x0, 4051b4 <ferror@plt+0x3524>
  40513c:	stp	x29, x30, [sp, #-32]!
  405140:	mov	x29, sp
  405144:	str	x19, [sp, #16]
  405148:	mov	x19, x3
  40514c:	mov	x3, x4
  405150:	cmp	x19, #0x0
  405154:	ldrsb	w4, [x0]
  405158:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40515c:	b.eq	4051ac <ferror@plt+0x351c>  // b.none
  405160:	ldr	x5, [x19]
  405164:	cmp	x5, x2
  405168:	b.hi	4051ac <ferror@plt+0x351c>  // b.pmore
  40516c:	cmp	w4, #0x2b
  405170:	b.eq	40519c <ferror@plt+0x350c>  // b.none
  405174:	str	xzr, [x19]
  405178:	bl	405030 <ferror@plt+0x33a0>
  40517c:	cmp	w0, #0x0
  405180:	b.le	405190 <ferror@plt+0x3500>
  405184:	ldr	x1, [x19]
  405188:	add	x1, x1, w0, sxtw
  40518c:	str	x1, [x19]
  405190:	ldr	x19, [sp, #16]
  405194:	ldp	x29, x30, [sp], #32
  405198:	ret
  40519c:	add	x0, x0, #0x1
  4051a0:	add	x1, x1, x5, lsl #2
  4051a4:	sub	x2, x2, x5
  4051a8:	b	405178 <ferror@plt+0x34e8>
  4051ac:	mov	w0, #0xffffffff            	// #-1
  4051b0:	b	405190 <ferror@plt+0x3500>
  4051b4:	mov	w0, #0xffffffff            	// #-1
  4051b8:	ret
  4051bc:	nop
  4051c0:	cmp	x2, #0x0
  4051c4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4051c8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4051cc:	b.eq	4052a8 <ferror@plt+0x3618>  // b.none
  4051d0:	stp	x29, x30, [sp, #-64]!
  4051d4:	mov	x29, sp
  4051d8:	stp	x19, x20, [sp, #16]
  4051dc:	mov	x20, x2
  4051e0:	mov	x19, x0
  4051e4:	stp	x21, x22, [sp, #32]
  4051e8:	mov	w21, #0x1                   	// #1
  4051ec:	str	x23, [sp, #48]
  4051f0:	mov	x23, x1
  4051f4:	ldrsb	w3, [x0]
  4051f8:	cbz	w3, 405290 <ferror@plt+0x3600>
  4051fc:	nop
  405200:	cmp	w3, #0x2c
  405204:	ldrsb	w3, [x19, #1]
  405208:	b.eq	405220 <ferror@plt+0x3590>  // b.none
  40520c:	cbz	w3, 40526c <ferror@plt+0x35dc>
  405210:	add	x19, x19, #0x1
  405214:	cmp	w3, #0x2c
  405218:	ldrsb	w3, [x19, #1]
  40521c:	b.ne	40520c <ferror@plt+0x357c>  // b.any
  405220:	mov	x22, x19
  405224:	cbz	w3, 40526c <ferror@plt+0x35dc>
  405228:	cmp	x0, x22
  40522c:	b.cs	405278 <ferror@plt+0x35e8>  // b.hs, b.nlast
  405230:	sub	x1, x22, x0
  405234:	blr	x20
  405238:	tbnz	w0, #31, 40527c <ferror@plt+0x35ec>
  40523c:	asr	w2, w0, #3
  405240:	and	w0, w0, #0x7
  405244:	lsl	w0, w21, w0
  405248:	ldrb	w1, [x23, w2, sxtw]
  40524c:	orr	w0, w0, w1
  405250:	strb	w0, [x23, w2, sxtw]
  405254:	ldrsb	w0, [x22]
  405258:	cbz	w0, 405290 <ferror@plt+0x3600>
  40525c:	ldrsb	w3, [x19, #1]!
  405260:	cbz	w3, 405290 <ferror@plt+0x3600>
  405264:	mov	x0, x19
  405268:	b	405200 <ferror@plt+0x3570>
  40526c:	add	x22, x19, #0x1
  405270:	cmp	x0, x22
  405274:	b.cc	405230 <ferror@plt+0x35a0>  // b.lo, b.ul, b.last
  405278:	mov	w0, #0xffffffff            	// #-1
  40527c:	ldp	x19, x20, [sp, #16]
  405280:	ldp	x21, x22, [sp, #32]
  405284:	ldr	x23, [sp, #48]
  405288:	ldp	x29, x30, [sp], #64
  40528c:	ret
  405290:	mov	w0, #0x0                   	// #0
  405294:	ldp	x19, x20, [sp, #16]
  405298:	ldp	x21, x22, [sp, #32]
  40529c:	ldr	x23, [sp, #48]
  4052a0:	ldp	x29, x30, [sp], #64
  4052a4:	ret
  4052a8:	mov	w0, #0xffffffea            	// #-22
  4052ac:	ret
  4052b0:	cmp	x2, #0x0
  4052b4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4052b8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4052bc:	b.eq	40537c <ferror@plt+0x36ec>  // b.none
  4052c0:	stp	x29, x30, [sp, #-48]!
  4052c4:	mov	x29, sp
  4052c8:	stp	x19, x20, [sp, #16]
  4052cc:	mov	x19, x0
  4052d0:	stp	x21, x22, [sp, #32]
  4052d4:	mov	x21, x2
  4052d8:	mov	x22, x1
  4052dc:	ldrsb	w3, [x0]
  4052e0:	cbz	w3, 405368 <ferror@plt+0x36d8>
  4052e4:	nop
  4052e8:	cmp	w3, #0x2c
  4052ec:	ldrsb	w3, [x19, #1]
  4052f0:	b.eq	405308 <ferror@plt+0x3678>  // b.none
  4052f4:	cbz	w3, 405348 <ferror@plt+0x36b8>
  4052f8:	add	x19, x19, #0x1
  4052fc:	cmp	w3, #0x2c
  405300:	ldrsb	w3, [x19, #1]
  405304:	b.ne	4052f4 <ferror@plt+0x3664>  // b.any
  405308:	mov	x20, x19
  40530c:	cbz	w3, 405348 <ferror@plt+0x36b8>
  405310:	cmp	x0, x20
  405314:	b.cs	405354 <ferror@plt+0x36c4>  // b.hs, b.nlast
  405318:	sub	x1, x20, x0
  40531c:	blr	x21
  405320:	tbnz	x0, #63, 405358 <ferror@plt+0x36c8>
  405324:	ldr	x2, [x22]
  405328:	orr	x0, x2, x0
  40532c:	str	x0, [x22]
  405330:	ldrsb	w0, [x20]
  405334:	cbz	w0, 405368 <ferror@plt+0x36d8>
  405338:	ldrsb	w3, [x19, #1]!
  40533c:	cbz	w3, 405368 <ferror@plt+0x36d8>
  405340:	mov	x0, x19
  405344:	b	4052e8 <ferror@plt+0x3658>
  405348:	add	x20, x19, #0x1
  40534c:	cmp	x0, x20
  405350:	b.cc	405318 <ferror@plt+0x3688>  // b.lo, b.ul, b.last
  405354:	mov	w0, #0xffffffff            	// #-1
  405358:	ldp	x19, x20, [sp, #16]
  40535c:	ldp	x21, x22, [sp, #32]
  405360:	ldp	x29, x30, [sp], #48
  405364:	ret
  405368:	mov	w0, #0x0                   	// #0
  40536c:	ldp	x19, x20, [sp, #16]
  405370:	ldp	x21, x22, [sp, #32]
  405374:	ldp	x29, x30, [sp], #48
  405378:	ret
  40537c:	mov	w0, #0xffffffea            	// #-22
  405380:	ret
  405384:	nop
  405388:	stp	x29, x30, [sp, #-80]!
  40538c:	mov	x29, sp
  405390:	str	xzr, [sp, #72]
  405394:	cbz	x0, 405428 <ferror@plt+0x3798>
  405398:	stp	x19, x20, [sp, #16]
  40539c:	mov	x19, x0
  4053a0:	mov	x20, x2
  4053a4:	stp	x21, x22, [sp, #32]
  4053a8:	mov	w21, w3
  4053ac:	stp	x23, x24, [sp, #48]
  4053b0:	mov	x23, x1
  4053b4:	str	w3, [x1]
  4053b8:	str	w3, [x2]
  4053bc:	bl	401c20 <__errno_location@plt>
  4053c0:	str	wzr, [x0]
  4053c4:	mov	x22, x0
  4053c8:	ldrsb	w0, [x19]
  4053cc:	cmp	w0, #0x3a
  4053d0:	b.eq	405434 <ferror@plt+0x37a4>  // b.none
  4053d4:	add	x24, sp, #0x48
  4053d8:	mov	x0, x19
  4053dc:	mov	x1, x24
  4053e0:	mov	w2, #0xa                   	// #10
  4053e4:	bl	401ae0 <strtol@plt>
  4053e8:	str	w0, [x23]
  4053ec:	str	w0, [x20]
  4053f0:	ldr	w0, [x22]
  4053f4:	cbnz	w0, 40546c <ferror@plt+0x37dc>
  4053f8:	ldr	x2, [sp, #72]
  4053fc:	cmp	x2, #0x0
  405400:	ccmp	x2, x19, #0x4, ne  // ne = any
  405404:	b.eq	40546c <ferror@plt+0x37dc>  // b.none
  405408:	ldrsb	w3, [x2]
  40540c:	cmp	w3, #0x3a
  405410:	b.eq	405480 <ferror@plt+0x37f0>  // b.none
  405414:	cmp	w3, #0x2d
  405418:	b.eq	40549c <ferror@plt+0x380c>  // b.none
  40541c:	ldp	x19, x20, [sp, #16]
  405420:	ldp	x21, x22, [sp, #32]
  405424:	ldp	x23, x24, [sp, #48]
  405428:	mov	w0, #0x0                   	// #0
  40542c:	ldp	x29, x30, [sp], #80
  405430:	ret
  405434:	add	x19, x19, #0x1
  405438:	add	x1, sp, #0x48
  40543c:	mov	x0, x19
  405440:	mov	w2, #0xa                   	// #10
  405444:	bl	401ae0 <strtol@plt>
  405448:	str	w0, [x20]
  40544c:	ldr	w0, [x22]
  405450:	cbnz	w0, 40546c <ferror@plt+0x37dc>
  405454:	ldr	x0, [sp, #72]
  405458:	cbz	x0, 40546c <ferror@plt+0x37dc>
  40545c:	ldrsb	w1, [x0]
  405460:	cmp	w1, #0x0
  405464:	ccmp	x0, x19, #0x4, eq  // eq = none
  405468:	b.ne	40541c <ferror@plt+0x378c>  // b.any
  40546c:	mov	w0, #0xffffffff            	// #-1
  405470:	ldp	x19, x20, [sp, #16]
  405474:	ldp	x21, x22, [sp, #32]
  405478:	ldp	x23, x24, [sp, #48]
  40547c:	b	40542c <ferror@plt+0x379c>
  405480:	ldrsb	w1, [x2, #1]
  405484:	cbnz	w1, 40549c <ferror@plt+0x380c>
  405488:	ldp	x23, x24, [sp, #48]
  40548c:	str	w21, [x20]
  405490:	ldp	x19, x20, [sp, #16]
  405494:	ldp	x21, x22, [sp, #32]
  405498:	b	40542c <ferror@plt+0x379c>
  40549c:	str	wzr, [x22]
  4054a0:	add	x19, x2, #0x1
  4054a4:	mov	x1, x24
  4054a8:	mov	x0, x19
  4054ac:	mov	w2, #0xa                   	// #10
  4054b0:	str	xzr, [sp, #72]
  4054b4:	bl	401ae0 <strtol@plt>
  4054b8:	str	w0, [x20]
  4054bc:	ldr	w0, [x22]
  4054c0:	cbz	w0, 405454 <ferror@plt+0x37c4>
  4054c4:	b	40546c <ferror@plt+0x37dc>
  4054c8:	cmp	x1, #0x0
  4054cc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4054d0:	b.eq	4055a4 <ferror@plt+0x3914>  // b.none
  4054d4:	stp	x29, x30, [sp, #-80]!
  4054d8:	mov	x29, sp
  4054dc:	stp	x19, x20, [sp, #16]
  4054e0:	mov	x19, x1
  4054e4:	stp	x21, x22, [sp, #32]
  4054e8:	add	x22, sp, #0x48
  4054ec:	str	x23, [sp, #48]
  4054f0:	add	x23, sp, #0x40
  4054f4:	b	405518 <ferror@plt+0x3888>
  4054f8:	cmp	x20, #0x0
  4054fc:	add	x19, x3, x4
  405500:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405504:	ccmp	x21, x4, #0x0, ne  // ne = any
  405508:	b.ne	40558c <ferror@plt+0x38fc>  // b.any
  40550c:	bl	4019a0 <strncmp@plt>
  405510:	cbnz	w0, 40558c <ferror@plt+0x38fc>
  405514:	add	x0, x20, x21
  405518:	mov	x1, x23
  40551c:	bl	403ec0 <ferror@plt+0x2230>
  405520:	mov	x1, x22
  405524:	mov	x20, x0
  405528:	mov	x0, x19
  40552c:	bl	403ec0 <ferror@plt+0x2230>
  405530:	ldp	x21, x4, [sp, #64]
  405534:	mov	x3, x0
  405538:	mov	x1, x3
  40553c:	mov	x0, x20
  405540:	mov	x2, x21
  405544:	adds	x5, x21, x4
  405548:	b.eq	405574 <ferror@plt+0x38e4>  // b.none
  40554c:	cmp	x5, #0x1
  405550:	b.ne	4054f8 <ferror@plt+0x3868>  // b.any
  405554:	cbz	x20, 405564 <ferror@plt+0x38d4>
  405558:	ldrsb	w5, [x20]
  40555c:	cmp	w5, #0x2f
  405560:	b.eq	405574 <ferror@plt+0x38e4>  // b.none
  405564:	cbz	x3, 40558c <ferror@plt+0x38fc>
  405568:	ldrsb	w5, [x3]
  40556c:	cmp	w5, #0x2f
  405570:	b.ne	4054f8 <ferror@plt+0x3868>  // b.any
  405574:	mov	w0, #0x1                   	// #1
  405578:	ldp	x19, x20, [sp, #16]
  40557c:	ldp	x21, x22, [sp, #32]
  405580:	ldr	x23, [sp, #48]
  405584:	ldp	x29, x30, [sp], #80
  405588:	ret
  40558c:	mov	w0, #0x0                   	// #0
  405590:	ldp	x19, x20, [sp, #16]
  405594:	ldp	x21, x22, [sp, #32]
  405598:	ldr	x23, [sp, #48]
  40559c:	ldp	x29, x30, [sp], #80
  4055a0:	ret
  4055a4:	mov	w0, #0x0                   	// #0
  4055a8:	ret
  4055ac:	nop
  4055b0:	stp	x29, x30, [sp, #-64]!
  4055b4:	mov	x29, sp
  4055b8:	stp	x19, x20, [sp, #16]
  4055bc:	mov	x19, x1
  4055c0:	orr	x1, x0, x1
  4055c4:	cbz	x1, 405644 <ferror@plt+0x39b4>
  4055c8:	stp	x21, x22, [sp, #32]
  4055cc:	mov	x20, x0
  4055d0:	mov	x21, x2
  4055d4:	cbz	x0, 405658 <ferror@plt+0x39c8>
  4055d8:	cbz	x19, 405670 <ferror@plt+0x39e0>
  4055dc:	stp	x23, x24, [sp, #48]
  4055e0:	bl	401850 <strlen@plt>
  4055e4:	mov	x23, x0
  4055e8:	mvn	x0, x0
  4055ec:	mov	x22, #0x0                   	// #0
  4055f0:	cmp	x21, x0
  4055f4:	b.hi	40562c <ferror@plt+0x399c>  // b.pmore
  4055f8:	add	x24, x21, x23
  4055fc:	add	x0, x24, #0x1
  405600:	bl	401950 <malloc@plt>
  405604:	mov	x22, x0
  405608:	cbz	x0, 40562c <ferror@plt+0x399c>
  40560c:	mov	x1, x20
  405610:	mov	x2, x23
  405614:	bl	401810 <memcpy@plt>
  405618:	mov	x2, x21
  40561c:	mov	x1, x19
  405620:	add	x0, x22, x23
  405624:	bl	401810 <memcpy@plt>
  405628:	strb	wzr, [x22, x24]
  40562c:	mov	x0, x22
  405630:	ldp	x19, x20, [sp, #16]
  405634:	ldp	x21, x22, [sp, #32]
  405638:	ldp	x23, x24, [sp, #48]
  40563c:	ldp	x29, x30, [sp], #64
  405640:	ret
  405644:	ldp	x19, x20, [sp, #16]
  405648:	adrp	x0, 405000 <ferror@plt+0x3370>
  40564c:	ldp	x29, x30, [sp], #64
  405650:	add	x0, x0, #0xe08
  405654:	b	401a10 <strdup@plt>
  405658:	mov	x0, x19
  40565c:	mov	x1, x2
  405660:	ldp	x19, x20, [sp, #16]
  405664:	ldp	x21, x22, [sp, #32]
  405668:	ldp	x29, x30, [sp], #64
  40566c:	b	401b20 <strndup@plt>
  405670:	ldp	x19, x20, [sp, #16]
  405674:	ldp	x21, x22, [sp, #32]
  405678:	ldp	x29, x30, [sp], #64
  40567c:	b	401a10 <strdup@plt>
  405680:	stp	x29, x30, [sp, #-32]!
  405684:	mov	x2, #0x0                   	// #0
  405688:	mov	x29, sp
  40568c:	stp	x19, x20, [sp, #16]
  405690:	mov	x20, x0
  405694:	mov	x19, x1
  405698:	cbz	x1, 4056a8 <ferror@plt+0x3a18>
  40569c:	mov	x0, x1
  4056a0:	bl	401850 <strlen@plt>
  4056a4:	mov	x2, x0
  4056a8:	mov	x1, x19
  4056ac:	mov	x0, x20
  4056b0:	ldp	x19, x20, [sp, #16]
  4056b4:	ldp	x29, x30, [sp], #32
  4056b8:	b	4055b0 <ferror@plt+0x3920>
  4056bc:	nop
  4056c0:	stp	x29, x30, [sp, #-288]!
  4056c4:	mov	w9, #0xffffffd0            	// #-48
  4056c8:	mov	w8, #0xffffff80            	// #-128
  4056cc:	mov	x29, sp
  4056d0:	add	x10, sp, #0xf0
  4056d4:	add	x11, sp, #0x120
  4056d8:	stp	x11, x11, [sp, #80]
  4056dc:	str	x10, [sp, #96]
  4056e0:	stp	w9, w8, [sp, #104]
  4056e4:	ldp	x10, x11, [sp, #80]
  4056e8:	str	x19, [sp, #16]
  4056ec:	ldp	x8, x9, [sp, #96]
  4056f0:	mov	x19, x0
  4056f4:	add	x0, sp, #0x48
  4056f8:	stp	x10, x11, [sp, #32]
  4056fc:	stp	x8, x9, [sp, #48]
  405700:	str	q0, [sp, #112]
  405704:	str	q1, [sp, #128]
  405708:	str	q2, [sp, #144]
  40570c:	str	q3, [sp, #160]
  405710:	str	q4, [sp, #176]
  405714:	str	q5, [sp, #192]
  405718:	str	q6, [sp, #208]
  40571c:	str	q7, [sp, #224]
  405720:	stp	x2, x3, [sp, #240]
  405724:	add	x2, sp, #0x20
  405728:	stp	x4, x5, [sp, #256]
  40572c:	stp	x6, x7, [sp, #272]
  405730:	bl	401b10 <vasprintf@plt>
  405734:	tbnz	w0, #31, 405764 <ferror@plt+0x3ad4>
  405738:	ldr	x1, [sp, #72]
  40573c:	sxtw	x2, w0
  405740:	mov	x0, x19
  405744:	bl	4055b0 <ferror@plt+0x3920>
  405748:	mov	x19, x0
  40574c:	ldr	x0, [sp, #72]
  405750:	bl	401af0 <free@plt>
  405754:	mov	x0, x19
  405758:	ldr	x19, [sp, #16]
  40575c:	ldp	x29, x30, [sp], #288
  405760:	ret
  405764:	mov	x19, #0x0                   	// #0
  405768:	mov	x0, x19
  40576c:	ldr	x19, [sp, #16]
  405770:	ldp	x29, x30, [sp], #288
  405774:	ret
  405778:	stp	x29, x30, [sp, #-80]!
  40577c:	mov	x29, sp
  405780:	stp	x21, x22, [sp, #32]
  405784:	ldr	x21, [x0]
  405788:	stp	x19, x20, [sp, #16]
  40578c:	mov	x19, x0
  405790:	ldrsb	w0, [x21]
  405794:	cbz	w0, 4058d8 <ferror@plt+0x3c48>
  405798:	mov	x0, x21
  40579c:	mov	x22, x2
  4057a0:	stp	x23, x24, [sp, #48]
  4057a4:	mov	x24, x1
  4057a8:	mov	w23, w3
  4057ac:	mov	x1, x2
  4057b0:	bl	401b30 <strspn@plt>
  4057b4:	add	x20, x21, x0
  4057b8:	ldrsb	w21, [x21, x0]
  4057bc:	cbz	w21, 40589c <ferror@plt+0x3c0c>
  4057c0:	cbz	w23, 405844 <ferror@plt+0x3bb4>
  4057c4:	adrp	x0, 406000 <ferror@plt+0x4370>
  4057c8:	mov	w1, w21
  4057cc:	add	x0, x0, #0x588
  4057d0:	bl	401b40 <strchr@plt>
  4057d4:	cbz	x0, 405874 <ferror@plt+0x3be4>
  4057d8:	add	x1, sp, #0x48
  4057dc:	add	x23, x20, #0x1
  4057e0:	mov	x0, x23
  4057e4:	strb	w21, [sp, #72]
  4057e8:	strb	wzr, [sp, #73]
  4057ec:	bl	403f48 <ferror@plt+0x22b8>
  4057f0:	add	x1, x20, x0
  4057f4:	str	x0, [x24]
  4057f8:	ldrsb	w1, [x1, #1]
  4057fc:	cmp	w1, #0x0
  405800:	ccmp	w21, w1, #0x0, ne  // ne = any
  405804:	b.ne	40589c <ferror@plt+0x3c0c>  // b.any
  405808:	add	x0, x0, #0x2
  40580c:	add	x21, x20, x0
  405810:	ldrsb	w1, [x20, x0]
  405814:	cbz	w1, 405824 <ferror@plt+0x3b94>
  405818:	mov	x0, x22
  40581c:	bl	401b40 <strchr@plt>
  405820:	cbz	x0, 40589c <ferror@plt+0x3c0c>
  405824:	mov	x20, x23
  405828:	ldp	x23, x24, [sp, #48]
  40582c:	str	x21, [x19]
  405830:	mov	x0, x20
  405834:	ldp	x19, x20, [sp, #16]
  405838:	ldp	x21, x22, [sp, #32]
  40583c:	ldp	x29, x30, [sp], #80
  405840:	ret
  405844:	mov	x1, x22
  405848:	mov	x0, x20
  40584c:	bl	401c00 <strcspn@plt>
  405850:	str	x0, [x24]
  405854:	add	x0, x20, x0
  405858:	ldp	x23, x24, [sp, #48]
  40585c:	str	x0, [x19]
  405860:	mov	x0, x20
  405864:	ldp	x19, x20, [sp, #16]
  405868:	ldp	x21, x22, [sp, #32]
  40586c:	ldp	x29, x30, [sp], #80
  405870:	ret
  405874:	mov	x1, x22
  405878:	mov	x0, x20
  40587c:	bl	403f48 <ferror@plt+0x22b8>
  405880:	str	x0, [x24]
  405884:	add	x21, x20, x0
  405888:	ldrsb	w1, [x20, x0]
  40588c:	cbz	w1, 4058bc <ferror@plt+0x3c2c>
  405890:	mov	x0, x22
  405894:	bl	401b40 <strchr@plt>
  405898:	cbnz	x0, 4058bc <ferror@plt+0x3c2c>
  40589c:	ldp	x23, x24, [sp, #48]
  4058a0:	str	x20, [x19]
  4058a4:	mov	x20, #0x0                   	// #0
  4058a8:	mov	x0, x20
  4058ac:	ldp	x19, x20, [sp, #16]
  4058b0:	ldp	x21, x22, [sp, #32]
  4058b4:	ldp	x29, x30, [sp], #80
  4058b8:	ret
  4058bc:	ldp	x23, x24, [sp, #48]
  4058c0:	str	x21, [x19]
  4058c4:	mov	x0, x20
  4058c8:	ldp	x19, x20, [sp, #16]
  4058cc:	ldp	x21, x22, [sp, #32]
  4058d0:	ldp	x29, x30, [sp], #80
  4058d4:	ret
  4058d8:	mov	x20, #0x0                   	// #0
  4058dc:	mov	x0, x20
  4058e0:	ldp	x19, x20, [sp, #16]
  4058e4:	ldp	x21, x22, [sp, #32]
  4058e8:	ldp	x29, x30, [sp], #80
  4058ec:	ret
  4058f0:	stp	x29, x30, [sp, #-32]!
  4058f4:	mov	x29, sp
  4058f8:	str	x19, [sp, #16]
  4058fc:	mov	x19, x0
  405900:	b	40590c <ferror@plt+0x3c7c>
  405904:	cmp	w0, #0xa
  405908:	b.eq	40592c <ferror@plt+0x3c9c>  // b.none
  40590c:	mov	x0, x19
  405910:	bl	4019d0 <fgetc@plt>
  405914:	cmn	w0, #0x1
  405918:	b.ne	405904 <ferror@plt+0x3c74>  // b.any
  40591c:	mov	w0, #0x1                   	// #1
  405920:	ldr	x19, [sp, #16]
  405924:	ldp	x29, x30, [sp], #32
  405928:	ret
  40592c:	mov	w0, #0x0                   	// #0
  405930:	ldr	x19, [sp, #16]
  405934:	ldp	x29, x30, [sp], #32
  405938:	ret
  40593c:	nop
  405940:	stp	x29, x30, [sp, #-64]!
  405944:	mov	x29, sp
  405948:	stp	x19, x20, [sp, #16]
  40594c:	adrp	x20, 417000 <ferror@plt+0x15370>
  405950:	add	x20, x20, #0xde0
  405954:	stp	x21, x22, [sp, #32]
  405958:	adrp	x21, 417000 <ferror@plt+0x15370>
  40595c:	add	x21, x21, #0xdd8
  405960:	sub	x20, x20, x21
  405964:	mov	w22, w0
  405968:	stp	x23, x24, [sp, #48]
  40596c:	mov	x23, x1
  405970:	mov	x24, x2
  405974:	bl	4017d0 <memcpy@plt-0x40>
  405978:	cmp	xzr, x20, asr #3
  40597c:	b.eq	4059a8 <ferror@plt+0x3d18>  // b.none
  405980:	asr	x20, x20, #3
  405984:	mov	x19, #0x0                   	// #0
  405988:	ldr	x3, [x21, x19, lsl #3]
  40598c:	mov	x2, x24
  405990:	add	x19, x19, #0x1
  405994:	mov	x1, x23
  405998:	mov	w0, w22
  40599c:	blr	x3
  4059a0:	cmp	x20, x19
  4059a4:	b.ne	405988 <ferror@plt+0x3cf8>  // b.any
  4059a8:	ldp	x19, x20, [sp, #16]
  4059ac:	ldp	x21, x22, [sp, #32]
  4059b0:	ldp	x23, x24, [sp, #48]
  4059b4:	ldp	x29, x30, [sp], #64
  4059b8:	ret
  4059bc:	nop
  4059c0:	ret
  4059c4:	nop
  4059c8:	adrp	x2, 418000 <ferror@plt+0x16370>
  4059cc:	mov	x1, #0x0                   	// #0
  4059d0:	ldr	x2, [x2, #592]
  4059d4:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004059d8 <.fini>:
  4059d8:	stp	x29, x30, [sp, #-16]!
  4059dc:	mov	x29, sp
  4059e0:	ldp	x29, x30, [sp], #16
  4059e4:	ret
