{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430776352638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430776352660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  5 00:52:30 2015 " "Processing started: Tue May  5 00:52:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430776352660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430776352660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FeedForwardNN -c SimTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off FeedForwardNN -c SimTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430776352680 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430776356523 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"endmodule\" FeedForwardNN.v(80) " "Verilog HDL syntax error at FeedForwardNN.v(80) near text \";\";  expecting \"endmodule\"" {  } { { "FeedForwardNN.v" "" { Text "/home/mypc/Dropbox/kazan/calvin/FeedForwardNN/FeedForwardNN.v" 80 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1430776358124 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ram_init_file \"TestMemFile.mif\" FeedForwardNN.v(80) " "Verilog HDL Attribute warning at FeedForwardNN.v(80): synthesis attribute \"ram_init_file\" with value \"\"TestMemFile.mif\"\" has no object and is ignored" {  } { { "FeedForwardNN.v" "" { Text "/home/mypc/Dropbox/kazan/calvin/FeedForwardNN/FeedForwardNN.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1430776358143 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ram_pos_thru FeedForwardNN.v(74) " "Ignored design unit \"ram_pos_thru\" at FeedForwardNN.v(74) due to previous errors" {  } { { "FeedForwardNN.v" "" { Text "/home/mypc/Dropbox/kazan/calvin/FeedForwardNN/FeedForwardNN.v" 74 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1430776358154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FeedForwardNN.v 0 0 " "Found 0 design units, including 0 entities, in source file FeedForwardNN.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430776358201 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430776359839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  5 00:52:39 2015 " "Processing ended: Tue May  5 00:52:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430776359839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430776359839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430776359839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430776359839 ""}
