;redcode
;assert 1
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	JMP -17, @-20
	SUB #12, @200
	SUB #12, @200
	MOV 0, 332
	ADD 3, 320
	SPL 0, <332
	SPL 0, #502
	SUB @1, 2
	SUB 12, @10
	JMN 0, <332
	MOV -17, <-20
	JMN 0, <332
	JMN 100, 600
	SUB 3, 320
	SUB 0, -0
	SUB 3, 320
	JMN 0, #502
	SPL <127, 100
	JMN 0, <332
	SPL 0, <332
	JMP -1, @-20
	ADD <-30, 9
	SUB -10, 9
	SPL 0, #502
	ADD -1, <-100
	ADD <-30, 9
	ADD -1, <-100
	SPL <-223, 106
	CMP -7, <-420
	SUB 3, 320
	ADD <-30, 9
	ADD <-30, 9
	JMZ -1, @-20
	JMZ -1, @-20
	ADD 1, 20
	SUB @0, @2
	ADD 210, 62
	SPL -100, -600
	ADD 210, 60
	ADD 210, 62
	SUB @0, @2
	JMP @32, @202
	ADD 3, 320
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
