#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds2022_sp6_4\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-50P54KS
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Feb 18 11:45:46 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 997262
Wirelength after clock region global placement is 1885 and checksum is C81F200E0C599D8.
1st GP placement takes 0.56 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 1885 and checksum is C81F200E0C599D8.
Pre global placement takes 0.80 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995556.
	1 iterations finished.
	Final slack 995556.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997103
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 442 and checksum is 3916F4313C389636.
Global placement takes 0.06 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 7 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 442 and checksum is 3916F4313C389636.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995556.
	1 iterations finished.
	Final slack 995556.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997103
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 442 and checksum is 3916F4313C389636.
Packing LUT6D started.
I: LUT6D pack result: There are 7 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 0.000000.
Wirelength after legalization is 466 and checksum is 8A35F4BB9A1ACA31.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997770.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 466 and checksum is 8A35F4BB9A1ACA31.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997770, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997770, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 466 and checksum is 8A35F4BB9A1ACA31.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997770, TNS after placement is 0.
Placement done.
Total placement takes 0.95 sec.
Finished placement.

Routing started.
Building routing graph takes 0.95 sec.
Worst slack is 997770, TNS before global route is 0.
Processing design graph takes 0.20 sec.
Total memory for routing:
	215.872169 M.
Total nets for routing : 82.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 2 nets, it takes 0.00 sec.
Global routing takes 0.03 sec.
Total 84 subnets.
    forward max bucket size 99 , backward 13.
        Unrouted nets 17 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 13.
        Unrouted nets 10 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 9.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 2 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 4.
        Unrouted nets 2 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 5.
        Unrouted nets 0 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
Detailed routing takes 6 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 279.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.48 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 1        | 6             | 17                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 9        | 11675         | 1                  
|   FF                        | 27       | 93400         | 1                  
|   LUT                       | 25       | 46700         | 1                  
|   LUT-FF pairs              | 23       | 46700         | 1                  
| Use of CLMS                 | 5        | 4975          | 1                  
|   FF                        | 5        | 39800         | 1                  
|   LUT                       | 6        | 19900         | 1                  
|   LUT-FF pairs              | 1        | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 7        | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'led_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:5s
Action pnr: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Feb 18 11:46:02 2025
Action pnr: Peak memory pool usage is 1,109 MB
