// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module process_row (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_0_read,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_1_read,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_2_read,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_3_read,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_4_read,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_d1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_d1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_d1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_d1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_d1,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_num_clks_per_row_read,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_rd_ptr_read,
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_wr_ptr_read,
        r,
        p_src_rows_read,
        p_src_data_V_V_dout,
        p_src_data_V_V_empty_n,
        p_src_data_V_V_read,
        p_dst_data_V_V_din,
        p_dst_data_V_V_full_n,
        p_dst_data_V_V_write,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state9 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_0_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_1_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_2_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_3_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_4_read;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address0;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0;
input  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1;
output  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address0;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0;
input  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1;
output  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address0;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0;
input  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1;
output  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address0;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0;
input  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1;
output  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address0;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0;
input  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1;
output   GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1;
output  [39:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_d1;
input  [14:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_num_clks_per_row_read;
input  [31:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_rd_ptr_read;
input  [31:0] GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_wr_ptr_read;
input  [15:0] r;
input  [15:0] p_src_rows_read;
input  [39:0] p_src_data_V_V_dout;
input   p_src_data_V_V_empty_n;
output   p_src_data_V_V_read;
output  [39:0] p_dst_data_V_V_din;
input   p_dst_data_V_V_full_n;
output   p_dst_data_V_V_write;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1;
reg GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1;
reg p_src_data_V_V_read;
reg p_dst_data_V_V_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln169_reg_1837;
reg   [0:0] and_ln176_reg_1846;
reg    p_dst_data_V_V_blk_n;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] icmp_ln232_reg_1875;
reg   [0:0] icmp_ln232_reg_1875_pp0_iter5_reg;
reg   [9:0] GenericBPC_src_blk_v_reg_327;
reg   [9:0] GenericBPC_src_blk_v_1_reg_339;
reg   [9:0] GenericBPC_src_blk_v_2_reg_351;
reg   [9:0] GenericBPC_src_blk_v_3_reg_363;
reg   [9:0] GenericBPC_src_blk_v_4_reg_375;
reg   [9:0] GenericBPC_src_blk_v_5_reg_387;
reg   [9:0] GenericBPC_src_blk_v_6_reg_399;
reg   [9:0] GenericBPC_src_blk_v_7_reg_411;
reg   [9:0] GenericBPC_src_blk_v_8_reg_423;
reg   [9:0] GenericBPC_src_blk_v_9_reg_435;
reg   [9:0] GenericBPC_src_blk_v_10_reg_447;
reg   [9:0] GenericBPC_src_blk_v_11_reg_459;
reg   [9:0] GenericBPC_src_blk_v_12_reg_471;
reg   [9:0] GenericBPC_src_blk_v_13_reg_483;
reg   [9:0] GenericBPC_src_blk_v_14_reg_495;
reg   [9:0] GenericBPC_src_blk_v_15_reg_507;
reg   [9:0] GenericBPC_src_blk_v_16_reg_519;
reg   [9:0] GenericBPC_src_blk_v_17_reg_531;
reg   [9:0] GenericBPC_src_blk_v_18_reg_543;
reg   [9:0] GenericBPC_src_blk_v_19_reg_555;
reg   [14:0] c_0_reg_567;
reg   [14:0] c_0_reg_567_pp0_iter1_reg;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op76_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_state8_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [14:0] add_ln169_fu_650_p2;
reg   [14:0] add_ln169_reg_1802;
wire   [0:0] icmp_ln176_fu_656_p2;
reg   [0:0] icmp_ln176_reg_1807;
wire   [2:0] trunc_ln321_fu_662_p1;
reg   [2:0] trunc_ln321_reg_1812;
wire   [2:0] trunc_ln321_1_fu_666_p1;
reg   [2:0] trunc_ln321_1_reg_1817;
wire   [2:0] trunc_ln321_2_fu_670_p1;
reg   [2:0] trunc_ln321_2_reg_1822;
wire   [2:0] trunc_ln321_3_fu_674_p1;
reg   [2:0] trunc_ln321_3_reg_1827;
wire   [2:0] trunc_ln321_4_fu_678_p1;
reg   [2:0] trunc_ln321_4_reg_1832;
wire   [0:0] icmp_ln169_fu_692_p2;
reg   [0:0] icmp_ln169_reg_1837_pp0_iter1_reg;
reg   [0:0] icmp_ln169_reg_1837_pp0_iter2_reg;
reg   [0:0] icmp_ln169_reg_1837_pp0_iter3_reg;
reg   [0:0] icmp_ln169_reg_1837_pp0_iter4_reg;
wire   [14:0] c_fu_697_p2;
reg   [14:0] c_reg_1841;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln176_fu_708_p2;
wire   [0:0] icmp_ln232_fu_742_p2;
reg   [0:0] icmp_ln232_reg_1875_pp0_iter3_reg;
reg   [0:0] icmp_ln232_reg_1875_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_23_reg_1879;
reg    ap_enable_reg_pp0_iter3;
reg   [9:0] GenericBPC_src_blk_v_24_reg_1886;
reg   [9:0] GenericBPC_src_blk_v_25_reg_1893;
reg   [9:0] GenericBPC_src_blk_v_26_reg_1902;
reg   [9:0] GenericBPC_src_blk_v_27_reg_1911;
reg   [9:0] GenericBPC_src_blk_v_28_reg_1916;
reg   [9:0] GenericBPC_src_blk_v_29_reg_1921;
reg   [9:0] GenericBPC_src_blk_v_30_reg_1926;
reg   [9:0] GenericBPC_src_blk_v_31_reg_1931;
reg   [9:0] GenericBPC_src_blk_v_32_reg_1939;
reg   [9:0] GenericBPC_src_blk_v_33_reg_1947;
reg   [9:0] GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_34_reg_1958;
reg   [9:0] GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_35_reg_1969;
reg   [9:0] GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_36_reg_1981;
reg   [9:0] GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_37_reg_1993;
reg   [9:0] GenericBPC_src_blk_v_38_reg_2002;
reg   [9:0] GenericBPC_src_blk_v_39_reg_2011;
reg   [9:0] GenericBPC_src_blk_v_40_reg_2016;
reg   [9:0] GenericBPC_src_blk_v_41_reg_2021;
reg   [9:0] GenericBPC_src_blk_v_42_reg_2026;
reg   [9:0] GenericBPC_src_blk_v_43_reg_2031;
reg   [9:0] GenericBPC_src_blk_v_44_reg_2039;
reg   [9:0] GenericBPC_src_blk_v_45_reg_2047;
reg   [9:0] GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_46_reg_2059;
reg   [9:0] GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_47_reg_2071;
reg   [9:0] GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_48_reg_2084;
reg   [9:0] GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_49_reg_2097;
reg   [9:0] GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_50_reg_2106;
reg   [9:0] GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg;
wire   [9:0] select_ln390_fu_962_p3;
reg   [9:0] select_ln390_reg_2115;
wire   [9:0] select_ln393_fu_976_p3;
reg   [9:0] select_ln393_reg_2120;
wire   [0:0] icmp_ln895_1_fu_984_p2;
reg   [0:0] icmp_ln895_1_reg_2125;
wire   [0:0] icmp_ln887_4_fu_990_p2;
reg   [0:0] icmp_ln887_4_reg_2130;
wire   [9:0] select_ln390_7_fu_1002_p3;
reg   [9:0] select_ln390_7_reg_2135;
wire   [9:0] select_ln393_7_fu_1016_p3;
reg   [9:0] select_ln393_7_reg_2140;
wire   [0:0] icmp_ln895_9_fu_1024_p2;
reg   [0:0] icmp_ln895_9_reg_2145;
wire   [0:0] icmp_ln887_12_fu_1030_p2;
reg   [0:0] icmp_ln887_12_reg_2150;
wire   [9:0] select_ln390_14_fu_1042_p3;
reg   [9:0] select_ln390_14_reg_2155;
wire   [9:0] select_ln393_14_fu_1056_p3;
reg   [9:0] select_ln393_14_reg_2161;
wire   [9:0] select_ln390_21_fu_1070_p3;
reg   [9:0] select_ln390_21_reg_2167;
wire   [9:0] select_ln393_21_fu_1084_p3;
reg   [9:0] select_ln393_21_reg_2173;
wire   [9:0] select_ln390_4_fu_1155_p3;
reg   [9:0] select_ln390_4_reg_2179;
wire   [9:0] select_ln393_4_fu_1167_p3;
reg   [9:0] select_ln393_4_reg_2185;
wire   [9:0] select_ln390_11_fu_1237_p3;
reg   [9:0] select_ln390_11_reg_2191;
wire   [9:0] select_ln393_11_fu_1249_p3;
reg   [9:0] select_ln393_11_reg_2197;
wire   [9:0] select_ln390_17_fu_1305_p3;
reg   [9:0] select_ln390_17_reg_2203;
wire   [9:0] select_ln393_17_fu_1317_p3;
reg   [9:0] select_ln393_17_reg_2208;
wire   [0:0] icmp_ln895_20_fu_1324_p2;
reg   [0:0] icmp_ln895_20_reg_2213;
wire   [0:0] icmp_ln887_22_fu_1329_p2;
reg   [0:0] icmp_ln887_22_reg_2218;
wire   [9:0] select_ln390_24_fu_1383_p3;
reg   [9:0] select_ln390_24_reg_2223;
wire   [9:0] select_ln393_24_fu_1395_p3;
reg   [9:0] select_ln393_24_reg_2228;
wire   [0:0] icmp_ln895_28_fu_1402_p2;
reg   [0:0] icmp_ln895_28_reg_2233;
wire   [0:0] icmp_ln887_29_fu_1407_p2;
reg   [0:0] icmp_ln887_29_reg_2238;
wire   [9:0] select_ln887_fu_1476_p3;
reg   [9:0] select_ln887_reg_2243;
wire   [9:0] select_ln887_1_fu_1545_p3;
reg   [9:0] select_ln887_1_reg_2248;
reg   [19:0] p_Result_s_reg_2253;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
wire    call_ret1_xfExtractPixels_fu_579_ap_ready;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_0;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_1;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_2;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_3;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_4;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_5;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_6;
wire   [9:0] call_ret1_xfExtractPixels_fu_579_ap_return_7;
wire    call_ret2_xfExtractPixels_fu_592_ap_ready;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_0;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_1;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_2;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_3;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_4;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_5;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_6;
wire   [9:0] call_ret2_xfExtractPixels_fu_592_ap_return_7;
wire    call_ret3_xfExtractPixels_fu_605_ap_ready;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_0;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_1;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_2;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_3;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_4;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_5;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_6;
wire   [9:0] call_ret3_xfExtractPixels_fu_605_ap_return_7;
wire    call_ret4_xfExtractPixels_fu_618_ap_ready;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_0;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_1;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_2;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_3;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_4;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_5;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_6;
wire   [9:0] call_ret4_xfExtractPixels_fu_618_ap_return_7;
wire    call_ret_xfExtractPixels_fu_631_ap_ready;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_0;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_1;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_2;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_3;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_4;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_5;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_6;
wire   [9:0] call_ret_xfExtractPixels_fu_631_ap_return_7;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4;
reg   [14:0] ap_phi_mux_c_0_phi_fu_571_p4;
wire   [39:0] tmp_s_fu_748_p7;
wire   [39:0] tmp_62_fu_796_p7;
wire   [39:0] tmp_63_fu_828_p7;
wire   [39:0] tmp_64_fu_876_p7;
wire   [39:0] tmp_65_fu_908_p7;
wire   [63:0] zext_ln177_fu_713_p1;
wire   [63:0] zext_ln188_fu_733_p1;
reg   [39:0] p_Val2_s_fu_112;
wire   [39:0] p_Result_3_fu_1719_p5;
reg   [31:0] GenericBPC_wr_ptr_0_fu_116;
wire   [31:0] add_ln243_fu_1754_p2;
wire    ap_CS_fsm_state9;
reg   [31:0] GenericBPC_rd_ptr_0_fu_120;
wire   [31:0] add_ln177_fu_722_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln176_1_fu_703_p2;
wire   [0:0] icmp_ln895_fu_956_p2;
wire   [0:0] icmp_ln887_fu_970_p2;
wire   [0:0] icmp_ln895_8_fu_996_p2;
wire   [0:0] icmp_ln887_11_fu_1010_p2;
wire   [0:0] icmp_ln895_16_fu_1036_p2;
wire   [0:0] icmp_ln887_18_fu_1050_p2;
wire   [0:0] icmp_ln895_24_fu_1064_p2;
wire   [0:0] icmp_ln887_25_fu_1078_p2;
wire   [9:0] select_ln390_1_fu_1092_p3;
wire   [0:0] icmp_ln895_2_fu_1102_p2;
wire   [9:0] select_ln393_1_fu_1097_p3;
wire   [0:0] icmp_ln887_5_fu_1114_p2;
wire   [9:0] select_ln390_2_fu_1107_p3;
wire   [0:0] icmp_ln895_3_fu_1126_p2;
wire   [9:0] select_ln393_2_fu_1119_p3;
wire   [0:0] icmp_ln887_6_fu_1138_p2;
wire   [9:0] select_ln390_3_fu_1131_p3;
wire   [0:0] icmp_ln895_4_fu_1150_p2;
wire   [9:0] select_ln393_3_fu_1143_p3;
wire   [0:0] icmp_ln887_7_fu_1162_p2;
wire   [9:0] select_ln390_8_fu_1174_p3;
wire   [0:0] icmp_ln895_10_fu_1184_p2;
wire   [9:0] select_ln393_8_fu_1179_p3;
wire   [0:0] icmp_ln887_13_fu_1196_p2;
wire   [9:0] select_ln390_9_fu_1189_p3;
wire   [0:0] icmp_ln895_11_fu_1208_p2;
wire   [9:0] select_ln393_9_fu_1201_p3;
wire   [0:0] icmp_ln887_14_fu_1220_p2;
wire   [9:0] select_ln390_10_fu_1213_p3;
wire   [0:0] icmp_ln895_12_fu_1232_p2;
wire   [9:0] select_ln393_10_fu_1225_p3;
wire   [0:0] icmp_ln887_15_fu_1244_p2;
wire   [0:0] icmp_ln895_17_fu_1256_p2;
wire   [0:0] icmp_ln887_19_fu_1266_p2;
wire   [9:0] select_ln390_15_fu_1260_p3;
wire   [0:0] icmp_ln895_18_fu_1276_p2;
wire   [9:0] select_ln393_15_fu_1270_p3;
wire   [0:0] icmp_ln887_20_fu_1288_p2;
wire   [9:0] select_ln390_16_fu_1281_p3;
wire   [0:0] icmp_ln895_19_fu_1300_p2;
wire   [9:0] select_ln393_16_fu_1293_p3;
wire   [0:0] icmp_ln887_21_fu_1312_p2;
wire   [0:0] icmp_ln895_25_fu_1334_p2;
wire   [0:0] icmp_ln887_26_fu_1344_p2;
wire   [9:0] select_ln390_22_fu_1338_p3;
wire   [0:0] icmp_ln895_26_fu_1354_p2;
wire   [9:0] select_ln393_22_fu_1348_p3;
wire   [0:0] icmp_ln887_27_fu_1366_p2;
wire   [9:0] select_ln390_23_fu_1359_p3;
wire   [0:0] icmp_ln895_27_fu_1378_p2;
wire   [9:0] select_ln393_23_fu_1371_p3;
wire   [0:0] icmp_ln887_28_fu_1390_p2;
wire   [0:0] icmp_ln895_5_fu_1415_p2;
wire   [0:0] icmp_ln887_8_fu_1425_p2;
wire   [9:0] select_ln390_5_fu_1419_p3;
wire   [0:0] icmp_ln895_6_fu_1435_p2;
wire   [9:0] select_ln393_5_fu_1429_p3;
wire   [0:0] icmp_ln887_9_fu_1447_p2;
wire   [9:0] select_ln393_6_fu_1452_p3;
wire   [9:0] select_ln390_6_fu_1440_p3;
wire   [0:0] icmp_ln895_7_fu_1464_p2;
wire   [0:0] icmp_ln887_10_fu_1459_p2;
wire   [9:0] select_ln401_fu_1469_p3;
wire   [0:0] icmp_ln895_13_fu_1484_p2;
wire   [0:0] icmp_ln887_16_fu_1494_p2;
wire   [9:0] select_ln390_12_fu_1488_p3;
wire   [0:0] icmp_ln895_14_fu_1504_p2;
wire   [9:0] select_ln393_12_fu_1498_p3;
wire   [0:0] icmp_ln887_17_fu_1516_p2;
wire   [9:0] select_ln393_13_fu_1521_p3;
wire   [9:0] select_ln390_13_fu_1509_p3;
wire   [0:0] icmp_ln895_15_fu_1533_p2;
wire   [0:0] icmp_ln887_1_fu_1528_p2;
wire   [9:0] select_ln401_1_fu_1538_p3;
wire   [9:0] select_ln390_18_fu_1553_p3;
wire   [0:0] icmp_ln895_21_fu_1563_p2;
wire   [9:0] select_ln393_18_fu_1558_p3;
wire   [0:0] icmp_ln887_23_fu_1575_p2;
wire   [9:0] select_ln390_19_fu_1568_p3;
wire   [0:0] icmp_ln895_22_fu_1587_p2;
wire   [9:0] select_ln393_19_fu_1580_p3;
wire   [0:0] icmp_ln887_24_fu_1599_p2;
wire   [9:0] select_ln393_20_fu_1604_p3;
wire   [9:0] select_ln390_20_fu_1592_p3;
wire   [0:0] icmp_ln895_23_fu_1616_p2;
wire   [0:0] icmp_ln887_2_fu_1611_p2;
wire   [9:0] select_ln401_2_fu_1621_p3;
wire   [9:0] select_ln390_25_fu_1636_p3;
wire   [0:0] icmp_ln895_29_fu_1646_p2;
wire   [9:0] select_ln393_25_fu_1641_p3;
wire   [0:0] icmp_ln887_30_fu_1658_p2;
wire   [9:0] select_ln390_26_fu_1651_p3;
wire   [0:0] icmp_ln895_30_fu_1670_p2;
wire   [9:0] select_ln393_26_fu_1663_p3;
wire   [0:0] icmp_ln887_31_fu_1682_p2;
wire   [9:0] select_ln393_27_fu_1687_p3;
wire   [9:0] select_ln390_27_fu_1675_p3;
wire   [0:0] icmp_ln895_31_fu_1699_p2;
wire   [0:0] icmp_ln887_3_fu_1694_p2;
wire   [9:0] select_ln401_3_fu_1704_p3;
wire   [9:0] select_ln887_3_fu_1711_p3;
wire   [9:0] select_ln887_2_fu_1628_p3;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

xfExtractPixels call_ret1_xfExtractPixels_fu_579(
    .ap_ready(call_ret1_xfExtractPixels_fu_579_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4),
    .val1_V_read(tmp_s_fu_748_p7),
    .ap_return_0(call_ret1_xfExtractPixels_fu_579_ap_return_0),
    .ap_return_1(call_ret1_xfExtractPixels_fu_579_ap_return_1),
    .ap_return_2(call_ret1_xfExtractPixels_fu_579_ap_return_2),
    .ap_return_3(call_ret1_xfExtractPixels_fu_579_ap_return_3),
    .ap_return_4(call_ret1_xfExtractPixels_fu_579_ap_return_4),
    .ap_return_5(call_ret1_xfExtractPixels_fu_579_ap_return_5),
    .ap_return_6(call_ret1_xfExtractPixels_fu_579_ap_return_6),
    .ap_return_7(call_ret1_xfExtractPixels_fu_579_ap_return_7)
);

xfExtractPixels call_ret2_xfExtractPixels_fu_592(
    .ap_ready(call_ret2_xfExtractPixels_fu_592_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4),
    .val1_V_read(tmp_62_fu_796_p7),
    .ap_return_0(call_ret2_xfExtractPixels_fu_592_ap_return_0),
    .ap_return_1(call_ret2_xfExtractPixels_fu_592_ap_return_1),
    .ap_return_2(call_ret2_xfExtractPixels_fu_592_ap_return_2),
    .ap_return_3(call_ret2_xfExtractPixels_fu_592_ap_return_3),
    .ap_return_4(call_ret2_xfExtractPixels_fu_592_ap_return_4),
    .ap_return_5(call_ret2_xfExtractPixels_fu_592_ap_return_5),
    .ap_return_6(call_ret2_xfExtractPixels_fu_592_ap_return_6),
    .ap_return_7(call_ret2_xfExtractPixels_fu_592_ap_return_7)
);

xfExtractPixels call_ret3_xfExtractPixels_fu_605(
    .ap_ready(call_ret3_xfExtractPixels_fu_605_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4),
    .val1_V_read(tmp_63_fu_828_p7),
    .ap_return_0(call_ret3_xfExtractPixels_fu_605_ap_return_0),
    .ap_return_1(call_ret3_xfExtractPixels_fu_605_ap_return_1),
    .ap_return_2(call_ret3_xfExtractPixels_fu_605_ap_return_2),
    .ap_return_3(call_ret3_xfExtractPixels_fu_605_ap_return_3),
    .ap_return_4(call_ret3_xfExtractPixels_fu_605_ap_return_4),
    .ap_return_5(call_ret3_xfExtractPixels_fu_605_ap_return_5),
    .ap_return_6(call_ret3_xfExtractPixels_fu_605_ap_return_6),
    .ap_return_7(call_ret3_xfExtractPixels_fu_605_ap_return_7)
);

xfExtractPixels call_ret4_xfExtractPixels_fu_618(
    .ap_ready(call_ret4_xfExtractPixels_fu_618_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4),
    .val1_V_read(tmp_64_fu_876_p7),
    .ap_return_0(call_ret4_xfExtractPixels_fu_618_ap_return_0),
    .ap_return_1(call_ret4_xfExtractPixels_fu_618_ap_return_1),
    .ap_return_2(call_ret4_xfExtractPixels_fu_618_ap_return_2),
    .ap_return_3(call_ret4_xfExtractPixels_fu_618_ap_return_3),
    .ap_return_4(call_ret4_xfExtractPixels_fu_618_ap_return_4),
    .ap_return_5(call_ret4_xfExtractPixels_fu_618_ap_return_5),
    .ap_return_6(call_ret4_xfExtractPixels_fu_618_ap_return_6),
    .ap_return_7(call_ret4_xfExtractPixels_fu_618_ap_return_7)
);

xfExtractPixels call_ret_xfExtractPixels_fu_631(
    .ap_ready(call_ret_xfExtractPixels_fu_631_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4),
    .val1_V_read(tmp_65_fu_908_p7),
    .ap_return_0(call_ret_xfExtractPixels_fu_631_ap_return_0),
    .ap_return_1(call_ret_xfExtractPixels_fu_631_ap_return_1),
    .ap_return_2(call_ret_xfExtractPixels_fu_631_ap_return_2),
    .ap_return_3(call_ret_xfExtractPixels_fu_631_ap_return_3),
    .ap_return_4(call_ret_xfExtractPixels_fu_631_ap_return_4),
    .ap_return_5(call_ret_xfExtractPixels_fu_631_ap_return_5),
    .ap_return_6(call_ret_xfExtractPixels_fu_631_ap_return_6),
    .ap_return_7(call_ret_xfExtractPixels_fu_631_ap_return_7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
ISPPipeline_acceldEe_U47(
    .din0(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_1_reg_1817),
    .dout(tmp_s_fu_748_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
ISPPipeline_acceldEe_U48(
    .din0(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_2_reg_1822),
    .dout(tmp_62_fu_796_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
ISPPipeline_acceldEe_U49(
    .din0(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_3_reg_1827),
    .dout(tmp_63_fu_828_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
ISPPipeline_acceldEe_U50(
    .din0(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_4_reg_1832),
    .dout(tmp_64_fu_876_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
ISPPipeline_acceldEe_U51(
    .din0(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_reg_1812),
    .dout(tmp_65_fu_908_p7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1846))) begin
        GenericBPC_rd_ptr_0_fu_120 <= add_ln177_fu_722_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_rd_ptr_0_fu_120 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_rd_ptr_read;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_10_reg_447 <= GenericBPC_src_blk_v_37_reg_1993;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_10_reg_447 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_11_reg_459 <= GenericBPC_src_blk_v_38_reg_2002;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_11_reg_459 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_12_reg_471 <= GenericBPC_src_blk_v_39_reg_2011;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_12_reg_471 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_13_reg_483 <= GenericBPC_src_blk_v_40_reg_2016;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_13_reg_483 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_14_reg_495 <= GenericBPC_src_blk_v_41_reg_2021;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_14_reg_495 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_15_reg_507 <= GenericBPC_src_blk_v_42_reg_2026;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_15_reg_507 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_16_reg_519 <= GenericBPC_src_blk_v_47_reg_2071;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_16_reg_519 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_17_reg_531 <= GenericBPC_src_blk_v_48_reg_2084;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_17_reg_531 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_18_reg_543 <= GenericBPC_src_blk_v_49_reg_2097;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_18_reg_543 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_19_reg_555 <= GenericBPC_src_blk_v_50_reg_2106;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_19_reg_555 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_1_reg_339 <= GenericBPC_src_blk_v_24_reg_1886;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_1_reg_339 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_2_reg_351 <= GenericBPC_src_blk_v_25_reg_1893;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_2_reg_351 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_3_reg_363 <= GenericBPC_src_blk_v_26_reg_1902;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_3_reg_363 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_4_reg_375 <= GenericBPC_src_blk_v_27_reg_1911;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_4_reg_375 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_5_reg_387 <= GenericBPC_src_blk_v_28_reg_1916;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_5_reg_387 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_6_reg_399 <= GenericBPC_src_blk_v_29_reg_1921;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_6_reg_399 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_7_reg_411 <= GenericBPC_src_blk_v_30_reg_1926;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_7_reg_411 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_8_reg_423 <= GenericBPC_src_blk_v_35_reg_1969;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_8_reg_423 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_9_reg_435 <= GenericBPC_src_blk_v_36_reg_1981;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_9_reg_435 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_reg_327 <= GenericBPC_src_blk_v_23_reg_1879;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_reg_327 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln232_reg_1875_pp0_iter5_reg == 1'd0))) begin
        GenericBPC_wr_ptr_0_fu_116 <= add_ln243_fu_1754_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_wr_ptr_0_fu_116 <= GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_wr_ptr_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837 == 1'd0))) begin
        c_0_reg_567 <= c_reg_1841;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_567 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter2_reg == 1'd0))) begin
        GenericBPC_src_blk_v_23_reg_1879 <= call_ret1_xfExtractPixels_fu_579_ap_return_4;
        GenericBPC_src_blk_v_24_reg_1886 <= call_ret1_xfExtractPixels_fu_579_ap_return_5;
        GenericBPC_src_blk_v_25_reg_1893 <= call_ret1_xfExtractPixels_fu_579_ap_return_6;
        GenericBPC_src_blk_v_26_reg_1902 <= call_ret1_xfExtractPixels_fu_579_ap_return_7;
        GenericBPC_src_blk_v_27_reg_1911 <= call_ret2_xfExtractPixels_fu_592_ap_return_4;
        GenericBPC_src_blk_v_28_reg_1916 <= call_ret2_xfExtractPixels_fu_592_ap_return_5;
        GenericBPC_src_blk_v_29_reg_1921 <= call_ret2_xfExtractPixels_fu_592_ap_return_6;
        GenericBPC_src_blk_v_30_reg_1926 <= call_ret2_xfExtractPixels_fu_592_ap_return_7;
        GenericBPC_src_blk_v_35_reg_1969 <= call_ret3_xfExtractPixels_fu_605_ap_return_4;
        GenericBPC_src_blk_v_36_reg_1981 <= call_ret3_xfExtractPixels_fu_605_ap_return_5;
        GenericBPC_src_blk_v_37_reg_1993 <= call_ret3_xfExtractPixels_fu_605_ap_return_6;
        GenericBPC_src_blk_v_38_reg_2002 <= call_ret3_xfExtractPixels_fu_605_ap_return_7;
        GenericBPC_src_blk_v_39_reg_2011 <= call_ret4_xfExtractPixels_fu_618_ap_return_4;
        GenericBPC_src_blk_v_40_reg_2016 <= call_ret4_xfExtractPixels_fu_618_ap_return_5;
        GenericBPC_src_blk_v_41_reg_2021 <= call_ret4_xfExtractPixels_fu_618_ap_return_6;
        GenericBPC_src_blk_v_42_reg_2026 <= call_ret4_xfExtractPixels_fu_618_ap_return_7;
        GenericBPC_src_blk_v_47_reg_2071 <= call_ret_xfExtractPixels_fu_631_ap_return_4;
        GenericBPC_src_blk_v_48_reg_2084 <= call_ret_xfExtractPixels_fu_631_ap_return_5;
        GenericBPC_src_blk_v_49_reg_2097 <= call_ret_xfExtractPixels_fu_631_ap_return_6;
        GenericBPC_src_blk_v_50_reg_2106 <= call_ret_xfExtractPixels_fu_631_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter2_reg == 1'd0))) begin
        GenericBPC_src_blk_v_31_reg_1931 <= call_ret3_xfExtractPixels_fu_605_ap_return_0;
        GenericBPC_src_blk_v_32_reg_1939 <= call_ret3_xfExtractPixels_fu_605_ap_return_1;
        GenericBPC_src_blk_v_33_reg_1947 <= call_ret3_xfExtractPixels_fu_605_ap_return_2;
        GenericBPC_src_blk_v_34_reg_1958 <= call_ret3_xfExtractPixels_fu_605_ap_return_3;
        GenericBPC_src_blk_v_43_reg_2031 <= call_ret_xfExtractPixels_fu_631_ap_return_0;
        GenericBPC_src_blk_v_44_reg_2039 <= call_ret_xfExtractPixels_fu_631_ap_return_1;
        GenericBPC_src_blk_v_45_reg_2047 <= call_ret_xfExtractPixels_fu_631_ap_return_2;
        GenericBPC_src_blk_v_46_reg_2059 <= call_ret_xfExtractPixels_fu_631_ap_return_3;
        icmp_ln887_12_reg_2150 <= icmp_ln887_12_fu_1030_p2;
        icmp_ln887_4_reg_2130 <= icmp_ln887_4_fu_990_p2;
        icmp_ln895_1_reg_2125 <= icmp_ln895_1_fu_984_p2;
        icmp_ln895_9_reg_2145 <= icmp_ln895_9_fu_1024_p2;
        select_ln390_14_reg_2155 <= select_ln390_14_fu_1042_p3;
        select_ln390_21_reg_2167 <= select_ln390_21_fu_1070_p3;
        select_ln390_7_reg_2135 <= select_ln390_7_fu_1002_p3;
        select_ln390_reg_2115 <= select_ln390_fu_962_p3;
        select_ln393_14_reg_2161 <= select_ln393_14_fu_1056_p3;
        select_ln393_21_reg_2173 <= select_ln393_21_fu_1084_p3;
        select_ln393_7_reg_2140 <= select_ln393_7_fu_1016_p3;
        select_ln393_reg_2120 <= select_ln393_fu_976_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg <= GenericBPC_src_blk_v_33_reg_1947;
        GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg <= GenericBPC_src_blk_v_34_reg_1958;
        GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg <= GenericBPC_src_blk_v_35_reg_1969;
        GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg <= GenericBPC_src_blk_v_36_reg_1981;
        GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg <= GenericBPC_src_blk_v_45_reg_2047;
        GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg <= GenericBPC_src_blk_v_46_reg_2059;
        GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg <= GenericBPC_src_blk_v_47_reg_2071;
        GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg <= GenericBPC_src_blk_v_48_reg_2084;
        GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg <= GenericBPC_src_blk_v_49_reg_2097;
        GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg <= GenericBPC_src_blk_v_50_reg_2106;
        icmp_ln169_reg_1837_pp0_iter2_reg <= icmp_ln169_reg_1837_pp0_iter1_reg;
        icmp_ln169_reg_1837_pp0_iter3_reg <= icmp_ln169_reg_1837_pp0_iter2_reg;
        icmp_ln169_reg_1837_pp0_iter4_reg <= icmp_ln169_reg_1837_pp0_iter3_reg;
        icmp_ln232_reg_1875_pp0_iter3_reg <= icmp_ln232_reg_1875;
        icmp_ln232_reg_1875_pp0_iter4_reg <= icmp_ln232_reg_1875_pp0_iter3_reg;
        icmp_ln232_reg_1875_pp0_iter5_reg <= icmp_ln232_reg_1875_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln169_reg_1802 <= add_ln169_fu_650_p2;
        icmp_ln176_reg_1807 <= icmp_ln176_fu_656_p2;
        trunc_ln321_1_reg_1817 <= trunc_ln321_1_fu_666_p1;
        trunc_ln321_2_reg_1822 <= trunc_ln321_2_fu_670_p1;
        trunc_ln321_3_reg_1827 <= trunc_ln321_3_fu_674_p1;
        trunc_ln321_4_reg_1832 <= trunc_ln321_4_fu_678_p1;
        trunc_ln321_reg_1812 <= trunc_ln321_fu_662_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_fu_692_p2 == 1'd0))) begin
        and_ln176_reg_1846 <= and_ln176_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_reg_567_pp0_iter1_reg <= c_0_reg_567;
        icmp_ln169_reg_1837 <= icmp_ln169_fu_692_p2;
        icmp_ln169_reg_1837_pp0_iter1_reg <= icmp_ln169_reg_1837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_1841 <= c_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter1_reg == 1'd0))) begin
        icmp_ln232_reg_1875 <= icmp_ln232_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0))) begin
        icmp_ln887_22_reg_2218 <= icmp_ln887_22_fu_1329_p2;
        icmp_ln887_29_reg_2238 <= icmp_ln887_29_fu_1407_p2;
        icmp_ln895_20_reg_2213 <= icmp_ln895_20_fu_1324_p2;
        icmp_ln895_28_reg_2233 <= icmp_ln895_28_fu_1402_p2;
        select_ln390_11_reg_2191 <= select_ln390_11_fu_1237_p3;
        select_ln390_17_reg_2203 <= select_ln390_17_fu_1305_p3;
        select_ln390_24_reg_2223 <= select_ln390_24_fu_1383_p3;
        select_ln390_4_reg_2179 <= select_ln390_4_fu_1155_p3;
        select_ln393_11_reg_2197 <= select_ln393_11_fu_1249_p3;
        select_ln393_17_reg_2208 <= select_ln393_17_fu_1317_p3;
        select_ln393_24_reg_2228 <= select_ln393_24_fu_1395_p3;
        select_ln393_4_reg_2185 <= select_ln393_4_fu_1167_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln232_reg_1875_pp0_iter4_reg == 1'd0))) begin
        p_Result_s_reg_2253 <= {{p_Val2_s_fu_112[39:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter4_reg == 1'd0))) begin
        p_Val2_s_fu_112 <= p_Result_3_fu_1719_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1837_pp0_iter4_reg == 1'd0))) begin
        select_ln887_1_reg_2248 <= select_ln887_1_fu_1545_p3;
        select_ln887_reg_2243 <= select_ln887_fu_1476_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1812 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1846) & (icmp_ln169_reg_1837 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1812 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1846) & (icmp_ln169_reg_1837 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1812 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1846) & (icmp_ln169_reg_1837 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1812 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1846) & (icmp_ln169_reg_1837 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln321_reg_1812 == 3'd0) & ~(trunc_ln321_reg_1812 == 3'd1) & ~(trunc_ln321_reg_1812 == 3'd2) & ~(trunc_ln321_reg_1812 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1846) & (icmp_ln169_reg_1837 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln169_fu_692_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4 = GenericBPC_src_blk_v_37_reg_1993;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_451_p4 = GenericBPC_src_blk_v_10_reg_447;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4 = GenericBPC_src_blk_v_38_reg_2002;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_463_p4 = GenericBPC_src_blk_v_11_reg_459;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4 = GenericBPC_src_blk_v_39_reg_2011;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_475_p4 = GenericBPC_src_blk_v_12_reg_471;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4 = GenericBPC_src_blk_v_40_reg_2016;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_487_p4 = GenericBPC_src_blk_v_13_reg_483;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4 = GenericBPC_src_blk_v_41_reg_2021;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_499_p4 = GenericBPC_src_blk_v_14_reg_495;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4 = GenericBPC_src_blk_v_42_reg_2026;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_511_p4 = GenericBPC_src_blk_v_15_reg_507;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4 = GenericBPC_src_blk_v_47_reg_2071;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_523_p4 = GenericBPC_src_blk_v_16_reg_519;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4 = GenericBPC_src_blk_v_48_reg_2084;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_535_p4 = GenericBPC_src_blk_v_17_reg_531;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4 = GenericBPC_src_blk_v_49_reg_2097;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_547_p4 = GenericBPC_src_blk_v_18_reg_543;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4 = GenericBPC_src_blk_v_50_reg_2106;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_559_p4 = GenericBPC_src_blk_v_19_reg_555;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4 = GenericBPC_src_blk_v_24_reg_1886;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_343_p4 = GenericBPC_src_blk_v_1_reg_339;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4 = GenericBPC_src_blk_v_25_reg_1893;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_355_p4 = GenericBPC_src_blk_v_2_reg_351;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4 = GenericBPC_src_blk_v_26_reg_1902;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_367_p4 = GenericBPC_src_blk_v_3_reg_363;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4 = GenericBPC_src_blk_v_27_reg_1911;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_379_p4 = GenericBPC_src_blk_v_4_reg_375;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4 = GenericBPC_src_blk_v_28_reg_1916;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_391_p4 = GenericBPC_src_blk_v_5_reg_387;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4 = GenericBPC_src_blk_v_29_reg_1921;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_403_p4 = GenericBPC_src_blk_v_6_reg_399;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4 = GenericBPC_src_blk_v_30_reg_1926;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_415_p4 = GenericBPC_src_blk_v_7_reg_411;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4 = GenericBPC_src_blk_v_35_reg_1969;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_427_p4 = GenericBPC_src_blk_v_8_reg_423;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4 = GenericBPC_src_blk_v_36_reg_1981;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_439_p4 = GenericBPC_src_blk_v_9_reg_435;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1837_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4 = GenericBPC_src_blk_v_23_reg_1879;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_phi_fu_331_p4 = GenericBPC_src_blk_v_reg_327;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln169_reg_1837 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_571_p4 = c_reg_1841;
    end else begin
        ap_phi_mux_c_0_phi_fu_571_p4 = c_0_reg_567;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln232_reg_1875_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_dst_data_V_V_blk_n = p_dst_data_V_V_full_n;
    end else begin
        p_dst_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln232_reg_1875_pp0_iter5_reg == 1'd0))) begin
        p_dst_data_V_V_write = 1'b1;
    end else begin
        p_dst_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln176_reg_1846) & (icmp_ln169_reg_1837 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_src_data_V_V_blk_n = p_src_data_V_V_empty_n;
    end else begin
        p_src_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op76_read_state3 == 1'b1))) begin
        p_src_data_V_V_read = 1'b1;
    end else begin
        p_src_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln169_fu_692_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln169_fu_692_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address0 = zext_ln188_fu_733_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_address1 = zext_ln177_fu_713_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_0_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address0 = zext_ln188_fu_733_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_address1 = zext_ln177_fu_713_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_1_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address0 = zext_ln188_fu_733_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_address1 = zext_ln177_fu_713_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_2_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address0 = zext_ln188_fu_733_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_address1 = zext_ln177_fu_713_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_3_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address0 = zext_ln188_fu_733_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_address1 = zext_ln177_fu_713_p1;

assign GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_buff_val_4_V_d1 = p_src_data_V_V_dout;

assign add_ln169_fu_650_p2 = (15'd1 + GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_num_clks_per_row_read);

assign add_ln177_fu_722_p2 = (GenericBPC_rd_ptr_0_fu_120 + 32'd1);

assign add_ln243_fu_1754_p2 = (GenericBPC_wr_ptr_0_fu_116 + 32'd1);

assign and_ln176_fu_708_p2 = (icmp_ln176_reg_1807 & icmp_ln176_1_fu_703_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((p_dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln232_reg_1875_pp0_iter5_reg == 1'd0)) | ((p_src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((p_dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln232_reg_1875_pp0_iter5_reg == 1'd0)) | ((p_src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((p_dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln232_reg_1875_pp0_iter5_reg == 1'd0)) | ((p_src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((p_src_data_V_V_empty_n == 1'b0) & (ap_predicate_op76_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter6 = ((p_dst_data_V_V_full_n == 1'b0) & (icmp_ln232_reg_1875_pp0_iter5_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op76_read_state3 = ((1'd1 == and_ln176_reg_1846) & (icmp_ln169_reg_1837 == 1'd0));
end

assign ap_return_0 = GenericBPC_rd_ptr_0_fu_120;

assign ap_return_1 = GenericBPC_wr_ptr_0_fu_116;

assign c_fu_697_p2 = (ap_phi_mux_c_0_phi_fu_571_p4 + 15'd1);

assign icmp_ln169_fu_692_p2 = ((ap_phi_mux_c_0_phi_fu_571_p4 == add_ln169_reg_1802) ? 1'b1 : 1'b0);

assign icmp_ln176_1_fu_703_p2 = ((ap_phi_mux_c_0_phi_fu_571_p4 < GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_num_clks_per_row_read) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_656_p2 = ((r < p_src_rows_read) ? 1'b1 : 1'b0);

assign icmp_ln232_fu_742_p2 = ((c_0_reg_567_pp0_iter1_reg == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_10_fu_1459_p2 = ((GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg < select_ln393_6_fu_1452_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_1010_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_3 < call_ret1_xfExtractPixels_fu_579_ap_return_1) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_1030_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_5 < select_ln393_7_fu_1016_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_1196_p2 = ((GenericBPC_src_blk_v_32_reg_1939 < select_ln393_8_fu_1179_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_14_fu_1220_p2 = ((GenericBPC_src_blk_v_36_reg_1981 < select_ln393_9_fu_1201_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_15_fu_1244_p2 = ((GenericBPC_src_blk_v_44_reg_2039 < select_ln393_10_fu_1225_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_16_fu_1494_p2 = ((GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg < select_ln393_11_reg_2197) ? 1'b1 : 1'b0);

assign icmp_ln887_17_fu_1516_p2 = ((GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg < select_ln393_12_fu_1498_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_18_fu_1050_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_4 < call_ret1_xfExtractPixels_fu_579_ap_return_2) ? 1'b1 : 1'b0);

assign icmp_ln887_19_fu_1266_p2 = ((GenericBPC_src_blk_v_25_reg_1893 < select_ln393_14_reg_2161) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_1528_p2 = ((GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg < select_ln393_13_fu_1521_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_20_fu_1288_p2 = ((GenericBPC_src_blk_v_33_reg_1947 < select_ln393_15_fu_1270_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_21_fu_1312_p2 = ((GenericBPC_src_blk_v_37_reg_1993 < select_ln393_16_fu_1293_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_22_fu_1329_p2 = ((GenericBPC_src_blk_v_45_reg_2047 < select_ln393_17_fu_1317_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_23_fu_1575_p2 = ((GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg < select_ln393_18_fu_1558_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_24_fu_1599_p2 = ((GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg < select_ln393_19_fu_1580_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_25_fu_1078_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_5 < call_ret1_xfExtractPixels_fu_579_ap_return_3) ? 1'b1 : 1'b0);

assign icmp_ln887_26_fu_1344_p2 = ((GenericBPC_src_blk_v_26_reg_1902 < select_ln393_21_reg_2173) ? 1'b1 : 1'b0);

assign icmp_ln887_27_fu_1366_p2 = ((GenericBPC_src_blk_v_34_reg_1958 < select_ln393_22_fu_1348_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_28_fu_1390_p2 = ((GenericBPC_src_blk_v_38_reg_2002 < select_ln393_23_fu_1371_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_29_fu_1407_p2 = ((GenericBPC_src_blk_v_46_reg_2059 < select_ln393_24_fu_1395_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_1611_p2 = ((GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg < select_ln393_20_fu_1604_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_30_fu_1658_p2 = ((GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg < select_ln393_25_fu_1641_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_31_fu_1682_p2 = ((GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg < select_ln393_26_fu_1663_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_1694_p2 = ((GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg < select_ln393_27_fu_1687_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_990_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_4 < select_ln393_fu_976_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_1114_p2 = ((GenericBPC_src_blk_v_31_reg_1931 < select_ln393_1_fu_1097_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_1138_p2 = ((GenericBPC_src_blk_v_35_reg_1969 < select_ln393_2_fu_1119_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_1162_p2 = ((GenericBPC_src_blk_v_43_reg_2031 < select_ln393_3_fu_1143_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_1425_p2 = ((GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg < select_ln393_4_reg_2185) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_1447_p2 = ((GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg < select_ln393_5_fu_1429_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_970_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_2 < call_ret1_xfExtractPixels_fu_579_ap_return_0) ? 1'b1 : 1'b0);

assign icmp_ln895_10_fu_1184_p2 = ((GenericBPC_src_blk_v_32_reg_1939 > select_ln390_8_fu_1174_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_1208_p2 = ((GenericBPC_src_blk_v_36_reg_1981 > select_ln390_9_fu_1189_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_1232_p2 = ((GenericBPC_src_blk_v_44_reg_2039 > select_ln390_10_fu_1213_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_1484_p2 = ((GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg > select_ln390_11_reg_2191) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_1504_p2 = ((GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg > select_ln390_12_fu_1488_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_1533_p2 = ((GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg > select_ln390_13_fu_1509_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_16_fu_1036_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_4 > call_ret1_xfExtractPixels_fu_579_ap_return_2) ? 1'b1 : 1'b0);

assign icmp_ln895_17_fu_1256_p2 = ((GenericBPC_src_blk_v_25_reg_1893 > select_ln390_14_reg_2155) ? 1'b1 : 1'b0);

assign icmp_ln895_18_fu_1276_p2 = ((GenericBPC_src_blk_v_33_reg_1947 > select_ln390_15_fu_1260_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_19_fu_1300_p2 = ((GenericBPC_src_blk_v_37_reg_1993 > select_ln390_16_fu_1281_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_984_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_4 > select_ln390_fu_962_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_20_fu_1324_p2 = ((GenericBPC_src_blk_v_45_reg_2047 > select_ln390_17_fu_1305_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_21_fu_1563_p2 = ((GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg > select_ln390_18_fu_1553_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_22_fu_1587_p2 = ((GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg > select_ln390_19_fu_1568_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_23_fu_1616_p2 = ((GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg > select_ln390_20_fu_1592_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_24_fu_1064_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_5 > call_ret1_xfExtractPixels_fu_579_ap_return_3) ? 1'b1 : 1'b0);

assign icmp_ln895_25_fu_1334_p2 = ((GenericBPC_src_blk_v_26_reg_1902 > select_ln390_21_reg_2167) ? 1'b1 : 1'b0);

assign icmp_ln895_26_fu_1354_p2 = ((GenericBPC_src_blk_v_34_reg_1958 > select_ln390_22_fu_1338_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_27_fu_1378_p2 = ((GenericBPC_src_blk_v_38_reg_2002 > select_ln390_23_fu_1359_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_28_fu_1402_p2 = ((GenericBPC_src_blk_v_46_reg_2059 > select_ln390_24_fu_1383_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_29_fu_1646_p2 = ((GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg > select_ln390_25_fu_1636_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_1102_p2 = ((GenericBPC_src_blk_v_31_reg_1931 > select_ln390_1_fu_1092_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_30_fu_1670_p2 = ((GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg > select_ln390_26_fu_1651_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_31_fu_1699_p2 = ((GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg > select_ln390_27_fu_1675_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_1126_p2 = ((GenericBPC_src_blk_v_35_reg_1969 > select_ln390_2_fu_1107_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_1150_p2 = ((GenericBPC_src_blk_v_43_reg_2031 > select_ln390_3_fu_1131_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_1415_p2 = ((GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg > select_ln390_4_reg_2179) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_1435_p2 = ((GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg > select_ln390_5_fu_1419_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_1464_p2 = ((GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg > select_ln390_6_fu_1440_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_996_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_3 > call_ret1_xfExtractPixels_fu_579_ap_return_1) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_1024_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_5 > select_ln390_7_fu_1002_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_956_p2 = ((call_ret1_xfExtractPixels_fu_579_ap_return_2 > call_ret1_xfExtractPixels_fu_579_ap_return_0) ? 1'b1 : 1'b0);

assign p_Result_3_fu_1719_p5 = {{{{select_ln887_3_fu_1711_p3}, {select_ln887_2_fu_1628_p3}}, {select_ln887_1_fu_1545_p3}}, {select_ln887_fu_1476_p3}};

assign p_dst_data_V_V_din = {{{select_ln887_1_reg_2248}, {select_ln887_reg_2243}}, {p_Result_s_reg_2253}};

assign select_ln390_10_fu_1213_p3 = ((icmp_ln895_11_fu_1208_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_36_reg_1981 : select_ln390_9_fu_1189_p3);

assign select_ln390_11_fu_1237_p3 = ((icmp_ln895_12_fu_1232_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_44_reg_2039 : select_ln390_10_fu_1213_p3);

assign select_ln390_12_fu_1488_p3 = ((icmp_ln895_13_fu_1484_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg : select_ln390_11_reg_2191);

assign select_ln390_13_fu_1509_p3 = ((icmp_ln895_14_fu_1504_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg : select_ln390_12_fu_1488_p3);

assign select_ln390_14_fu_1042_p3 = ((icmp_ln895_16_fu_1036_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_4 : call_ret1_xfExtractPixels_fu_579_ap_return_2);

assign select_ln390_15_fu_1260_p3 = ((icmp_ln895_17_fu_1256_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_25_reg_1893 : select_ln390_14_reg_2155);

assign select_ln390_16_fu_1281_p3 = ((icmp_ln895_18_fu_1276_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_33_reg_1947 : select_ln390_15_fu_1260_p3);

assign select_ln390_17_fu_1305_p3 = ((icmp_ln895_19_fu_1300_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_37_reg_1993 : select_ln390_16_fu_1281_p3);

assign select_ln390_18_fu_1553_p3 = ((icmp_ln895_20_reg_2213[0:0] === 1'b1) ? GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg : select_ln390_17_reg_2203);

assign select_ln390_19_fu_1568_p3 = ((icmp_ln895_21_fu_1563_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg : select_ln390_18_fu_1553_p3);

assign select_ln390_1_fu_1092_p3 = ((icmp_ln895_1_reg_2125[0:0] === 1'b1) ? GenericBPC_src_blk_v_23_reg_1879 : select_ln390_reg_2115);

assign select_ln390_20_fu_1592_p3 = ((icmp_ln895_22_fu_1587_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg : select_ln390_19_fu_1568_p3);

assign select_ln390_21_fu_1070_p3 = ((icmp_ln895_24_fu_1064_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_5 : call_ret1_xfExtractPixels_fu_579_ap_return_3);

assign select_ln390_22_fu_1338_p3 = ((icmp_ln895_25_fu_1334_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_26_reg_1902 : select_ln390_21_reg_2167);

assign select_ln390_23_fu_1359_p3 = ((icmp_ln895_26_fu_1354_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_34_reg_1958 : select_ln390_22_fu_1338_p3);

assign select_ln390_24_fu_1383_p3 = ((icmp_ln895_27_fu_1378_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_38_reg_2002 : select_ln390_23_fu_1359_p3);

assign select_ln390_25_fu_1636_p3 = ((icmp_ln895_28_reg_2233[0:0] === 1'b1) ? GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg : select_ln390_24_reg_2223);

assign select_ln390_26_fu_1651_p3 = ((icmp_ln895_29_fu_1646_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg : select_ln390_25_fu_1636_p3);

assign select_ln390_27_fu_1675_p3 = ((icmp_ln895_30_fu_1670_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg : select_ln390_26_fu_1651_p3);

assign select_ln390_2_fu_1107_p3 = ((icmp_ln895_2_fu_1102_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_31_reg_1931 : select_ln390_1_fu_1092_p3);

assign select_ln390_3_fu_1131_p3 = ((icmp_ln895_3_fu_1126_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_35_reg_1969 : select_ln390_2_fu_1107_p3);

assign select_ln390_4_fu_1155_p3 = ((icmp_ln895_4_fu_1150_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_43_reg_2031 : select_ln390_3_fu_1131_p3);

assign select_ln390_5_fu_1419_p3 = ((icmp_ln895_5_fu_1415_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg : select_ln390_4_reg_2179);

assign select_ln390_6_fu_1440_p3 = ((icmp_ln895_6_fu_1435_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg : select_ln390_5_fu_1419_p3);

assign select_ln390_7_fu_1002_p3 = ((icmp_ln895_8_fu_996_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_3 : call_ret1_xfExtractPixels_fu_579_ap_return_1);

assign select_ln390_8_fu_1174_p3 = ((icmp_ln895_9_reg_2145[0:0] === 1'b1) ? GenericBPC_src_blk_v_24_reg_1886 : select_ln390_7_reg_2135);

assign select_ln390_9_fu_1189_p3 = ((icmp_ln895_10_fu_1184_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_32_reg_1939 : select_ln390_8_fu_1174_p3);

assign select_ln390_fu_962_p3 = ((icmp_ln895_fu_956_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_2 : call_ret1_xfExtractPixels_fu_579_ap_return_0);

assign select_ln393_10_fu_1225_p3 = ((icmp_ln887_14_fu_1220_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_36_reg_1981 : select_ln393_9_fu_1201_p3);

assign select_ln393_11_fu_1249_p3 = ((icmp_ln887_15_fu_1244_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_44_reg_2039 : select_ln393_10_fu_1225_p3);

assign select_ln393_12_fu_1498_p3 = ((icmp_ln887_16_fu_1494_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg : select_ln393_11_reg_2197);

assign select_ln393_13_fu_1521_p3 = ((icmp_ln887_17_fu_1516_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg : select_ln393_12_fu_1498_p3);

assign select_ln393_14_fu_1056_p3 = ((icmp_ln887_18_fu_1050_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_4 : call_ret1_xfExtractPixels_fu_579_ap_return_2);

assign select_ln393_15_fu_1270_p3 = ((icmp_ln887_19_fu_1266_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_25_reg_1893 : select_ln393_14_reg_2161);

assign select_ln393_16_fu_1293_p3 = ((icmp_ln887_20_fu_1288_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_33_reg_1947 : select_ln393_15_fu_1270_p3);

assign select_ln393_17_fu_1317_p3 = ((icmp_ln887_21_fu_1312_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_37_reg_1993 : select_ln393_16_fu_1293_p3);

assign select_ln393_18_fu_1558_p3 = ((icmp_ln887_22_reg_2218[0:0] === 1'b1) ? GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg : select_ln393_17_reg_2208);

assign select_ln393_19_fu_1580_p3 = ((icmp_ln887_23_fu_1575_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg : select_ln393_18_fu_1558_p3);

assign select_ln393_1_fu_1097_p3 = ((icmp_ln887_4_reg_2130[0:0] === 1'b1) ? GenericBPC_src_blk_v_23_reg_1879 : select_ln393_reg_2120);

assign select_ln393_20_fu_1604_p3 = ((icmp_ln887_24_fu_1599_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_49_reg_2097_pp0_iter4_reg : select_ln393_19_fu_1580_p3);

assign select_ln393_21_fu_1084_p3 = ((icmp_ln887_25_fu_1078_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_5 : call_ret1_xfExtractPixels_fu_579_ap_return_3);

assign select_ln393_22_fu_1348_p3 = ((icmp_ln887_26_fu_1344_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_26_reg_1902 : select_ln393_21_reg_2173);

assign select_ln393_23_fu_1371_p3 = ((icmp_ln887_27_fu_1366_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_34_reg_1958 : select_ln393_22_fu_1348_p3);

assign select_ln393_24_fu_1395_p3 = ((icmp_ln887_28_fu_1390_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_38_reg_2002 : select_ln393_23_fu_1371_p3);

assign select_ln393_25_fu_1641_p3 = ((icmp_ln887_29_reg_2238[0:0] === 1'b1) ? GenericBPC_src_blk_v_46_reg_2059_pp0_iter4_reg : select_ln393_24_reg_2228);

assign select_ln393_26_fu_1663_p3 = ((icmp_ln887_30_fu_1658_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_48_reg_2084_pp0_iter4_reg : select_ln393_25_fu_1641_p3);

assign select_ln393_27_fu_1687_p3 = ((icmp_ln887_31_fu_1682_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_50_reg_2106_pp0_iter4_reg : select_ln393_26_fu_1663_p3);

assign select_ln393_2_fu_1119_p3 = ((icmp_ln887_5_fu_1114_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_31_reg_1931 : select_ln393_1_fu_1097_p3);

assign select_ln393_3_fu_1143_p3 = ((icmp_ln887_6_fu_1138_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_35_reg_1969 : select_ln393_2_fu_1119_p3);

assign select_ln393_4_fu_1167_p3 = ((icmp_ln887_7_fu_1162_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_43_reg_2031 : select_ln393_3_fu_1143_p3);

assign select_ln393_5_fu_1429_p3 = ((icmp_ln887_8_fu_1425_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_45_reg_2047_pp0_iter4_reg : select_ln393_4_reg_2185);

assign select_ln393_6_fu_1452_p3 = ((icmp_ln887_9_fu_1447_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_47_reg_2071_pp0_iter4_reg : select_ln393_5_fu_1429_p3);

assign select_ln393_7_fu_1016_p3 = ((icmp_ln887_11_fu_1010_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_3 : call_ret1_xfExtractPixels_fu_579_ap_return_1);

assign select_ln393_8_fu_1179_p3 = ((icmp_ln887_12_reg_2150[0:0] === 1'b1) ? GenericBPC_src_blk_v_24_reg_1886 : select_ln393_7_reg_2140);

assign select_ln393_9_fu_1201_p3 = ((icmp_ln887_13_fu_1196_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_32_reg_1939 : select_ln393_8_fu_1179_p3);

assign select_ln393_fu_976_p3 = ((icmp_ln887_fu_970_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_579_ap_return_2 : call_ret1_xfExtractPixels_fu_579_ap_return_0);

assign select_ln401_1_fu_1538_p3 = ((icmp_ln895_15_fu_1533_p2[0:0] === 1'b1) ? select_ln390_13_fu_1509_p3 : GenericBPC_src_blk_v_34_reg_1958_pp0_iter4_reg);

assign select_ln401_2_fu_1621_p3 = ((icmp_ln895_23_fu_1616_p2[0:0] === 1'b1) ? select_ln390_20_fu_1592_p3 : GenericBPC_src_blk_v_35_reg_1969_pp0_iter4_reg);

assign select_ln401_3_fu_1704_p3 = ((icmp_ln895_31_fu_1699_p2[0:0] === 1'b1) ? select_ln390_27_fu_1675_p3 : GenericBPC_src_blk_v_36_reg_1981_pp0_iter4_reg);

assign select_ln401_fu_1469_p3 = ((icmp_ln895_7_fu_1464_p2[0:0] === 1'b1) ? select_ln390_6_fu_1440_p3 : GenericBPC_src_blk_v_33_reg_1947_pp0_iter4_reg);

assign select_ln887_1_fu_1545_p3 = ((icmp_ln887_1_fu_1528_p2[0:0] === 1'b1) ? select_ln393_13_fu_1521_p3 : select_ln401_1_fu_1538_p3);

assign select_ln887_2_fu_1628_p3 = ((icmp_ln887_2_fu_1611_p2[0:0] === 1'b1) ? select_ln393_20_fu_1604_p3 : select_ln401_2_fu_1621_p3);

assign select_ln887_3_fu_1711_p3 = ((icmp_ln887_3_fu_1694_p2[0:0] === 1'b1) ? select_ln393_27_fu_1687_p3 : select_ln401_3_fu_1704_p3);

assign select_ln887_fu_1476_p3 = ((icmp_ln887_10_fu_1459_p2[0:0] === 1'b1) ? select_ln393_6_fu_1452_p3 : select_ln401_fu_1469_p3);

assign trunc_ln321_1_fu_666_p1 = GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_0_read[2:0];

assign trunc_ln321_2_fu_670_p1 = GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_1_read[2:0];

assign trunc_ln321_3_fu_674_p1 = GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_2_read[2:0];

assign trunc_ln321_4_fu_678_p1 = GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_3_read[2:0];

assign trunc_ln321_fu_662_p1 = GenericBPC_xf_cv_BPC_13_4_13_2160_3840_5_5_4_0_0_row_idx_val_4_read[2:0];

assign zext_ln177_fu_713_p1 = c_0_reg_567;

assign zext_ln188_fu_733_p1 = c_0_reg_567_pp0_iter1_reg;

endmodule //process_row
