ARM GAS  /tmp/ccx3ORHK.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SystemInit:
  26              	.LFB130:
  27              		.file 1 "Core/Src/system_stm32f4xx.c"
   1:Core/Src/system_stm32f4xx.c **** /**
   2:Core/Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Core/Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f4xx.c ****   *
   7:Core/Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Core/Src/system_stm32f4xx.c ****   *   user application:
   9:Core/Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:Core/Src/system_stm32f4xx.c ****   *
  13:Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:Core/Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f4xx.c ****   *                                     
  17:Core/Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f4xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f4xx.c ****   *
  21:Core/Src/system_stm32f4xx.c ****   *
  22:Core/Src/system_stm32f4xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32f4xx.c ****   * @attention
  24:Core/Src/system_stm32f4xx.c ****   *
  25:Core/Src/system_stm32f4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:Core/Src/system_stm32f4xx.c ****   * All rights reserved.
  27:Core/Src/system_stm32f4xx.c ****   *
  28:Core/Src/system_stm32f4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:Core/Src/system_stm32f4xx.c ****   * in the root directory of this software component.
  30:Core/Src/system_stm32f4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:Core/Src/system_stm32f4xx.c ****   *
ARM GAS  /tmp/ccx3ORHK.s 			page 2


  32:Core/Src/system_stm32f4xx.c ****   ******************************************************************************
  33:Core/Src/system_stm32f4xx.c ****   */
  34:Core/Src/system_stm32f4xx.c **** 
  35:Core/Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  36:Core/Src/system_stm32f4xx.c ****   * @{
  37:Core/Src/system_stm32f4xx.c ****   */
  38:Core/Src/system_stm32f4xx.c **** 
  39:Core/Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  40:Core/Src/system_stm32f4xx.c ****   * @{
  41:Core/Src/system_stm32f4xx.c ****   */  
  42:Core/Src/system_stm32f4xx.c ****   
  43:Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  44:Core/Src/system_stm32f4xx.c ****   * @{
  45:Core/Src/system_stm32f4xx.c ****   */
  46:Core/Src/system_stm32f4xx.c **** 
  47:Core/Src/system_stm32f4xx.c **** 
  48:Core/Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  49:Core/Src/system_stm32f4xx.c **** 
  50:Core/Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  51:Core/Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  52:Core/Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  53:Core/Src/system_stm32f4xx.c **** 
  54:Core/Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  55:Core/Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  56:Core/Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  57:Core/Src/system_stm32f4xx.c **** 
  58:Core/Src/system_stm32f4xx.c **** /**
  59:Core/Src/system_stm32f4xx.c ****   * @}
  60:Core/Src/system_stm32f4xx.c ****   */
  61:Core/Src/system_stm32f4xx.c **** 
  62:Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  63:Core/Src/system_stm32f4xx.c ****   * @{
  64:Core/Src/system_stm32f4xx.c ****   */
  65:Core/Src/system_stm32f4xx.c **** 
  66:Core/Src/system_stm32f4xx.c **** /**
  67:Core/Src/system_stm32f4xx.c ****   * @}
  68:Core/Src/system_stm32f4xx.c ****   */
  69:Core/Src/system_stm32f4xx.c **** 
  70:Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  71:Core/Src/system_stm32f4xx.c ****   * @{
  72:Core/Src/system_stm32f4xx.c ****   */
  73:Core/Src/system_stm32f4xx.c **** 
  74:Core/Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  75:Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  76:Core/Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  77:Core/Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  78:Core/Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  79:Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  80:Core/Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  81:Core/Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  82:Core/Src/system_stm32f4xx.c ****  
  83:Core/Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  84:Core/Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  85:Core/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
  86:Core/Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
  87:Core/Src/system_stm32f4xx.c ****           STM32F479xx */
  88:Core/Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccx3ORHK.s 			page 3


  89:Core/Src/system_stm32f4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  90:Core/Src/system_stm32f4xx.c ****          configuration. */
  91:Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  92:Core/Src/system_stm32f4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  93:Core/Src/system_stm32f4xx.c ****      remap of boot address selected */
  94:Core/Src/system_stm32f4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  95:Core/Src/system_stm32f4xx.c **** 
  96:Core/Src/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  97:Core/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:Core/Src/system_stm32f4xx.c ****      in Sram else user remap will be done in Flash. */
  99:Core/Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 100:Core/Src/system_stm32f4xx.c **** #if defined(VECT_TAB_SRAM)
 101:Core/Src/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 102:Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 103:Core/Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 104:Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 105:Core/Src/system_stm32f4xx.c **** #else
 106:Core/Src/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 107:Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 108:Core/Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 109:Core/Src/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 110:Core/Src/system_stm32f4xx.c **** #endif /* VECT_TAB_SRAM */
 111:Core/Src/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 112:Core/Src/system_stm32f4xx.c **** /******************************************************************************/
 113:Core/Src/system_stm32f4xx.c **** 
 114:Core/Src/system_stm32f4xx.c **** /**
 115:Core/Src/system_stm32f4xx.c ****   * @}
 116:Core/Src/system_stm32f4xx.c ****   */
 117:Core/Src/system_stm32f4xx.c **** 
 118:Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 119:Core/Src/system_stm32f4xx.c ****   * @{
 120:Core/Src/system_stm32f4xx.c ****   */
 121:Core/Src/system_stm32f4xx.c **** 
 122:Core/Src/system_stm32f4xx.c **** /**
 123:Core/Src/system_stm32f4xx.c ****   * @}
 124:Core/Src/system_stm32f4xx.c ****   */
 125:Core/Src/system_stm32f4xx.c **** 
 126:Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 127:Core/Src/system_stm32f4xx.c ****   * @{
 128:Core/Src/system_stm32f4xx.c ****   */
 129:Core/Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 130:Core/Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 131:Core/Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 132:Core/Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 133:Core/Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 134:Core/Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 135:Core/Src/system_stm32f4xx.c ****                variable is updated automatically.
 136:Core/Src/system_stm32f4xx.c ****   */
 137:Core/Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 138:Core/Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:Core/Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:Core/Src/system_stm32f4xx.c **** /**
 141:Core/Src/system_stm32f4xx.c ****   * @}
 142:Core/Src/system_stm32f4xx.c ****   */
 143:Core/Src/system_stm32f4xx.c **** 
 144:Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 145:Core/Src/system_stm32f4xx.c ****   * @{
ARM GAS  /tmp/ccx3ORHK.s 			page 4


 146:Core/Src/system_stm32f4xx.c ****   */
 147:Core/Src/system_stm32f4xx.c **** 
 148:Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 149:Core/Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 150:Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 151:Core/Src/system_stm32f4xx.c **** 
 152:Core/Src/system_stm32f4xx.c **** /**
 153:Core/Src/system_stm32f4xx.c ****   * @}
 154:Core/Src/system_stm32f4xx.c ****   */
 155:Core/Src/system_stm32f4xx.c **** 
 156:Core/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 157:Core/Src/system_stm32f4xx.c ****   * @{
 158:Core/Src/system_stm32f4xx.c ****   */
 159:Core/Src/system_stm32f4xx.c **** 
 160:Core/Src/system_stm32f4xx.c **** /**
 161:Core/Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 162:Core/Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 163:Core/Src/system_stm32f4xx.c ****   *         configuration.
 164:Core/Src/system_stm32f4xx.c ****   * @param  None
 165:Core/Src/system_stm32f4xx.c ****   * @retval None
 166:Core/Src/system_stm32f4xx.c ****   */
 167:Core/Src/system_stm32f4xx.c **** void SystemInit(void)
 168:Core/Src/system_stm32f4xx.c **** {
  28              		.loc 1 168 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 169:Core/Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 170:Core/Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 171:Core/Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 171 0
  34 0000 034A     		ldr	r2, .L2
  35 0002 D2F88830 		ldr	r3, [r2, #136]
  36 0006 43F47003 		orr	r3, r3, #15728640
  37 000a C2F88830 		str	r3, [r2, #136]
  38 000e 7047     		bx	lr
  39              	.L3:
  40              		.align	2
  41              	.L2:
  42 0010 00ED00E0 		.word	-536810240
  43              		.cfi_endproc
  44              	.LFE130:
  46              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  47              		.align	1
  48              		.global	SystemCoreClockUpdate
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	SystemCoreClockUpdate:
  55              	.LFB131:
 172:Core/Src/system_stm32f4xx.c ****   #endif
 173:Core/Src/system_stm32f4xx.c **** 
 174:Core/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 175:Core/Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 176:Core/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
ARM GAS  /tmp/ccx3ORHK.s 			page 5


 177:Core/Src/system_stm32f4xx.c **** 
 178:Core/Src/system_stm32f4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:Core/Src/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:Core/Src/system_stm32f4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 181:Core/Src/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 182:Core/Src/system_stm32f4xx.c **** }
 183:Core/Src/system_stm32f4xx.c **** 
 184:Core/Src/system_stm32f4xx.c **** /**
 185:Core/Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 186:Core/Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 187:Core/Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 188:Core/Src/system_stm32f4xx.c ****   *         other parameters.
 189:Core/Src/system_stm32f4xx.c ****   *           
 190:Core/Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 191:Core/Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 192:Core/Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 193:Core/Src/system_stm32f4xx.c ****   *     
 194:Core/Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 195:Core/Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 196:Core/Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 197:Core/Src/system_stm32f4xx.c ****   *             
 198:Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 199:Core/Src/system_stm32f4xx.c ****   *                                              
 200:Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 201:Core/Src/system_stm32f4xx.c ****   *                          
 202:Core/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 203:Core/Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 204:Core/Src/system_stm32f4xx.c ****   *         
 205:Core/Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 206:Core/Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 207:Core/Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 208:Core/Src/system_stm32f4xx.c ****   *    
 209:Core/Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 210:Core/Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 211:Core/Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 212:Core/Src/system_stm32f4xx.c ****   *              may have wrong result.
 213:Core/Src/system_stm32f4xx.c ****   *                
 214:Core/Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 215:Core/Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 216:Core/Src/system_stm32f4xx.c ****   *     
 217:Core/Src/system_stm32f4xx.c ****   * @param  None
 218:Core/Src/system_stm32f4xx.c ****   * @retval None
 219:Core/Src/system_stm32f4xx.c ****   */
 220:Core/Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 221:Core/Src/system_stm32f4xx.c **** {
  56              		.loc 1 221 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61              	.LVL0:
 222:Core/Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 223:Core/Src/system_stm32f4xx.c ****   
 224:Core/Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 225:Core/Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  62              		.loc 1 225 0
  63 0000 224B     		ldr	r3, .L14
ARM GAS  /tmp/ccx3ORHK.s 			page 6


  64 0002 9B68     		ldr	r3, [r3, #8]
  65 0004 03F00C03 		and	r3, r3, #12
  66              	.LVL1:
 226:Core/Src/system_stm32f4xx.c **** 
 227:Core/Src/system_stm32f4xx.c ****   switch (tmp)
  67              		.loc 1 227 0
  68 0008 042B     		cmp	r3, #4
  69 000a 14D0     		beq	.L6
  70 000c 082B     		cmp	r3, #8
  71 000e 16D0     		beq	.L7
  72 0010 1BB1     		cbz	r3, .L13
 228:Core/Src/system_stm32f4xx.c ****   {
 229:Core/Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 230:Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 231:Core/Src/system_stm32f4xx.c ****       break;
 232:Core/Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 233:Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 234:Core/Src/system_stm32f4xx.c ****       break;
 235:Core/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 236:Core/Src/system_stm32f4xx.c **** 
 237:Core/Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 238:Core/Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 239:Core/Src/system_stm32f4xx.c ****          */    
 240:Core/Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 241:Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 242:Core/Src/system_stm32f4xx.c ****       
 243:Core/Src/system_stm32f4xx.c ****       if (pllsource != 0)
 244:Core/Src/system_stm32f4xx.c ****       {
 245:Core/Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 246:Core/Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 247:Core/Src/system_stm32f4xx.c ****       }
 248:Core/Src/system_stm32f4xx.c ****       else
 249:Core/Src/system_stm32f4xx.c ****       {
 250:Core/Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 251:Core/Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 252:Core/Src/system_stm32f4xx.c ****       }
 253:Core/Src/system_stm32f4xx.c **** 
 254:Core/Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 255:Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 256:Core/Src/system_stm32f4xx.c ****       break;
 257:Core/Src/system_stm32f4xx.c ****     default:
 258:Core/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
  73              		.loc 1 258 0
  74 0012 1F4A     		ldr	r2, .L14+4
  75 0014 1F4B     		ldr	r3, .L14+8
  76              	.LVL2:
  77 0016 1A60     		str	r2, [r3]
 259:Core/Src/system_stm32f4xx.c ****       break;
  78              		.loc 1 259 0
  79 0018 02E0     		b	.L9
  80              	.LVL3:
  81              	.L13:
 230:Core/Src/system_stm32f4xx.c ****       break;
  82              		.loc 1 230 0
  83 001a 1D4A     		ldr	r2, .L14+4
  84 001c 1D4B     		ldr	r3, .L14+8
  85              	.LVL4:
ARM GAS  /tmp/ccx3ORHK.s 			page 7


  86 001e 1A60     		str	r2, [r3]
  87              	.LVL5:
  88              	.L9:
 260:Core/Src/system_stm32f4xx.c ****   }
 261:Core/Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 262:Core/Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 263:Core/Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  89              		.loc 1 263 0
  90 0020 1A4B     		ldr	r3, .L14
  91 0022 9B68     		ldr	r3, [r3, #8]
  92 0024 C3F30313 		ubfx	r3, r3, #4, #4
  93 0028 1B4A     		ldr	r2, .L14+12
  94 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
  95              	.LVL6:
 264:Core/Src/system_stm32f4xx.c ****   /* HCLK frequency */
 265:Core/Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
  96              		.loc 1 265 0
  97 002c 194A     		ldr	r2, .L14+8
  98 002e 1368     		ldr	r3, [r2]
  99 0030 CB40     		lsrs	r3, r3, r1
 100 0032 1360     		str	r3, [r2]
 101 0034 7047     		bx	lr
 102              	.LVL7:
 103              	.L6:
 233:Core/Src/system_stm32f4xx.c ****       break;
 104              		.loc 1 233 0
 105 0036 194A     		ldr	r2, .L14+16
 106 0038 164B     		ldr	r3, .L14+8
 107              	.LVL8:
 108 003a 1A60     		str	r2, [r3]
 234:Core/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 109              		.loc 1 234 0
 110 003c F0E7     		b	.L9
 111              	.LVL9:
 112              	.L7:
 240:Core/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 113              		.loc 1 240 0
 114 003e 134B     		ldr	r3, .L14
 115              	.LVL10:
 116 0040 5A68     		ldr	r2, [r3, #4]
 117              	.LVL11:
 241:Core/Src/system_stm32f4xx.c ****       
 118              		.loc 1 241 0
 119 0042 5B68     		ldr	r3, [r3, #4]
 120 0044 03F03F03 		and	r3, r3, #63
 121              	.LVL12:
 243:Core/Src/system_stm32f4xx.c ****       {
 122              		.loc 1 243 0
 123 0048 12F4800F 		tst	r2, #4194304
 124 004c 13D0     		beq	.L10
 246:Core/Src/system_stm32f4xx.c ****       }
 125              		.loc 1 246 0
 126 004e 134A     		ldr	r2, .L14+16
 127              	.LVL13:
 128 0050 B2FBF3F2 		udiv	r2, r2, r3
 129 0054 0D4B     		ldr	r3, .L14
 130              	.LVL14:
ARM GAS  /tmp/ccx3ORHK.s 			page 8


 131 0056 5B68     		ldr	r3, [r3, #4]
 132 0058 C3F38813 		ubfx	r3, r3, #6, #9
 133 005c 03FB02F3 		mul	r3, r3, r2
 134              	.LVL15:
 135              	.L11:
 254:Core/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 136              		.loc 1 254 0
 137 0060 0A4A     		ldr	r2, .L14
 138 0062 5268     		ldr	r2, [r2, #4]
 139 0064 C2F30142 		ubfx	r2, r2, #16, #2
 140 0068 0132     		adds	r2, r2, #1
 141 006a 5200     		lsls	r2, r2, #1
 142              	.LVL16:
 255:Core/Src/system_stm32f4xx.c ****       break;
 143              		.loc 1 255 0
 144 006c B3FBF2F3 		udiv	r3, r3, r2
 145              	.LVL17:
 146 0070 084A     		ldr	r2, .L14+8
 147              	.LVL18:
 148 0072 1360     		str	r3, [r2]
 256:Core/Src/system_stm32f4xx.c ****     default:
 149              		.loc 1 256 0
 150 0074 D4E7     		b	.L9
 151              	.LVL19:
 152              	.L10:
 251:Core/Src/system_stm32f4xx.c ****       }
 153              		.loc 1 251 0
 154 0076 064A     		ldr	r2, .L14+4
 155              	.LVL20:
 156 0078 B2FBF3F2 		udiv	r2, r2, r3
 157 007c 034B     		ldr	r3, .L14
 158              	.LVL21:
 159 007e 5B68     		ldr	r3, [r3, #4]
 160 0080 C3F38813 		ubfx	r3, r3, #6, #9
 161 0084 03FB02F3 		mul	r3, r3, r2
 162              	.LVL22:
 163 0088 EAE7     		b	.L11
 164              	.L15:
 165 008a 00BF     		.align	2
 166              	.L14:
 167 008c 00380240 		.word	1073887232
 168 0090 0024F400 		.word	16000000
 169 0094 00000000 		.word	.LANCHOR0
 170 0098 00000000 		.word	.LANCHOR1
 171 009c 40787D01 		.word	25000000
 172              		.cfi_endproc
 173              	.LFE131:
 175              		.global	APBPrescTable
 176              		.global	AHBPrescTable
 177              		.global	SystemCoreClock
 178              		.section	.data.SystemCoreClock,"aw",%progbits
 179              		.align	2
 180              		.set	.LANCHOR0,. + 0
 183              	SystemCoreClock:
 184 0000 0024F400 		.word	16000000
 185              		.section	.rodata.AHBPrescTable,"a",%progbits
 186              		.align	2
ARM GAS  /tmp/ccx3ORHK.s 			page 9


 187              		.set	.LANCHOR1,. + 0
 190              	AHBPrescTable:
 191 0000 00       		.byte	0
 192 0001 00       		.byte	0
 193 0002 00       		.byte	0
 194 0003 00       		.byte	0
 195 0004 00       		.byte	0
 196 0005 00       		.byte	0
 197 0006 00       		.byte	0
 198 0007 00       		.byte	0
 199 0008 01       		.byte	1
 200 0009 02       		.byte	2
 201 000a 03       		.byte	3
 202 000b 04       		.byte	4
 203 000c 06       		.byte	6
 204 000d 07       		.byte	7
 205 000e 08       		.byte	8
 206 000f 09       		.byte	9
 207              		.section	.rodata.APBPrescTable,"a",%progbits
 208              		.align	2
 211              	APBPrescTable:
 212 0000 00       		.byte	0
 213 0001 00       		.byte	0
 214 0002 00       		.byte	0
 215 0003 00       		.byte	0
 216 0004 01       		.byte	1
 217 0005 02       		.byte	2
 218 0006 03       		.byte	3
 219 0007 04       		.byte	4
 220              		.text
 221              	.Letext0:
 222              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 223              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 224              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 225              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 226              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 227              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccx3ORHK.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccx3ORHK.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/ccx3ORHK.s:25     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccx3ORHK.s:42     .text.SystemInit:0000000000000010 $d
     /tmp/ccx3ORHK.s:47     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccx3ORHK.s:54     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccx3ORHK.s:167    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccx3ORHK.s:211    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccx3ORHK.s:190    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccx3ORHK.s:183    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccx3ORHK.s:179    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccx3ORHK.s:186    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccx3ORHK.s:208    .rodata.APBPrescTable:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
