{
  "CEC": [
    {
      "name": "CR",
      "description": "control register",
      "offset": "0x00",
      "fields": [
        {
          "name": "TXEOM",
          "description": "Tx end of message The TXEOM bit is set by software to command tr ansmission of the last byte of a CEC message. TXEOM is cleared by hardware at the same time and under the same conditions as for TXSOM. TXEOM must be set when CECEN = 1. TXEOM must be set before writing transmission data to TXDR. If TXEOM is set when TXSOM = 0, transmitt ed message consists of 1 byte (HEADER) only (PING message).",
          "values": [
            ["0", "TXDR data byte is transmitted with EOM = 0."],
            ["1", "TXDR data byte is transmitted with EOM = 1."]
          ],
          "mask": "0b100"
        },
        {
          "name": "TXSOM",
          "description": "Tx start of message TXSOM is set by software to command transmission of the first byte of a CEC message. If the CEC message consists of only one byte, TXEOM must be set before of TXSOM. Start-bit is effectively started on the CEC line after SFT is counted. If TXSOM is se t while a message reception is ongoing, transmission starts after the end of reception. TXSOM is cleared by hardware after the last by te of the message is sent with a positive acknowledge (TXEND = 1), in case of transmission underrun (TXUDR = 1), negative acknowledge (TXACKE = 1), and transmission error (TXERR = 1). It is also cleared by CECEN = 0. It is not cleared and transmission is autom atically retried in case of arbitration lost (ARBLST = 1). TXSOM can be also used as a status bit informing application whether any transmission request is pending or under execution. The application can abort a transmission request at any time by clearing the CECEN bit. TXSOM must be set when CECEN = 1. TXSOM must be set when transmission data is available into TXDR.HEADER first four bits containing own periphe ral address are taken from TXDR[7:4], not from CEC_CFGR.OAR that is used only for reception. CECEN: CEC enable The CECEN bit is set and cleared by software. CECEN = 1 starts messa ge reception and enables the TXSOM control. CECEN = 0 disables the CEC peripheral, clears all bits of CEC_CR register and aborts any on-going reception or transmission.",
          "values": [
            ["0", "No CEC transmission is on-going."],
            ["1", "CEC transmission command"],
            ["0", "CEC peripheral is off."],
            ["1", "CEC peripheral is on."]
          ],
          "mask": "0b10"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111111111000"
        }
      ]
    },
    {
      "name": "CFGR",
      "description": "configuration register",
      "offset": "0x04",
      "fields": [
        {
          "name": "LSTN",
          "description": "Listen mode LSTN bit is set and cleared by software.",
          "values": [
            ["0", "CEC peripheral receives only message a ddressed to its own address (OAR). Messages addressed to different destination are ignored. Broadcast messages are always received."],
            ["1", "CEC peripheral receives messages addre ssed to its own address (OAR) with positive acknowledge. Messages addressed to different dest ination are received, but without interfering with the CEC bus: no acknowledge sent."]
          ],
          "mask": "0b10000000000000000000000000000000"
        },
        {
          "name": "OAR",
          "description": "Own addresses configuration The OAR bits are set by software to select which destination logical addresses has to be considered in receive mode. Each bit, when set, enables the CEC logical address identified by the given bit position. At the end of HEADER reception, the received de stination address is compared with the enabled addresses. In case of matching address, the in coming message is acknowledged and received. In case of non-matching address, the incoming message is received only in listen mode (LSTN = 1), but without acknowledge sent. Broadcast messages are always received. Example:OAR = 0b000 0000 0010 0001 means that CEC acknowledges addresses 0x0 and 0x5. Consequently, each message directed to one of these addresses is received.",
          "values": [],
          "mask": "0b1111111111111110000000000000000"
        },
        {
          "name": "SFTOP",
          "description": "SFT option bit The SFTOPT bit is set and cleared by software.",
          "values": [
            ["0", "SFT timer starts when TXSOM is set by software."],
            ["1", "SFT timer starts automatically at the end of message transmission/reception."]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "BRDNOGEN",
          "description": "Avoid error-bit generation in broadcast The BRDNOGEN bit is set and cleared by software.",
          "values": [
            ["0", "BRE detection with BRESTP = 1 and BREGEN = 0 on a broadcast message generates anerror-bit on the CEC line. LBPE detection with L BPEGEN = 0 on a broadcast message generates an error-bit on the CEC line."],
            ["1", "Error-bit is not generated in the same conditio n as above. An error-bit is not generated even in case of an SBPE detection in a broadc ast message if listen mode is set."]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "LBPEGEN",
          "description": "Generate error-bit on long bit period error The LBPEGEN bit is set a nd cleared by software. If BRDNOGEN = 0, an error-bit is generat ed upon LBPE detection in broadcast even if LBPEGEN = 0.",
          "values": [
            ["0", "LBPE detection does not generate an error-bit on the CEC line."],
            ["1", "LBPE detection generates an error-bit on the CEC line."]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "BREGEN",
          "description": "Generate error-bit on bit rising error The BREGEN bit is set and cleared by software. If BRDNOGEN = 0, an error-bit is generat ed upon BRE detection with BRESTP = 1 in broadcast even if BREGEN = 0.",
          "values": [
            ["0", "BRE detection does not generate an error-bit on the CEC line."],
            ["1", "BRE detection generates an error-bit on the CEC line (if BRESTP is set)."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "BRESTP",
          "description": "Rx-stop on bit rising error The BRESTP bit is set and cleared by software.",
          "values": [
            ["0", "BRE detection does not stop reception of the CEC message. Data bit is sampled at 1.05 ms."],
            ["1", "BRE detection stops message reception."]
          ],
          "mask": "0b10000"
        },
        {
          "name": "RXTOL",
          "description": "Rx-tolerance The RXTOL bit is set and cleared by software.",
          "values": [
            ["0", "Standard tolerance margin: \u2013 Start-bit, +/- 200 \u00b5s rise, +/- 200 \u00b5s fall \u2013 Data-bit: +/- 200 \u00b5s rise. +/- 350 \u00b5s fall"],
            ["1", "Extended tolerance \u2013 Start-bit: +/- 400 \u00b5s rise, +/- 400 \u00b5s fall \u2013 Data-bit: +/-300 \u00b5s rise, +/- 500 \u00b5s fall"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "SFT",
          "description": "Signal free time SFT bits are set by software. In the SFT = 0x0 conf iguration, the number of nominal data bit periods waited before transmission is ruled by hardware acco rding to the transmission history. In all the other configurations the SFT number is determined by software. 0x0 \u2013 2.5 data-bit periods if CEC is the last bus initiator with unsu ccessful transmission (ARBLST = 1, TXERR = 1, TXUDR = 1 or TXACKE = 1) \u2013 4 data-bit periods if CEC is the new bus initiator \u2013 6 data-bit periods if CEC is the last bus initiator with successful transmission (TXEOM = 1)",
          "values": [
            ["0x1", "0.5 nominal data bit periods"],
            ["0x2", "1.5 nominal data bit periods"],
            ["0x3", "2.5 nominal data bit periods"],
            ["0x4", "3.5 nominal data bit periods"],
            ["0x5", "4.5 nominal data bit periods"],
            ["0x6", "5.5 nominal data bit periods"],
            ["0x7", "6.5 nominal data bit periods"]
          ],
          "mask": "0b111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111000000000"
        }
      ]
    },
    {
      "name": "TXDR",
      "description": "Tx data register",
      "offset": "0x08",
      "fields": [
        {
          "name": "TXD",
          "description": "Tx data TXD is a write-only register contai ning the data byte to be transmitted.",
          "values": [],
          "mask": "0b11111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111100000000"
        }
      ]
    },
    {
      "name": "RXDR",
      "description": "Rx data register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "RXD",
          "description": "Rx data RXD is read-only and contains the last data byte that has been received from the CEC line.",
          "values": [],
          "mask": "0b11111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111100000000"
        }
      ]
    },
    {
      "name": "ISR",
      "description": "interrupt and status register",
      "offset": "0x10",
      "fields": [
        {
          "name": "TXACKE",
          "description": "Tx-missing acknowledge error In transmission mode, TXACKE is set by hardware to inform application that no acknowledge was received. In case of broadcast transmission, TXACKE informs application that a negative acknowledge was received. TXACKE aborts mess age transmission and clears TXSOM and TXEOM controls. TXACKE is cleared by software write at 1.",
          "values": [],
          "mask": "0b1000000000000"
        },
        {
          "name": "TXERR",
          "description": "Tx-error In transmission mode, TXERR is set by hardware if the CEC initiator detects low impedance on the CEC line while it is released. TXERR aborts message transmission and clears TXSOM and TXEOM controls. TXERR is cleared by software write at 1.",
          "values": [],
          "mask": "0b100000000000"
        },
        {
          "name": "TXUDR",
          "description": "Tx-buffer underrun In transmission mode, TXUDR is set by hardware if application was not in time to load TXDR before of next byte transmission. TXUDR aborts me ssage transmission and clears TXSOM and TXEOM control bits. TXUDR is cleared by software write at 1",
          "values": [],
          "mask": "0b10000000000"
        },
        {
          "name": "TXEND",
          "description": "End of transmission TXEND is set by hardware to inform application that the last byte of the CEC message has been successfully transmitted. TXEND clear s the TXSOM and TXEOM control bits. TXEND is cleared by software write at 1.",
          "values": [],
          "mask": "0b1000000000"
        },
        {
          "name": "TXBR",
          "description": "Tx-byte request TXBR is set by hardware to inform application that the next transmission data has to be written to TXDR. TXBR is set when the 4th bit of currently tr ansmitted byte is sent. Ap plication must write the next byte to TXDR within six nominal data-bit periods before transmission underrun error occurs (TXUDR). TXBR is cleared by software write at 1.",
          "values": [],
          "mask": "0b100000000"
        },
        {
          "name": "ARBLST",
          "description": "Arbitration lost ARBLST is set by hardware to inform application th at CEC device is switching to reception due to arbitration lost event following the TXSOM command. ARBLST can be due either to a contending CEC device starting earlier or starting at the same time but with higher HEADER priority. After ARBLST assertion TXSOM bit keeps pending for next transmission attempt. ARBLST is cleared by software write at 1.",
          "values": [],
          "mask": "0b10000000"
        },
        {
          "name": "RXACKE",
          "description": "Rx-missing acknowledge In receive mode, RXACKE is set by hardware to inform application that no acknowledge was seen on the CEC line. RXACKE applies only for broadcast messages and in listen mode also for not directly addressed messages (destination addre ss not enabled in OAR). RXACKE aborts message reception. RXACKE is cleared by software write at 1.",
          "values": [],
          "mask": "0b1000000"
        },
        {
          "name": "LBPE",
          "description": "Rx-long bit period error LBPE is set by hardware in case a data-bit waveform is detected with long bit period error. LBPE is set at the end of the maximum bit-ex tension tolerance allowed by RXTOL, in case falling edge is still longing. LBPE always stops reception of the CEC message. LBPE generates an error-bit on the CEC line if LBPEGEN = 1. In ca se of broadcast, error-bit is generated even in case of LBPEGEN = 0. LBPE is cleared by software write at 1.",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "SBPE",
          "description": "Rx-short bit period error SBPE is set by hardware in case a data-bit wavefo rm is detected with short bit period error. SBPE is set at the time the anticipated falling edge occurs. SBPE generates an error-bit on the CEC line. SBPE is cleared by software write at 1. BRE : Rx-bit rising error BRE is set by hardware in case a data-bit waveform is detected with bit rising error. BRE is set either at the time the misplaced rising edge occurs, or at the end of the maximum BRE tolerance allowed by RXTOL, in case rising edge is still longin g. BRE stops message reception if BRESTP = 1. BRE generates an error-bit on the CEC line if BREGEN = 1. BRE is cleared by software write at 1.",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "RXOVR",
          "description": "Rx-overrun RXOVR is set by hardware if RXBR is not yet clea red at the time a new byte is received on the CEC line and stored into RXD. RXOVR assertion stops me ssage reception so that no acknowledge is sent. In case of broadcast, a negative acknowledge is sent. RXOVR is cleared by software write at 1.",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "RXEND",
          "description": "End of reception RXEND is set by hardware to inform application t hat the last byte of a CEC message is received from the CEC line and stored into the RXD buffer. RXEND is set at the same time of RXBR. RXEND is cleared by software write at 1.",
          "values": [],
          "mask": "0b10"
        },
        {
          "name": "RXBR",
          "description": "Rx-byte received The RXBR bit is set by hardware to inform application that a new byte has been received from the CEC line and stored into the RXD buffer. RXBR is cleared by software write at 1.",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111110000000000000"
        }
      ]
    },
    {
      "name": "IER",
      "description": "interrupt enable register",
      "offset": "0x14",
      "fields": [
        {
          "name": "TXACKIE",
          "description": "Tx-missing acknowledge error interrupt enable The TXACKEIE bit is set and cleared by software.",
          "values": [
            ["0", "TXACKE interrupt disabled"],
            ["1", "TXACKE interrupt enabled"]
          ],
          "mask": "0b1000000000000"
        },
        {
          "name": "TXERRIE",
          "description": "Tx-error interrupt enable The TXERRIE bit is set and cleared by software.",
          "values": [
            ["0", "TXERR interrupt disabled"],
            ["1", "TXERR interrupt enabled"]
          ],
          "mask": "0b100000000000"
        },
        {
          "name": "TXUDRIE",
          "description": "Tx-underrun interrupt enable The TXUDRIE bit is set and cleared by software.",
          "values": [
            ["0", "TXUDR interrupt disabled"],
            ["1", "TXUDR interrupt enabled"]
          ],
          "mask": "0b10000000000"
        },
        {
          "name": "TXENDIE",
          "description": "Tx-end of message interrupt enable The TXENDIE bit is set and cleared by software.",
          "values": [
            ["0", "TXEND interrupt disabled"],
            ["1", "TXEND interrupt enabled"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "TXBRIE",
          "description": "Tx-byte request interrupt enable The TXBRIE bit is set and cleared by software.",
          "values": [
            ["0", "TXBR interrupt disabled"],
            ["1", "TXBR interrupt enabled"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "ARBLSTIE",
          "description": "Arbitration lost interrupt enable The ARBLSTIE bit is set and cleared by software.",
          "values": [
            ["0", "ARBLST interrupt disabled"],
            ["1", "ARBLST interrupt enabled"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "RXACKIE",
          "description": "Rx-missing acknowledge error interrupt enable The RXACKIE bit is set and cleared by software.",
          "values": [
            ["0", "RXACKE interrupt disabled"],
            ["1", "RXACKE interrupt enabled"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "LBPEIE",
          "description": "Long bit period error interrupt enable The LBPEIE bit is set and cleared by software.",
          "values": [
            ["0", "LBPE interrupt disabled"],
            ["1", "LBPE interrupt enabled"]
          ],
          "mask": "0b100000"
        },
        {
          "name": "SBPEIE",
          "description": "Short bit period error interrupt enable The SBPEIE bit is set and cleared by software.",
          "values": [
            ["0", "SBPE interrupt disabled"],
            ["1", "SBPE interrupt enabled"]
          ],
          "mask": "0b10000"
        },
        {
          "name": "BREIE",
          "description": "Bit rising error interrupt enable The BREIE bit is set and cleared by software.",
          "values": [
            ["0", "BRE interrupt disabled"],
            ["1", "BRE interrupt enabled"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "RXOVRIE",
          "description": "Rx-buffer overrun interrupt enable The RXOVRIE bit is set and cleared by software.",
          "values": [
            ["0", "RXOVR interrupt disabled"],
            ["1", "RXOVR interrupt enabled"]
          ],
          "mask": "0b100"
        },
        {
          "name": "RXENDIE",
          "description": "End of reception interrupt enable The RXENDIE bit is set and cleared by software.",
          "values": [
            ["0", "RXEND interrupt disabled"],
            ["1", "RXEND interrupt enabled"]
          ],
          "mask": "0b10"
        },
        {
          "name": "RXBRIE",
          "description": "Rx-byte received interrupt enable The RXBRIE bit is set and cleared by software.",
          "values": [
            ["0", "RXBR interrupt disabled"],
            ["1", "RXBR interrupt enabled"]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111110000000000000"
        }
      ]
    }
  ]
}
