
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         000005cc  00860000  00860000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000008  008605cc  008605cc  00000620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000014  008605d4  008605d4  00000628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000008c  008605e8  008605e8  0000063c  2**2
                  ALLOC
  4 .debug_abbrev 00000336  00000000  00000000  0000063c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000071e  00000000  00000000  00000972  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000004a0  00000000  00000000  00001090  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000190  00000000  00000000  00001530  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000001d1  00000000  00000000  000016c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubtypes 00000085  00000000  00000000  00001891  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000040  00000000  00000000  00001916  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000023b  00000000  00000000  00001956  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .comment      00000011  00000000  00000000  00001b91  2**0
                  CONTENTS, READONLY
 13 .debug_loc    0000010e  00000000  00000000  00001ba2  2**0
                  CONTENTS, READONLY, DEBUGGING

Desensamblado de la sección .text:

00860000 <_ftext>:
  860000:	98 00 00 00 	xor r0,r0,r0
  860004:	d0 00 00 00 	wcsr IE,r0
  860008:	78 01 00 86 	mvhi r1,0x86
  86000c:	38 21 00 00 	ori r1,r1,0x0
  860010:	d0 e1 00 00 	wcsr EBA,r1
  860014:	f8 00 00 3b 	calli 860100 <_crt0>
  860018:	34 00 00 00 	nop
  86001c:	34 00 00 00 	nop

00860020 <_breakpoint_handler>:
  860020:	34 00 00 00 	nop
  860024:	34 00 00 00 	nop
  860028:	34 00 00 00 	nop
  86002c:	34 00 00 00 	nop
  860030:	34 00 00 00 	nop
  860034:	34 00 00 00 	nop
  860038:	34 00 00 00 	nop
  86003c:	34 00 00 00 	nop

00860040 <_ibuserror_handler>:
  860040:	34 00 00 00 	nop
  860044:	34 00 00 00 	nop
  860048:	34 00 00 00 	nop
  86004c:	34 00 00 00 	nop
  860050:	34 00 00 00 	nop
  860054:	34 00 00 00 	nop
  860058:	34 00 00 00 	nop
  86005c:	34 00 00 00 	nop

00860060 <_watchpoint_handler>:
  860060:	34 00 00 00 	nop
  860064:	34 00 00 00 	nop
  860068:	34 00 00 00 	nop
  86006c:	34 00 00 00 	nop
  860070:	34 00 00 00 	nop
  860074:	34 00 00 00 	nop
  860078:	34 00 00 00 	nop
  86007c:	34 00 00 00 	nop

00860080 <_dbuserror_handler>:
  860080:	34 00 00 00 	nop
  860084:	34 00 00 00 	nop
  860088:	34 00 00 00 	nop
  86008c:	34 00 00 00 	nop
  860090:	34 00 00 00 	nop
  860094:	34 00 00 00 	nop
  860098:	34 00 00 00 	nop
  86009c:	34 00 00 00 	nop

008600a0 <_divzero_handler>:
  8600a0:	34 00 00 00 	nop
  8600a4:	34 00 00 00 	nop
  8600a8:	34 00 00 00 	nop
  8600ac:	34 00 00 00 	nop
  8600b0:	34 00 00 00 	nop
  8600b4:	34 00 00 00 	nop
  8600b8:	34 00 00 00 	nop
  8600bc:	34 00 00 00 	nop

008600c0 <_interrupt_handler>:
  8600c0:	5b 9d 00 00 	sw (sp+0),ra
  8600c4:	f8 00 00 2b 	calli 860170 <_save_all>
  8600c8:	90 40 08 00 	rcsr r1,IP
  8600cc:	f8 00 00 5a 	calli 860234 <irq_handler>
  8600d0:	78 01 ff ff 	mvhi r1,0xffff
  8600d4:	38 21 ff ff 	ori r1,r1,0xffff
  8600d8:	d0 41 00 00 	wcsr IP,r1
  8600dc:	e0 00 00 38 	bi 8601bc <_restore_all_and_eret>

008600e0 <_scall_handler>:
  8600e0:	34 00 00 00 	nop
  8600e4:	34 00 00 00 	nop
  8600e8:	34 00 00 00 	nop
  8600ec:	34 00 00 00 	nop
  8600f0:	34 00 00 00 	nop
  8600f4:	34 00 00 00 	nop
  8600f8:	34 00 00 00 	nop
  8600fc:	34 00 00 00 	nop

00860100 <_crt0>:
  860100:	78 1c 00 86 	mvhi sp,0x86
  860104:	3b 9c 0f fc 	ori sp,sp,0xffc
  860108:	78 1a 00 86 	mvhi gp,0x86
  86010c:	3b 5a 05 f0 	ori gp,gp,0x5f0
  860110:	78 01 00 86 	mvhi r1,0x86
  860114:	38 21 05 e8 	ori r1,r1,0x5e8
  860118:	78 03 00 86 	mvhi r3,0x86
  86011c:	38 63 06 74 	ori r3,r3,0x674

00860120 <.clearBSS>:
  860120:	44 23 00 04 	be r1,r3,860130 <.callMain>
  860124:	58 20 00 00 	sw (r1+0),r0
  860128:	34 21 00 04 	addi r1,r1,4
  86012c:	e3 ff ff fd 	bi 860120 <.clearBSS>

00860130 <.callMain>:
  860130:	34 01 00 00 	mvi r1,0
  860134:	34 02 00 00 	mvi r2,0
  860138:	34 03 00 00 	mvi r3,0
  86013c:	f8 00 00 33 	calli 860208 <main>

00860140 <irq_enable>:
  860140:	34 01 00 01 	mvi r1,1
  860144:	d0 01 00 00 	wcsr IE,r1
  860148:	c3 a0 00 00 	ret

0086014c <irq_disable>:
  86014c:	34 01 00 00 	mvi r1,0
  860150:	d0 01 00 00 	wcsr IE,r1
  860154:	c3 a0 00 00 	ret

00860158 <irq_set_mask>:
  860158:	d0 21 00 00 	wcsr IM,r1
  86015c:	c3 a0 00 00 	ret

00860160 <irq_get_mask>:
  860160:	90 20 08 00 	rcsr r1,IM
  860164:	c3 a0 00 00 	ret

00860168 <jump>:
  860168:	c0 20 00 00 	b r1

0086016c <halt>:
  86016c:	e0 00 00 00 	bi 86016c <halt>

00860170 <_save_all>:
  860170:	37 9c ff 80 	addi sp,sp,-128
  860174:	5b 81 00 04 	sw (sp+4),r1
  860178:	5b 82 00 08 	sw (sp+8),r2
  86017c:	5b 83 00 0c 	sw (sp+12),r3
  860180:	5b 84 00 10 	sw (sp+16),r4
  860184:	5b 85 00 14 	sw (sp+20),r5
  860188:	5b 86 00 18 	sw (sp+24),r6
  86018c:	5b 87 00 1c 	sw (sp+28),r7
  860190:	5b 88 00 20 	sw (sp+32),r8
  860194:	5b 89 00 24 	sw (sp+36),r9
  860198:	5b 8a 00 28 	sw (sp+40),r10
  86019c:	5b 9e 00 78 	sw (sp+120),ea
  8601a0:	5b 9f 00 7c 	sw (sp+124),ba
  8601a4:	2b 81 00 80 	lw r1,(sp+128)
  8601a8:	5b 81 00 74 	sw (sp+116),r1
  8601ac:	bb 80 08 00 	mv r1,sp
  8601b0:	34 21 00 80 	addi r1,r1,128
  8601b4:	5b 81 00 70 	sw (sp+112),r1
  8601b8:	c3 a0 00 00 	ret

008601bc <_restore_all_and_eret>:
  8601bc:	2b 81 00 04 	lw r1,(sp+4)
  8601c0:	2b 82 00 08 	lw r2,(sp+8)
  8601c4:	2b 83 00 0c 	lw r3,(sp+12)
  8601c8:	2b 84 00 10 	lw r4,(sp+16)
  8601cc:	2b 85 00 14 	lw r5,(sp+20)
  8601d0:	2b 86 00 18 	lw r6,(sp+24)
  8601d4:	2b 87 00 1c 	lw r7,(sp+28)
  8601d8:	2b 88 00 20 	lw r8,(sp+32)
  8601dc:	2b 89 00 24 	lw r9,(sp+36)
  8601e0:	2b 8a 00 28 	lw r10,(sp+40)
  8601e4:	2b 9d 00 74 	lw ra,(sp+116)
  8601e8:	2b 9e 00 78 	lw ea,(sp+120)
  8601ec:	2b 9f 00 7c 	lw ba,(sp+124)
  8601f0:	2b 9c 00 70 	lw sp,(sp+112)
  8601f4:	c3 c0 00 00 	eret

008601f8 <get_sp>:
  8601f8:	bb 80 08 00 	mv r1,sp
  8601fc:	c3 a0 00 00 	ret

00860200 <get_gp>:
  860200:	bb 40 08 00 	mv r1,gp
  860204:	c3 a0 00 00 	ret

00860208 <main>:
//**************************************************************************************************



int main()
{
  860208:	37 9c ff fc 	addi sp,sp,-4
  86020c:	5b 9d 00 04 	sw (sp+4),ra
        uint32_t x2=0;                           // valor del contador en segundos flanco negativo
        uint32_t tiempo;                         // valor del contador
        uint32_t i=0;
 
	c='u';                                   // Initialize UART
        gpio0->dir=0x00; 
  860210:	78 01 00 86 	mvhi r1,0x86
  860214:	38 21 05 dc 	ori r1,r1,0x5dc
  860218:	28 21 00 00 	lw r1,(r1+0)
  86021c:	58 20 00 08 	sw (r1+8),r0
       //for(;;)
        //prueba();
      
	//tic_init();

        irq_enable();
  860220:	fb ff ff c8 	calli 860140 <irq_enable>
        irq_set_mask(0x02);
  860224:	34 01 00 02 	mvi r1,2
  860228:	fb ff ff cc 	calli 860158 <irq_set_mask>
  86022c:	e0 00 00 00 	bi 86022c <main+0x24>

00860230 <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
  860230:	c3 a0 00 00 	ret

00860234 <irq_handler>:

void irq_handler(uint32_t pending)
{
  860234:	78 01 00 86 	mvhi r1,0x86
  860238:	38 21 05 d4 	ori r1,r1,0x5d4
  86023c:	28 22 00 00 	lw r2,(r1+0)
	return uart1->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
  860240:	28 41 00 00 	lw r1,(r2+0)
  860244:	20 21 00 10 	andi r1,r1,0x10
  860248:	5c 20 ff fe 	bne r1,r0,860240 <irq_handler+0xc>
	uart0->rxtx = c;
  86024c:	34 01 00 75 	mvi r1,117
  860250:	58 41 00 04 	sw (r2+4),r1
                    uart_putchar(tem>>8);


              }*/
             uart_putchar('u'); 
 }
  860254:	c3 a0 00 00 	ret

00860258 <isr_init>:

void isr_init()
{
  860258:	78 01 00 86 	mvhi r1,0x86
  86025c:	78 02 00 86 	mvhi r2,0x86
  860260:	38 21 05 f4 	ori r1,r1,0x5f4
  860264:	38 42 02 30 	ori r2,r2,0x230

              }*/
             uart_putchar('u'); 
 }

void isr_init()
  860268:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
  86026c:	58 22 00 00 	sw (r1+0),r2
  860270:	34 21 00 04 	addi r1,r1,4
 }

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
  860274:	5c 23 ff fe 	bne r1,r3,86026c <isr_init+0x14>
		isr_table[i] = &isr_null;
}
  860278:	c3 a0 00 00 	ret

0086027c <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
  86027c:	78 03 00 86 	mvhi r3,0x86
  860280:	3c 21 00 02 	sli r1,r1,2
  860284:	38 63 05 f4 	ori r3,r3,0x5f4
  860288:	b4 61 18 00 	add r3,r3,r1
  86028c:	58 62 00 00 	sw (r3+0),r2
}
  860290:	c3 a0 00 00 	ret

00860294 <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
  860294:	78 03 00 86 	mvhi r3,0x86
  860298:	3c 21 00 02 	sli r1,r1,2
  86029c:	38 63 05 f4 	ori r3,r3,0x5f4
  8602a0:	78 02 00 86 	mvhi r2,0x86
  8602a4:	b4 61 18 00 	add r3,r3,r1
  8602a8:	38 42 02 30 	ori r2,r2,0x230
  8602ac:	58 62 00 00 	sw (r3+0),r2
}
  8602b0:	c3 a0 00 00 	ret

008602b4 <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
  8602b4:	78 04 00 86 	mvhi r4,0x86
  8602b8:	38 84 05 cc 	ori r4,r4,0x5cc
  8602bc:	28 83 00 00 	lw r3,(r4+0)
  8602c0:	78 02 00 86 	mvhi r2,0x86
  8602c4:	38 42 05 e4 	ori r2,r2,0x5e4
  8602c8:	28 42 00 00 	lw r2,(r2+0)
  8602cc:	88 23 08 00 	mul r1,r1,r3
  8602d0:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
  8602d4:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
  8602d8:	34 01 00 08 	mvi r1,8
  8602dc:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
  8602e0:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
  8602e4:	20 21 00 01 	andi r1,r1,0x1
  8602e8:	44 20 ff fe 	be r1,r0,8602e0 <msleep+0x2c>
}
  8602ec:	c3 a0 00 00 	ret

008602f0 <sensor>:
/***************************************************************************
 *Sensor functions
 */

void sensor()
{
  8602f0:	37 9c ff f8 	addi sp,sp,-8
  8602f4:	5b 8b 00 08 	sw (sp+8),r11
  8602f8:	5b 9d 00 04 	sw (sp+4),ra



t=18;                                       //milisegundos señal low  
        
gpio0->write = 0x00;                        //señal de reset
  8602fc:	78 0b 00 86 	mvhi r11,0x86
  860300:	39 6b 05 dc 	ori r11,r11,0x5dc
  860304:	29 62 00 00 	lw r2,(r11+0)
msleep(t);
  860308:	34 01 00 12 	mvi r1,18



t=18;                                       //milisegundos señal low  
        
gpio0->write = 0x00;                        //señal de reset
  86030c:	58 40 00 04 	sw (r2+4),r0
msleep(t);
  860310:	fb ff ff e9 	calli 8602b4 <msleep>
gpio0->write = 0x40;                         
  860314:	29 62 00 00 	lw r2,(r11+0)
  860318:	34 03 00 40 	mvi r3,64
gpio0->dir=0x00;

irq_set_mask(0x04);
  86031c:	34 01 00 04 	mvi r1,4

t=18;                                       //milisegundos señal low  
        
gpio0->write = 0x00;                        //señal de reset
msleep(t);
gpio0->write = 0x40;                         
  860320:	58 43 00 04 	sw (r2+4),r3
gpio0->dir=0x00;
  860324:	58 40 00 08 	sw (r2+8),r0

irq_set_mask(0x04);
  860328:	fb ff ff 8c 	calli 860158 <irq_set_mask>


} 
  86032c:	2b 9d 00 04 	lw ra,(sp+4)
  860330:	2b 8b 00 08 	lw r11,(sp+8)
  860334:	37 9c 00 08 	addi sp,sp,8
  860338:	c3 a0 00 00 	ret

0086033c <nsleep>:
uint32_t nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1    
	timer0->compare1 = (FCPU/1000000)*nsec;
  86033c:	78 02 00 86 	mvhi r2,0x86
  860340:	38 42 05 e4 	ori r2,r2,0x5e4
  860344:	28 42 00 00 	lw r2,(r2+0)
  860348:	08 21 00 64 	muli r1,r1,100
  86034c:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
  860350:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
  860354:	34 01 00 08 	mvi r1,8
  860358:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
  86035c:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
  860360:	20 21 00 01 	andi r1,r1,0x1
  860364:	44 20 ff fe 	be r1,r0,86035c <nsleep+0x20>

  return timer0->counter1;
  860368:	28 41 00 14 	lw r1,(r2+20)
}
  86036c:	c3 a0 00 00 	ret

00860370 <m1sleep>:
void m1sleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer1->compare1 = (FCPU/1000)*msec;
  860370:	78 04 00 86 	mvhi r4,0x86
  860374:	38 84 05 cc 	ori r4,r4,0x5cc
  860378:	28 83 00 00 	lw r3,(r4+0)
  86037c:	78 02 00 86 	mvhi r2,0x86
  860380:	38 42 05 e0 	ori r2,r2,0x5e0
  860384:	28 42 00 00 	lw r2,(r2+0)
  860388:	88 23 08 00 	mul r1,r1,r3
  86038c:	58 41 00 10 	sw (r2+16),r1
	timer1->counter1 = 0;
  860390:	58 40 00 14 	sw (r2+20),r0
	timer1->tcr1 = TIMER_EN;
  860394:	34 01 00 08 	mvi r1,8
  860398:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer1->tcr1;
  86039c:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
  8603a0:	20 21 00 01 	andi r1,r1,0x1
  8603a4:	44 20 ff fe 	be r1,r0,86039c <m1sleep+0x2c>
}
  8603a8:	c3 a0 00 00 	ret

008603ac <flancopos>:

void flancopos()                                // devuelve el valor del flanco negativo
{
	uint32_t tcr;
	// Use timer0.1
	timer0->counter1 = 0;                       // pone el contador en 0 
  8603ac:	78 01 00 86 	mvhi r1,0x86
  8603b0:	38 21 05 e4 	ori r1,r1,0x5e4
  8603b4:	28 21 00 00 	lw r1,(r1+0)
	timer0->tcr1 = TIMER_EN;                    // habilita el timer 0 
  8603b8:	34 02 00 08 	mvi r2,8

void flancopos()                                // devuelve el valor del flanco negativo
{
	uint32_t tcr;
	// Use timer0.1
	timer0->counter1 = 0;                       // pone el contador en 0 
  8603bc:	58 20 00 14 	sw (r1+20),r0
	timer0->tcr1 = TIMER_EN;                    // habilita el timer 0 
  8603c0:	58 22 00 0c 	sw (r1+12),r2
                 
   
}
  8603c4:	c3 a0 00 00 	ret

008603c8 <flanconeg>:
uint32_t flanconeg()                                // devuelve el valor del flanco positivo
{
	uint32_t tiempo;
	// Use timer0.1
        timer0->tcr1 = 0;                           // pone tcrq del timer 0 en cero  
  8603c8:	78 01 00 86 	mvhi r1,0x86
  8603cc:	38 21 05 e4 	ori r1,r1,0x5e4
  8603d0:	28 21 00 00 	lw r1,(r1+0)
  8603d4:	58 20 00 0c 	sw (r1+12),r0
       	
	return timer0->counter1;                    // devuelve el contador1 del timer0    
  8603d8:	28 21 00 14 	lw r1,(r1+20)
	
}
  8603dc:	c3 a0 00 00 	ret

008603e0 <tic_init>:


void tic_init()
{
	// Setup timer0.0
	timer0->compare0 = (FCPU/1000)*500;
  8603e0:	78 01 00 86 	mvhi r1,0x86
  8603e4:	78 03 00 86 	mvhi r3,0x86
  8603e8:	38 21 05 e4 	ori r1,r1,0x5e4
  8603ec:	38 63 05 d0 	ori r3,r3,0x5d0
  8603f0:	28 21 00 00 	lw r1,(r1+0)
  8603f4:	28 62 00 00 	lw r2,(r3+0)
  8603f8:	58 22 00 04 	sw (r1+4),r2
	timer0->counter0 = 0;
  8603fc:	58 20 00 08 	sw (r1+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
  860400:	34 02 00 0e 	mvi r2,14
  860404:	58 22 00 00 	sw (r1+0),r2
}
  860408:	c3 a0 00 00 	ret

0086040c <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
  86040c:	c3 a0 00 00 	ret

00860410 <prueba1>:
         }          

}

void prueba1()                         // genera un tren de pulsos flanco positivo y negativo 4 ms
{
  860410:	37 9c ff f8 	addi sp,sp,-8
  860414:	5b 8b 00 08 	sw (sp+8),r11
  860418:	5b 9d 00 04 	sw (sp+4),ra
      gpio0->write=0x00;   
  86041c:	78 0b 00 86 	mvhi r11,0x86
  860420:	39 6b 05 dc 	ori r11,r11,0x5dc
  860424:	29 62 00 00 	lw r2,(r11+0)
      msleep(19);
  860428:	34 01 00 13 	mvi r1,19

}

void prueba1()                         // genera un tren de pulsos flanco positivo y negativo 4 ms
{
      gpio0->write=0x00;   
  86042c:	58 40 00 04 	sw (r2+4),r0
      msleep(19);
  860430:	fb ff ff a1 	calli 8602b4 <msleep>
      gpio0->write=0x01;
  860434:	29 62 00 00 	lw r2,(r11+0)
  860438:	34 03 00 01 	mvi r3,1
      msleep(6);
  86043c:	34 01 00 06 	mvi r1,6

void prueba1()                         // genera un tren de pulsos flanco positivo y negativo 4 ms
{
      gpio0->write=0x00;   
      msleep(19);
      gpio0->write=0x01;
  860440:	58 43 00 04 	sw (r2+4),r3
      msleep(6);
  860444:	fb ff ff 9c 	calli 8602b4 <msleep>
}
  860448:	2b 9d 00 04 	lw ra,(sp+4)
  86044c:	2b 8b 00 08 	lw r11,(sp+8)
  860450:	37 9c 00 08 	addi sp,sp,8
  860454:	c3 a0 00 00 	ret

00860458 <uart_getchar>:
/***************************************************************************
 * UART Functions
 */

char uart_getchar()
{   
  860458:	78 01 00 86 	mvhi r1,0x86
  86045c:	38 21 05 d4 	ori r1,r1,0x5d4
  860460:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
  860464:	28 41 00 00 	lw r1,(r2+0)
  860468:	20 21 00 01 	andi r1,r1,0x1
  86046c:	44 20 ff fe 	be r1,r0,860464 <uart_getchar+0xc>
	return uart0->rxtx;
  860470:	28 41 00 04 	lw r1,(r2+4)
}
  860474:	20 21 00 ff 	andi r1,r1,0xff
  860478:	c3 a0 00 00 	ret

0086047c <uart_getint>:
int uart_getint()
{
  86047c:	78 01 00 86 	mvhi r1,0x86
  860480:	38 21 05 d4 	ori r1,r1,0x5d4
  860484:	28 22 00 00 	lw r2,(r1+0)
 while (! (uart0->ucr & UART_DR)) ;
  860488:	28 41 00 00 	lw r1,(r2+0)
  86048c:	20 21 00 01 	andi r1,r1,0x1
  860490:	44 20 ff fe 	be r1,r0,860488 <uart_getint+0xc>
	return uart0->rxtx;
  860494:	28 41 00 04 	lw r1,(r2+4)

}
  860498:	c3 a0 00 00 	ret

0086049c <uart_putchar1>:

void uart_putchar1(char f) //obtener caracter de la variable 
{
  86049c:	78 02 00 86 	mvhi r2,0x86
  8604a0:	38 42 05 d8 	ori r2,r2,0x5d8
  8604a4:	28 43 00 00 	lw r3,(r2+0)
  8604a8:	20 21 00 ff 	andi r1,r1,0xff
	while (uart1->ucr & UART_BUSY) ;
  8604ac:	28 62 00 00 	lw r2,(r3+0)
  8604b0:	20 42 00 10 	andi r2,r2,0x10
  8604b4:	5c 40 ff fe 	bne r2,r0,8604ac <uart_putchar1+0x10>
	uart1->rxtx = f;
  8604b8:	58 61 00 04 	sw (r3+4),r1
}
  8604bc:	c3 a0 00 00 	ret

008604c0 <uart_getchar1>:

char uart_getchar1()
{   
  8604c0:	78 01 00 86 	mvhi r1,0x86
  8604c4:	38 21 05 d8 	ori r1,r1,0x5d8
  8604c8:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart1->ucr & UART_DR)) ;
  8604cc:	28 41 00 00 	lw r1,(r2+0)
  8604d0:	20 21 00 01 	andi r1,r1,0x1
  8604d4:	44 20 ff fe 	be r1,r0,8604cc <uart_getchar1+0xc>
	return uart1->rxtx;
  8604d8:	28 41 00 04 	lw r1,(r2+4)
}
  8604dc:	20 21 00 ff 	andi r1,r1,0xff
  8604e0:	c3 a0 00 00 	ret

008604e4 <uart_putchar>:

void uart_putchar(char c)
{
  8604e4:	78 02 00 86 	mvhi r2,0x86
  8604e8:	38 42 05 d4 	ori r2,r2,0x5d4
  8604ec:	28 43 00 00 	lw r3,(r2+0)
  8604f0:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
  8604f4:	28 62 00 00 	lw r2,(r3+0)
  8604f8:	20 42 00 10 	andi r2,r2,0x10
  8604fc:	5c 40 ff fe 	bne r2,r0,8604f4 <uart_putchar+0x10>
	uart0->rxtx = c;
  860500:	58 61 00 04 	sw (r3+4),r1
}
  860504:	c3 a0 00 00 	ret

00860508 <uart_putint>:
void uart_putint(int d)
{
  860508:	78 02 00 86 	mvhi r2,0x86
  86050c:	38 42 05 d4 	ori r2,r2,0x5d4
  860510:	28 43 00 00 	lw r3,(r2+0)
	while (uart0->ucr & UART_BUSY) ;
  860514:	28 62 00 00 	lw r2,(r3+0)
  860518:	20 42 00 10 	andi r2,r2,0x10
  86051c:	5c 40 ff fe 	bne r2,r0,860514 <uart_putint+0xc>
	uart0->rxtx = d;
  860520:	58 61 00 04 	sw (r3+4),r1
}
  860524:	c3 a0 00 00 	ret

00860528 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
  860528:	40 24 00 00 	lbu r4,(r1+0)
  86052c:	44 80 00 0b 	be r4,r0,860558 <uart_putstr+0x30>
  860530:	78 02 00 86 	mvhi r2,0x86
  860534:	38 42 05 d4 	ori r2,r2,0x5d4
  860538:	28 43 00 00 	lw r3,(r2+0)
	return uart1->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
  86053c:	28 62 00 00 	lw r2,(r3+0)
  860540:	20 42 00 10 	andi r2,r2,0x10
  860544:	5c 40 ff fe 	bne r2,r0,86053c <uart_putstr+0x14>
	uart0->rxtx = c;
  860548:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
  86054c:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
  860550:	40 24 00 00 	lbu r4,(r1+0)
  860554:	5c 82 ff fa 	bne r4,r2,86053c <uart_putstr+0x14>
  860558:	c3 a0 00 00 	ret

0086055c <prueba>:
/***************************************************************************
 * GPIO Funciones pruebas
 */

void prueba()                          // Si se activa el pin6 del GPIO prenda el led1
{ 
  86055c:	37 9c ff f4 	addi sp,sp,-12
  860560:	5b 8b 00 0c 	sw (sp+12),r11
  860564:	5b 8c 00 08 	sw (sp+8),r12
  860568:	5b 9d 00 04 	sw (sp+4),ra
     uint32_t out1;
     uint32_t entrada;
                          
     entrada = gpio0->read;
  86056c:	78 0b 00 86 	mvhi r11,0x86
  860570:	39 6b 05 dc 	ori r11,r11,0x5dc
  860574:	29 62 00 00 	lw r2,(r11+0)
     uart_putstr('a');
  860578:	34 01 00 61 	mvi r1,97
void prueba()                          // Si se activa el pin6 del GPIO prenda el led1
{ 
     uint32_t out1;
     uint32_t entrada;
                          
     entrada = gpio0->read;
  86057c:	28 4c 00 00 	lw r12,(r2+0)
     uart_putstr('a');
  860580:	fb ff ff ea 	calli 860528 <uart_putstr>
     gpio0->write=0x00;   
  860584:	29 61 00 00 	lw r1,(r11+0)
                        
      if(entrada==0x40)
  860588:	34 02 00 40 	mvi r2,64
     uint32_t out1;
     uint32_t entrada;
                          
     entrada = gpio0->read;
     uart_putstr('a');
     gpio0->write=0x00;   
  86058c:	58 20 00 04 	sw (r1+4),r0
                        
      if(entrada==0x40)
  860590:	45 82 00 06 	be r12,r2,8605a8 <prueba+0x4c>
            out1 = 0x01;
            gpio0->write = out1;                     
            msleep(100);
         }          

}
  860594:	2b 9d 00 04 	lw ra,(sp+4)
  860598:	2b 8b 00 0c 	lw r11,(sp+12)
  86059c:	2b 8c 00 08 	lw r12,(sp+8)
  8605a0:	37 9c 00 0c 	addi sp,sp,12
  8605a4:	c3 a0 00 00 	ret
     gpio0->write=0x00;   
                        
      if(entrada==0x40)
         {
            out1 = 0x01;
            gpio0->write = out1;                     
  8605a8:	34 02 00 01 	mvi r2,1
  8605ac:	58 22 00 04 	sw (r1+4),r2
            msleep(100);
  8605b0:	34 01 00 64 	mvi r1,100
  8605b4:	fb ff ff 40 	calli 8602b4 <msleep>
         }          

}
  8605b8:	2b 9d 00 04 	lw ra,(sp+4)
  8605bc:	2b 8b 00 0c 	lw r11,(sp+12)
  8605c0:	2b 8c 00 08 	lw r12,(sp+8)
  8605c4:	37 9c 00 0c 	addi sp,sp,12
  8605c8:	c3 a0 00 00 	ret
