#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Wed Mar 15 09:41:16 2023
# Process ID: 21012
# Current directory: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16572 C:\Users\vojte\digital-electronics-1\05-ffs\flip_flops\flip_flops.xpr
# Log file: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/vivado.log
# Journal file: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops\vivado.jou
#-----------------------------------------------------------
start_openopen_project C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.Scanning sources...
FiniFinished scanning sourINFOINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFOexit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 09:41:49 2023...
data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.148 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ff_rst_vlog.prj"
"xvhdl --incr --relax -prj tb_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
"xelab -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto b51d6ebfe36e45f4bc31ec674ec0311b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip -L xpm --snapshot tb_ff_rst_behav xil_defaultlib.tb_ff_rst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture testbench of entity xil_defaultlib.tb_ff_rst
Built simulation snapshot tb_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_ff_rst} -tclbatch {tb_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
source tb_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200 ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
Note: Stimulus process finished
Time: 171 ns  Iteration: 0  Process: /tb_ff_rst/p_stimulus  File: C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200 ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1106.148 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: top
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
WARNING: [Device 21-713] Unknown Tile Type, SLL, given for group, SLL
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.223 ; gain = 251.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (1#1) [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2059.930 ; gain = 327.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.434 ; gain = 330.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.434 ; gain = 330.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2063.434 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3592.719 ; gain = 1859.895
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3592.719 ; gain = 2486.570
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_top.vhd w ]
add_files -fileset sim_1 C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_top.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_top.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_top.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb-top.vhd w ]
add_files -fileset sim_1 C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb-top.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb-top.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/vojte/digital-electronics-1/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb-top.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 09:56:42 2023...
