INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clayt/repos/ECEN248/Lab 10/Lab 10.srcs/sources_1/new/combination_lock_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combination_lock_fsm
WARNING: [VRFC 10-3676] redeclaration of ansi port 'nextState' is not allowed [C:/Users/Clayt/repos/ECEN248/Lab 10/Lab 10.srcs/sources_1/new/combination_lock_fsm.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clayt/repos/ECEN248/Lab 10/Lab 10.srcs/sources_1/new/combination_lock_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combination_lock_fsm_tb
