// Seed: 1103704142
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output tri id_2,
    output supply1 id_3,
    output supply1 id_4
    , id_23,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output tri id_10,
    output uwire id_11,
    input uwire id_12,
    input wor id_13,
    output wor id_14,
    input uwire id_15,
    output supply1 id_16,
    input tri1 id_17,
    output tri id_18,
    input wand id_19,
    input supply1 id_20,
    output wand id_21
);
  id_24(
      id_13 | 1 | 1 | id_17 | id_7 | 1, 1'b0
  );
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2
    , id_13,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11
);
  wand id_14, id_15, id_16;
  always @(id_6, posedge id_14) id_14 = 1;
  wire id_17;
  wire id_18;
  module_0(
      id_4,
      id_2,
      id_0,
      id_15,
      id_14,
      id_14,
      id_14,
      id_5,
      id_0,
      id_10,
      id_10,
      id_16,
      id_16,
      id_2,
      id_10,
      id_11,
      id_16,
      id_1,
      id_14,
      id_4,
      id_6,
      id_16
  );
endmodule
