```verilog
module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output reg [31:0] out
);

    reg [31:0] prev_in;

    always @(posedge clk) begin
        if (reset) begin
            out <= 32'b0;  // Reset all output bits
        end else begin
            // Capture the transition from 1 to 0
            out <= out | (prev_in & ~in);
        end
        // Update previous input for the next cycle
        prev_in <= in;
    end

endmodule
```