# Event-Driven Logic Simulator

An **event-driven simulator** for gate-level digital circuits.  
The tool uses the **HCM â€“ Hierarchical Connectivity Model** library to parse and flatten Verilog netlists, simulate them over time with event scheduling, and produce waveform outputs (VCD format).

> âš ï¸ Note: This repository contains **only my implementation and report**.  
> Standard cell libraries, test benches, and course-provided materials are **not included**.  
> To run the simulator, place your own Verilog benchmarks under `examples/`.

---

## ğŸ“‘ Overview

- Implements an **event-driven simulation kernel**:  
  - Uses a **priority queue** of scheduled events (time, signal changes).  
  - At each step, events are popped in chronological order, updating affected nodes.  
  - Gates are evaluated lazily only when inputs change.  

- Supports:
  - **Structural Verilog parsing** via HCM.  
  - Logic primitives (AND, OR, NAND, NOR, INV, BUF, XOR).  
  - Constant sources (VDD, VSS).  
  - Dumping signal transitions into a **VCD file** for waveform inspection.  

- Output can be viewed in waveform viewers such as **GTKWave**.

---

## ğŸ“‚ Project Structure

```
event-driven-sim/
â”œâ”€ docs/
â”‚ â””â”€ HW2.pdf # My report
â”œâ”€ src/
â”‚ â”œâ”€ HW2ex1.cc # My implementation (uses HCM)
â”‚ â””â”€ Makefile # Build script
â”œâ”€ submission/
â”‚ â””â”€ wet02_313551186_207910738.tar.gz # Original submission archive
â”œâ”€ examples/
â”‚ â””â”€ (optional) place benchmark netlists here if you have access
â”œâ”€ .gitignore
â”œâ”€ LICENSE
â””â”€ README.md
```

> **Note:** Standard cell libraries and Verilog test files from the assignment are **not included**.  
> If you have access, put them under `examples/` before running.

---

## âš™ï¸ Build Instructions

This project assumes HCM headers and libraries are installed on your system.

```bash
cd src
make
```
This will compile the simulator using the provided Makefile.

---

## â–¶ï¸ Usage

Run the simulator on a given netlist and testbench:
```bash
./event_sim <top_module> stdcell.v design.v testbench.v
```

The program will:
1. Parse and flatten the design with HCM.
2. Schedule and process events over time.
3. Write signal transitions into output.vcd.

You can then view results with GTKWave:
```bash
gtkwave output.vcd
```

---

## ğŸ”‘ Dependencies

- **HCM â€“ Hierarchical Connectivity Model:**
Library used for netlist parsing and connectivity.
Documentation: https://focused-lalande-5a6539.netlify.app/index.html
