{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676615930963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676615930963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 14:38:50 2023 " "Processing started: Fri Feb 17 14:38:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676615930963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615930963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relay_feedback_osc -c relay_feedback_osc " "Command: quartus_map --read_settings_files=on --write_settings_files=off relay_feedback_osc -c relay_feedback_osc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615930963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676615931412 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_display.v(167) " "Verilog HDL information at LCD_display.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676615941015 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_display.v(427) " "Verilog HDL information at LCD_display.v(427): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 427 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676615941016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display " "Found entity 1: LCD_display" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ico.v 1 1 " "Found 1 design units, including 1 entities, in source file ico.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICO " "Found entity 1: ICO" {  } { { "ICO.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/ICO.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941019 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 relay_feedback_osc.v(533) " "Verilog HDL Expression warning at relay_feedback_osc.v(533): truncated literal to match 4 bits" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 533 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676615941021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_lock LCD_LOCK relay_feedback_osc.v(435) " "Verilog HDL Declaration information at relay_feedback_osc.v(435): object \"LCD_lock\" differs only in case from object \"LCD_LOCK\" in the same scope" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 435 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676615941022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relay_feedback_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file relay_feedback_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 relay_feedback_osc " "Found entity 1: relay_feedback_osc" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_pulses_pwm2.v 1 1 " "Found 1 design units, including 1 entities, in source file three_pulses_pwm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_pulses_pwm2 " "Found entity 1: three_pulses_pwm2" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_by_n.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_by_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_N " "Found entity 1: divide_by_N" {  } { { "divide_by_N.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/divide_by_N.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divided_by_5_60duty.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divided_by_5_60duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divided_by_5_60duty " "Found entity 1: clk_divided_by_5_60duty" {  } { { "clk_divided_by_5_60duty.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_divided_by_5_60duty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_pulses_pwm3.v 1 1 " "Found 1 design units, including 1 entities, in source file three_pulses_pwm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_pulses_pwm3 " "Found entity 1: three_pulses_pwm3" {  } { { "three_pulses_pwm3.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tunable_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tunable_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 tunable_delay " "Found entity 1: tunable_delay" {  } { { "tunable_delay.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/tunable_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_detector3.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_detector3.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_detector3 " "Found entity 1: phase_detector3" {  } { { "phase_detector3.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/phase_detector3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpf60khz.v 1 1 " "Found 1 design units, including 1 entities, in source file bpf60khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPF60kHz " "Found entity 1: BPF60kHz" {  } { { "BPF60kHz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BPF60kHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7322.v 1 1 " "Found 1 design units, including 1 entities, in source file ad7322.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD7322 " "Found entity 1: AD7322" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfo2.v 1 1 " "Found 1 design units, including 1 entities, in source file rfo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFO2 " "Found entity 1: RFO2" {  } { { "RFO2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/RFO2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf1d25khz.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf1d25khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF1d25kHz " "Found entity 1: LPF1d25kHz" {  } { { "LPF1d25kHz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF1d25kHz.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF2 " "Found entity 1: LPF2" {  } { { "LPF2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf3.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF3 " "Found entity 1: LPF3" {  } { { "LPF3.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2 " "Found entity 1: BCD2" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf4.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF4 " "Found entity 1: LPF4" {  } { { "LPF4.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_12bit " "Found entity 1: divide_12bit" {  } { { "divide_12bit.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/divide_12bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF0 " "Found entity 1: LPF0" {  } { { "LPF0.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LPF0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.v(34) " "Verilog HDL information at LCD.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676615941051 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int LCD.v(70) " "Verilog HDL Declaration warning at LCD.v(70): \"int\" is SystemVerilog-2005 keyword" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 70 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1676615941052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(169) " "Verilog HDL Expression warning at LCD.v(169): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 169 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676615941052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(177) " "Verilog HDL Expression warning at LCD.v(177): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676615941052 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(336) " "Verilog HDL Expression warning at LCD.v(336): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 336 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676615941053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 LCD.v(338) " "Verilog HDL Expression warning at LCD.v(338): truncated literal to match 1 bits" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 338 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676615941053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT int LCD.v(50) " "Verilog HDL Declaration information at LCD.v(50): object \"INT\" differs only in case from object \"int\" in the same scope" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676615941054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relay_feedback_osc " "Elaborating entity \"relay_feedback_osc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676615941219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1d25MHz relay_feedback_osc.v(40) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(40): object \"clk1d25MHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk10kHz relay_feedback_osc.v(40) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(40): object \"clk10kHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk5kHz relay_feedback_osc.v(40) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(40): object \"clk5kHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk9Hz relay_feedback_osc.v(41) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(41): object \"clk9Hz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk0d3Hz relay_feedback_osc.v(41) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(41): object \"clk0d3Hz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transient relay_feedback_osc.v(72) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(72): object \"transient\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_1s relay_feedback_osc.v(74) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(74): object \"first_1s\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_1s relay_feedback_osc.v(74) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(74): object \"second_1s\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941223 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "third_1s relay_feedback_osc.v(74) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(74): object \"third_1s\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vo relay_feedback_osc.v(129) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(129): object \"Vo\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse340kHz relay_feedback_osc.v(142) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(142): object \"pulse340kHz\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse340kHz_d relay_feedback_osc.v(142) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(142): object \"pulse340kHz_d\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse340kHz_d2 relay_feedback_osc.v(142) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(142): object \"pulse340kHz_d2\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r relay_feedback_osc.v(373) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(373): object \"r\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum_VI_corrected relay_feedback_osc.v(382) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(382): object \"sum_VI_corrected\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "theta_n relay_feedback_osc.v(384) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(384): object \"theta_n\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941224 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_lock relay_feedback_osc.v(435) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(435): object \"LCD_lock\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941225 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_lock_count relay_feedback_osc.v(439) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(439): object \"LCD_lock_count\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941225 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lock_state relay_feedback_osc.v(465) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(465): object \"lock_state\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941225 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delta_d relay_feedback_osc.v(718) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(718): object \"delta_d\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941226 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse60kHz_d2 relay_feedback_osc.v(745) " "Verilog HDL or VHDL warning at relay_feedback_osc.v(745): object \"pulse60kHz_d2\" assigned a value but never read" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 745 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941227 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 relay_feedback_osc.v(594) " "Verilog HDL assignment warning at relay_feedback_osc.v(594): truncated value with size 32 to match size of target (1)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941238 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[3..0\] relay_feedback_osc.v(14) " "Output port \"LED\[3..0\]\" at relay_feedback_osc.v(14) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676615941248 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CS1 relay_feedback_osc.v(8) " "Output port \"CS1\" at relay_feedback_osc.v(8) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676615941248 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK1 relay_feedback_osc.v(8) " "Output port \"SCLK1\" at relay_feedback_osc.v(8) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676615941248 "|relay_feedback_osc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DIN1 relay_feedback_osc.v(8) " "Output port \"DIN1\" at relay_feedback_osc.v(8) has no driver" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676615941249 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[0\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[0\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941260 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[1\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[1\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941260 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[2\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[2\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941260 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[3\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[3\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[4\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[4\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[5\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[5\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[6\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[6\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[7\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[7\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[8\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[8\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[9\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[9\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[10\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[10\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[11\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[11\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[12\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[12\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[13\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[13\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sweep_freq\[14\] relay_feedback_osc.v(221) " "Inferred latch for \"sweep_freq\[14\]\" at relay_feedback_osc.v(221)" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941261 "|relay_feedback_osc"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator2.v 1 1 " "Using design file clk_generator2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_generator2 " "Found entity 1: clk_generator2" {  } { { "clk_generator2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_generator2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676615941331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator2 clk_generator2:U1 " "Elaborating entity \"clk_generator2\" for hierarchy \"clk_generator2:U1\"" {  } { { "relay_feedback_osc.v" "U1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_generator2.v(16) " "Verilog HDL assignment warning at clk_generator2.v(16): truncated value with size 32 to match size of target (3)" {  } { { "clk_generator2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_generator2.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941332 "|relay_feedback_osc|clk_generator2:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "pll100mhz.v 1 1 " "Using design file pll100mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100MHz " "Found entity 1: PLL100MHz" {  } { { "pll100mhz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676615941351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100MHz clk_generator2:U1\|PLL100MHz:U1 " "Elaborating entity \"PLL100MHz\" for hierarchy \"clk_generator2:U1\|PLL100MHz:U1\"" {  } { { "clk_generator2.v" "U1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/clk_generator2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\"" {  } { { "pll100mhz.v" "altpll_component" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\"" {  } { { "pll100mhz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component " "Instantiated megafunction \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL100MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL100MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615941423 ""}  } { { "pll100mhz.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/pll100mhz.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676615941423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll100mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll100mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100MHz_altpll " "Found entity 1: PLL100MHz_altpll" {  } { { "db/pll100mhz_altpll.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/pll100mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615941475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL100MHz_altpll clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated " "Elaborating entity \"PLL100MHz_altpll\" for hierarchy \"clk_generator2:U1\|PLL100MHz:U1\|altpll:altpll_component\|PLL100MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divided_by_5_60duty clk_divided_by_5_60duty:U2 " "Elaborating entity \"clk_divided_by_5_60duty\" for hierarchy \"clk_divided_by_5_60duty:U2\"" {  } { { "relay_feedback_osc.v" "U2" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF3 LPF3:U25 " "Elaborating entity \"LPF3\" for hierarchy \"LPF3:U25\"" {  } { { "relay_feedback_osc.v" "U25" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7322 AD7322:U3 " "Elaborating entity \"AD7322\" for hierarchy \"AD7322:U3\"" {  } { { "relay_feedback_osc.v" "U3" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch0_e AD7322.v(73) " "Verilog HDL or VHDL warning at AD7322.v(73): object \"ch0_e\" assigned a value but never read" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941500 "|relay_feedback_osc|AD7322:U3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch2_e AD7322.v(74) " "Verilog HDL or VHDL warning at AD7322.v(74): object \"ch2_e\" assigned a value but never read" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941500 "|relay_feedback_osc|AD7322:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AD7322.v(60) " "Verilog HDL assignment warning at AD7322.v(60): truncated value with size 32 to match size of target (1)" {  } { { "AD7322.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/AD7322.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941500 "|relay_feedback_osc|AD7322:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ICO ICO:U6_1 " "Elaborating entity \"ICO\" for hierarchy \"ICO:U6_1\"" {  } { { "relay_feedback_osc.v" "U6_1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_pulses_pwm2 three_pulses_pwm2:U7 " "Elaborating entity \"three_pulses_pwm2\" for hierarchy \"three_pulses_pwm2:U7\"" {  } { { "relay_feedback_osc.v" "U7" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff2 three_pulses_pwm2.v(94) " "Verilog HDL or VHDL warning at three_pulses_pwm2.v(94): object \"diff2\" assigned a value but never read" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941516 "|relay_feedback_osc|three_pulses_pwm2:U7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff3 three_pulses_pwm2.v(94) " "Verilog HDL or VHDL warning at three_pulses_pwm2.v(94): object \"diff3\" assigned a value but never read" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941516 "|relay_feedback_osc|three_pulses_pwm2:U7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 three_pulses_pwm2.v(112) " "Verilog HDL assignment warning at three_pulses_pwm2.v(112): truncated value with size 16 to match size of target (15)" {  } { { "three_pulses_pwm2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/three_pulses_pwm2.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941521 "|relay_feedback_osc|three_pulses_pwm2:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF1d25kHz LPF1d25kHz:U8 " "Elaborating entity \"LPF1d25kHz\" for hierarchy \"LPF1d25kHz:U8\"" {  } { { "relay_feedback_osc.v" "U8" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display LCD_display:U9 " "Elaborating entity \"LCD_display\" for hierarchy \"LCD_display:U9\"" {  } { { "relay_feedback_osc.v" "U9" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 LCD_display.v(63) " "Verilog HDL assignment warning at LCD_display.v(63): truncated value with size 32 to match size of target (23)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941545 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(341) " "Verilog HDL Case Statement warning at LCD_display.v(341): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676615941564 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA0 LCD_display.v(340) " "Verilog HDL Always Construct warning at LCD_display.v(340): inferring latch(es) for variable \"ROM_DATA0\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676615941564 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(362) " "Verilog HDL Case Statement warning at LCD_display.v(362): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 362 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676615941564 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA1 LCD_display.v(361) " "Verilog HDL Always Construct warning at LCD_display.v(361): inferring latch(es) for variable \"ROM_DATA1\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676615941564 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(382) " "Verilog HDL Case Statement warning at LCD_display.v(382): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 382 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676615941564 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA2 LCD_display.v(381) " "Verilog HDL Always Construct warning at LCD_display.v(381): inferring latch(es) for variable \"ROM_DATA2\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676615941565 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_display.v(402) " "Verilog HDL Case Statement warning at LCD_display.v(402): incomplete case statement has no default case item" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 402 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676615941565 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM_DATA3 LCD_display.v(401) " "Verilog HDL Always Construct warning at LCD_display.v(401): inferring latch(es) for variable \"ROM_DATA3\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676615941565 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_display.v(439) " "Verilog HDL assignment warning at LCD_display.v(439): truncated value with size 32 to match size of target (2)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941565 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(523) " "Verilog HDL assignment warning at LCD_display.v(523): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941566 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(544) " "Verilog HDL assignment warning at LCD_display.v(544): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941566 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(566) " "Verilog HDL assignment warning at LCD_display.v(566): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941566 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(587) " "Verilog HDL assignment warning at LCD_display.v(587): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941566 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_display.v(610) " "Verilog HDL assignment warning at LCD_display.v(610): truncated value with size 32 to match size of target (5)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941566 "|relay_feedback_osc|LCD_display:U9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCM_RW LCD_display.v(17) " "Output port \"LCM_RW\" at LCD_display.v(17) has no driver" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676615941581 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[0\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[0\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941606 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[1\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[1\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[2\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[2\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[3\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[3\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[4\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[4\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[5\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[5\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[6\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[6\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA3\[7\] LCD_display.v(401) " "Inferred latch for \"ROM_DATA3\[7\]\" at LCD_display.v(401)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[0\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[0\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[1\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[1\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[2\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[2\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[3\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[3\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[4\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[4\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[5\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[5\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941607 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[6\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[6\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA2\[7\] LCD_display.v(381) " "Inferred latch for \"ROM_DATA2\[7\]\" at LCD_display.v(381)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[0\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[0\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[1\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[1\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[2\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[2\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[3\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[3\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[4\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[4\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[5\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[5\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[6\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[6\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA1\[7\] LCD_display.v(361) " "Inferred latch for \"ROM_DATA1\[7\]\" at LCD_display.v(361)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 361 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[0\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[0\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941608 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[1\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[1\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941609 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[2\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[2\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941609 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[3\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[3\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941609 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[4\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[4\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941609 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[5\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[5\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941609 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[6\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[6\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941609 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROM_DATA0\[7\] LCD_display.v(340) " "Inferred latch for \"ROM_DATA0\[7\]\" at LCD_display.v(340)" {  } { { "LCD_display.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615941609 "|relay_feedback_osc|LCD_display:U9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD LCD_display:U9\|BCD:U11 " "Elaborating entity \"BCD\" for hierarchy \"LCD_display:U9\|BCD:U11\"" {  } { { "LCD_display.v" "U11" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(17) " "Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941679 "|relay_feedback_osc|LCD_display:U9|BCD:U11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(18) " "Verilog HDL assignment warning at BCD.v(18): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941680 "|relay_feedback_osc|LCD_display:U9|BCD:U11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941681 "|relay_feedback_osc|LCD_display:U9|BCD:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2 LCD_display:U9\|BCD2:U14 " "Elaborating entity \"BCD2\" for hierarchy \"LCD_display:U9\|BCD2:U14\"" {  } { { "LCD_display.v" "U14" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD_display.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(17) " "Verilog HDL assignment warning at BCD2.v(17): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941688 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(18) " "Verilog HDL assignment warning at BCD2.v(18): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941689 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(19) " "Verilog HDL assignment warning at BCD2.v(19): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941689 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(20) " "Verilog HDL assignment warning at BCD2.v(20): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941690 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD2.v(21) " "Verilog HDL assignment warning at BCD2.v(21): truncated value with size 32 to match size of target (4)" {  } { { "BCD2.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/BCD2.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941692 "|relay_feedback_osc|LCD_display:U9|BCD2:U14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:LCD1 " "Elaborating entity \"LCD\" for hierarchy \"LCD:LCD1\"" {  } { { "relay_feedback_osc.v" "LCD1" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1O5Hz LCD.v(29) " "Verilog HDL or VHDL warning at LCD.v(29): object \"clk_1O5Hz\" assigned a value but never read" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941709 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data LCD.v(71) " "Verilog HDL or VHDL warning at LCD.v(71): object \"data\" assigned a value but never read" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676615941710 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 11 LCD.v(115) " "Verilog HDL assignment warning at LCD.v(115): truncated value with size 15 to match size of target (11)" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941712 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 LCD.v(139) " "Verilog HDL assignment warning at LCD.v(139): truncated value with size 5 to match size of target (4)" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941714 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LCD.v(434) " "Verilog HDL assignment warning at LCD.v(434): truncated value with size 32 to match size of target (20)" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676615941734 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "position_out LCD.v(6) " "Output port \"position_out\" at LCD.v(6) has no driver" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1676615941792 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out0_1 out0 LCD.v(4) " "Bidirectional port \"out0\" at LCD.v(4) has a one-way connection to bidirectional port \"out0_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941903 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out1_1 out1 LCD.v(4) " "Bidirectional port \"out1\" at LCD.v(4) has a one-way connection to bidirectional port \"out1_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941903 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out2_1 out2 LCD.v(4) " "Bidirectional port \"out2\" at LCD.v(4) has a one-way connection to bidirectional port \"out2_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941903 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out3_1 out3 LCD.v(4) " "Bidirectional port \"out3\" at LCD.v(4) has a one-way connection to bidirectional port \"out3_1\"" {  } { { "LCD.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/LCD.v" 4 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615941903 "|relay_feedback_osc|LCD:LCD1"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Inferred dual-clock RAM node \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676615942120 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Inferred altsyncram megafunction from the following design logic: \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676615942121 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676615942121 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676615942121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615942211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615942224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1 " "Instantiated megafunction \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676615942224 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676615942224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvc1 " "Found entity 1: altsyncram_qvc1" {  } { { "db/altsyncram_qvc1.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/altsyncram_qvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615942270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615942270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvc1 LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\|altsyncram_qvc1:auto_generated " "Elaborating entity \"altsyncram_qvc1\" for hierarchy \"LCD:LCD1\|altsyncram:true_map_current\[0\]\[15\]__1\|altsyncram_qvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615942271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t624.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t624.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t624 " "Found entity 1: altsyncram_t624" {  } { { "db/altsyncram_t624.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/altsyncram_t624.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615944705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615944705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615944906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615944906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgi " "Found entity 1: cntr_pgi" {  } { { "db/cntr_pgi.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_pgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ugi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ugi " "Found entity 1: cntr_ugi" {  } { { "db/cntr_ugi.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_ugi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615945560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615945560 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615946053 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676615946184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.17.14:39:10 Progress: Loading slda5d0cf92/alt_sld_fab_wrapper_hw.tcl " "2023.02.17.14:39:10 Progress: Loading slda5d0cf92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615950078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615952322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615952480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615954566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615954671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615954781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615954911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615954911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615954911 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676615955621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda5d0cf92/alt_sld_fab.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615955841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615955841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615955931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615955931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615955941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615955941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615956021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615956021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615956111 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615956111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615956111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/db/ip/slda5d0cf92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676615956171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615956171 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676615978249 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_out0 " "Inserted always-enabled tri-state buffer between \"LCD_out0\" and its non-tri-state driver." {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1676615978369 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_out2 " "Inserted always-enabled tri-state buffer between \"LCD_out2\" and its non-tri-state driver." {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1676615978369 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_out3 " "Inserted always-enabled tri-state buffer between \"LCD_out3\" and its non-tri-state driver." {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1676615978369 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1676615978369 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_out0 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_out0\" is moved to its source" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1676615978379 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_out2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_out2\" is moved to its source" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1676615978379 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_out3 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_out3\" is moved to its source" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1676615978379 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1676615978379 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_out0~synth " "Node \"LCD_out0~synth\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676615985156 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_out2~synth " "Node \"LCD_out2~synth\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676615985156 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_out3~synth " "Node \"LCD_out3~synth\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 788 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676615985156 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676615985156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alarm GND " "Pin \"alarm\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|alarm"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fault GND " "Pin \"fault\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|fault"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS1 GND " "Pin \"CS1\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|CS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK1 GND " "Pin \"SCLK1\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|SCLK1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN1 GND " "Pin \"DIN1\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|DIN1"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_INT VCC " "Pin \"LCD_INT\" is stuck at VCC" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 787 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|LCD_INT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_PD VCC " "Pin \"LCD_PD\" is stuck at VCC" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 787 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|LCD_PD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_data_MAX\[13\] GND " "Pin \"TX_data_MAX\[13\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 472 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|TX_data_MAX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_data_MAX\[14\] GND " "Pin \"TX_data_MAX\[14\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 472 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|TX_data_MAX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_data_MAX\[15\] GND " "Pin \"TX_data_MAX\[15\]\" is stuck at GND" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 472 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676615985166 "|relay_feedback_osc|TX_data_MAX[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676615985166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615985395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676615992322 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676615992482 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676615992482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615992841 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676615993641 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676615993641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615993791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.map.smsg " "Generated suppressed messages file C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615994411 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 143 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 143 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1676615995490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676615995580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676615995580 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676615996060 "|relay_feedback_osc|SW2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOUT1 " "No output dependent on input pin \"DOUT1\"" {  } { { "relay_feedback_osc.v" "" { Text "C:/NSTYSU/NSYSU lab cutting/ones/Freq_locking_control_2023_0203/relay_feedback_osc.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676615996060 "|relay_feedback_osc|DOUT1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676615996060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7084 " "Implemented 7084 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676615996060 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676615996060 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1676615996060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6936 " "Implemented 6936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676615996060 ""} { "Info" "ICUT_CUT_TM_RAMS" "71 " "Implemented 71 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676615996060 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1676615996060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676615996060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676615996110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 14:39:56 2023 " "Processing ended: Fri Feb 17 14:39:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676615996110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676615996110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676615996110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676615996110 ""}
