timestamp 1492485052
version 8.1
tech scmos
style AMI0.5um(amic5)from:T24H
scale 1000 1 30
resistclasses 82200 105200 808000 808000 1 22000 40300 40300 90 90 50
use xor2_2x xor2_2x_0 1 0 6 0 1 1214
use xor2_2x xor2_2x_1 1 0 70 0 1 994
use shift_source_gen shift_source_gen_0 1 0 -74 0 1 0
use xor2_2x xor2_2x_2 1 0 118 0 1 884
use log_shifter log_shifter_0 1 0 112 0 1 0
node "z0" 0 891.6 -28 40 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 174 70
node "z1" 0 775.8 -28 150 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 174 70
node "z2" 0 696.6 -29 260 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 174 70
node "z3" 0 528 -28 370 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 174 70
node "a0" 0 444 -122 65 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "s0xor" 2 3120 142 874 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172 102 276 104
node "m2_126_878#" 1 2337.6 126 878 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 156 94 132 56
node "s0" 2 2954.4 158 916 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 304 160 0 0
node "m2_94_984#" 1 2828.4 94 984 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152 92 276 104
node "m2_78_988#" 1 2300.4 78 988 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152 92 132 56
node "s1" 2 2880 110 1026 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 296 156 0 0
node "a1" 0 444 -129 175 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a2" 0 444 -136 285 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a3" 0 444 -143 395 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a4" 0 444 -150 505 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a5" 0 444 -157 615 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "m2_30_1204#" 1 3008.4 30 1204 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160 96 276 104
node "m2_14_1207#" 1 2374.8 14 1207 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160 96 132 56
node "s2" 2 2805.6 46 1246 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 288 152 0 0
node "a6" 0 444 -164 725 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a7" 0 444 -171 812 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "m2_n2_1524#" 20 33536.4 -2 1524 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3192 1628 876 328
node "m1_n49_0#" 2 8899.2 -49 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y0" 0 628.8 165 42 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "z4" 10 14582.1 -1 50 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 1740 878 182 74
node "m1_n44_90#" 2 8899.2 -44 90 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n42_110#" 2 8899.2 -42 110 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y1" 0 628.8 165 152 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "z5" 11 16130.1 -29 160 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120 68 1740 878 182 74
node "m1_n45_200#" 2 8899.2 -45 200 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n43_220#" 2 8899.2 -43 220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y2" 0 628.8 165 262 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "z6" 11 15714 -22 270 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92 54 1740 878 174 70
node "m1_n43_310#" 2 8899.2 -43 310 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n44_330#" 2 8899.2 -44 330 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y3" 0 628.8 165 372 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n47_420#" 2 8899.2 -47 420 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n42_440#" 2 8899.2 -42 440 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y4" 0 628.8 165 482 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n41_530#" 2 8899.2 -41 530 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n40_550#" 2 8899.2 -40 550 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y5" 0 628.8 165 592 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n40_640#" 2 8899.2 -40 640 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n40_660#" 2 8899.2 -40 660 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y6" 0 628.8 165 702 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n40_750#" 2 8899.2 -40 750 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n41_770#" 2 8899.2 -41 770 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "y7" 0 628.8 165 812 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "z7" 11 16332 -47 810 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76 54 1756 894 336 110
node "m1_n41_860#" 2 8899.2 -41 860 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "z8" 11 16115.4 -47 920 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48 40 1756 894 336 110
node "m1_n40_970#" 2 8899.2 -40 970 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "z9" 11 16408.2 -47 1030 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 32 1756 894 348 116
node "m1_n41_1080#" 2 8899.2 -41 1080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 288 0 0 0 0
node "m1_n44_1100#" 1 3418.2 -44 1100 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 392 114 0 0 0 0
node "z10" 11 17215.8 -29 710 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132 82 1764 890 186 74
node "m1_n45_1190#" 1 3418.2 -45 1190 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 392 114 0 0 0 0
node "m1_n44_1210#" 1 3418.2 -44 1210 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 392 114 0 0 0 0
node "z11" 11 16473.6 -26 1257 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120 76 1764 890 0 0
node "m1_n41_1300#" 1 3418.2 -41 1300 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 392 114 0 0 0 0
node "z12" 11 16473.6 -26 1367 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120 76 1764 890 0 0
node "z13" 11 16823.4 -26 1477 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 124 78 1764 890 0 0
node "m1_n47_1540#" 1 3229.2 -47 1540 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368 108 0 0 0 0
node "z14" 11 17014.8 -28 1582 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 32 1760 896 198 78
node "m1_n47_1630#" 1 3229.2 -47 1630 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368 108 0 0 0 0
node "arith" 0 628.8 47 1644 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
equiv "arith" "arith"
node "right" 0 628.8 -10 1644 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
cap "z8" "m1_n40_660#" 433.44
cap "z7" "m1_n47_420#" 433.44
cap "z5" "m1_n41_530#" 433.44
cap "z2" "z4" 253.56
cap "z11" "m1_n41_860#" 433.44
cap "z6" "z4" 606
cap "z8" "m1_n41_530#" 433.44
cap "z8" "m1_n40_750#" 433.44
cap "z11" "m1_n44_1210#" 433.44
cap "m1_n41_1300#" "z12" 433.44
cap "m1_n42_440#" "z5" 433.44
cap "z12" "m1_n44_1210#" 433.44
cap "z11" "z9" 612.36
cap "z11" "m1_n44_1100#" 433.44
cap "z10" "m1_n41_860#" 433.44
cap "z12" "m1_n44_1100#" 433.44
cap "m1_n40_550#" "z7" 433.44
cap "z12" "z9" 612.36
cap "z10" "m1_n44_1100#" 433.44
cap "z10" "z9" 612.36
cap "m1_n42_440#" "z4" 433.44
cap "z11" "m1_n40_970#" 433.44
cap "m1_n44_90#" "z4" 433.44
cap "m2_n2_1524#" "m1_n41_1080#" 433.44
cap "z13" "m1_n45_1190#" 433.44
cap "z10" "z7" 730.8
cap "z8" "m1_n41_860#" 433.44
cap "z12" "m1_n40_970#" 433.44
cap "z6" "m1_n40_660#" 433.44
cap "m1_n40_640#" "z8" 433.44
cap "z10" "m1_n40_970#" 433.44
cap "z14" "m1_n45_1190#" 433.44
cap "z6" "m1_n41_530#" 433.44
cap "z8" "z9" 290.22
cap "z7" "z5" 409.44
cap "z6" "m1_n42_440#" 433.44
cap "z8" "z7" 455.28
cap "m1_n41_1300#" "z13" 433.44
cap "z5" "m1_n45_200#" 433.44
cap "z13" "m1_n44_1210#" 433.44
cap "z7" "z4" 566.52
cap "m1_n41_1300#" "z14" 433.44
cap "z13" "m1_n44_1100#" 433.44
cap "z5" "m1_n47_420#" 433.44
cap "z14" "m1_n44_1210#" 433.44
cap "z11" "z10" 409.44
cap "z4" "m1_n45_200#" 433.44
cap "m1_n44_330#" "z5" 433.44
cap "m1_n40_640#" "z6" 433.44
cap "z12" "z10" 409.44
cap "z4" "m1_n42_110#" 433.44
cap "m2_n2_1524#" "m2_94_984#" 409.44
cap "z6" "z9" 305.52
cap "z4" "m1_n47_420#" 433.44
cap "m1_n41_770#" "z9" 433.44
cap "m1_n40_550#" "z5" 433.44
cap "z9" "m1_n40_660#" 433.44
cap "z8" "m1_n40_550#" 433.44
cap "z6" "z7" 409.44
cap "z4" "m1_n44_330#" 433.44
cap "z5" "m1_n43_220#" 433.44
cap "z7" "m1_n41_770#" 433.44
cap "z11" "z8" 730.8
cap "m1_n40_750#" "z9" 433.44
cap "z7" "m1_n40_660#" 433.44
cap "z5" "z3" 357.48
cap "z7" "m1_n41_530#" 433.44
cap "z7" "m1_n40_750#" 433.44
cap "z10" "z8" 730.8
cap "z4" "m1_n43_220#" 433.44
cap "z11" "m1_n41_1080#" 433.44
cap "z6" "m1_n47_420#" 433.44
cap "m1_n42_440#" "z7" 433.44
cap "z14" "m1_n47_1540#" 433.44
cap "z12" "m1_n41_1080#" 433.44
cap "z5" "m1_n43_310#" 433.44
cap "z4" "z3" 305.52
cap "z6" "m1_n44_330#" 433.44
cap "z8" "z5" 409.44
cap "z10" "m1_n41_1080#" 433.44
cap "m1_n41_860#" "z9" 433.44
cap "z13" "z10" 409.44
cap "z6" "m1_n40_550#" 433.44
cap "m1_n40_640#" "z9" 433.44
cap "z4" "m1_n43_310#" 433.44
cap "z4" "z5" 554.04
cap "m1_n40_640#" "z7" 433.44
cap "z1" "z4" 305.52
cap "m2_n2_1524#" "m1_n47_1540#" 284.76
cap "z7" "z9" 290.22
cap "z6" "z3" 409.44
cap "z10" "m1_n41_770#" 433.44
cap "z11" "m1_n45_1190#" 433.44
cap "z9" "m1_n40_970#" 433.44
cap "z12" "m1_n45_1190#" 433.44
cap "z10" "m1_n40_750#" 433.44
cap "z2" "z5" 308.64
cap "z6" "z5" 409.44
cap "z6" "m1_n43_310#" 433.44
cap "z13" "m1_n41_1080#" 433.44
cap "z8" "z6" 409.44
cap "z8" "m1_n41_770#" 433.44
cap "z0" "shift_source_gen_0/and2_1x_0[1]/Vdd!" -3.55271e-15
cap "log_shifter_0/z4" "shift_source_gen_0/and2_1x_0[1]/Vdd!" 153.9
cap "log_shifter_0/mux2_dp_1x_1[1]/Vdd!" "log_shifter_0/mux2_dp_1x_2[1]/y" 1.13687e-13
cap "shift_source_gen_0/and2_1x_0[2]/Vdd!" "z1" -5.4
cap "shift_source_gen_0/and2_1x_0[2]/Vdd!" "z4" 170.1
cap "z1" "z4" 36.72
cap "log_shifter_0/z5" "z4" 20.16
cap "log_shifter_0/mux2_dp_1x_1[2]/Vdd!" "log_shifter_0/mux2_dp_1x_2[2]/y" 1.7053e-13
cap "log_shifter_0/mux2_dp_1x_1[2]/Gnd!" "log_shifter_0/m1_n66_262#" 80.64
cap "log_shifter_0/mux2_dp_1x_1[2]/d1" "log_shifter_0/mux2_dp_1x_1[2]/Vdd!" -5.68434e-14
cap "shift_source_gen_0/and2_1x_0[2]/Vdd!" "z4" 8.1
cap "z2" "log_shifter_0/mux2_dp_1x_2[3]/Vdd!" -5.4
cap "z4" "z2" 55.08
cap "z4" "log_shifter_0/z6" 20.16
cap "z4" "log_shifter_0/mux2_dp_1x_2[3]/Vdd!" 129.6
cap "log_shifter_0/mux2_dp_1x_1[2]/Vdd!" "log_shifter_0/m1_n66_372#" 59.04
cap "log_shifter_0/m1_n66_372#" "log_shifter_0/mux2_dp_1x_1[3]/Gnd!" 80.64
cap "log_shifter_0/mux2_dp_1x_1[2]/Vdd!" "log_shifter_0/mux2_dp_1x_2[3]/y" 59.04
cap "log_shifter_0/mux2_dp_1x_1[3]/Gnd!" "log_shifter_0/mux2_dp_1x_2[3]/y" 80.64
cap "log_shifter_0/mux2_dp_1x_2[4]/Vdd!" "z3" -5.4
cap "z4" "log_shifter_0/mux2_dp_1x_2[4]/Vdd!" 89.1
cap "z4" "z3" 36.72
cap "z4" "log_shifter_0/z7" 30.24
cap "z5" "z3" 18.36
cap "shift_source_gen_0/and2_1x_0[3]/Vdd!" "z4" 48.6
cap "log_shifter_0/mux2_dp_1x_1[4]/Gnd!" "log_shifter_0/m1_n66_482#" 80.64
cap "log_shifter_0/m1_n66_482#" "log_shifter_0/mux2_dp_1x_1[3]/Vdd!" 59.04
cap "log_shifter_0/mux2_dp_1x_1[4]/Gnd!" "log_shifter_0/mux2_dp_1x_2[4]/y" 80.64
cap "log_shifter_0/mux2_dp_1x_2[4]/y" "log_shifter_0/mux2_dp_1x_1[3]/Vdd!" 59.04
cap "shift_source_gen_0/and2_1x_0[5]/b" "z4" 1.77636e-15
cap "z4" "log_shifter_0/mux2_dp_1x_2[5]/Vdd!" 1.35
cap "z4" "z5" 18.36
cap "z4" "log_shifter_0/mux2_dp_1x_2[4]/s" 8.88178e-16
cap "z4" "shift_source_gen_0/and2_1x_0[5]/a" 1.42109e-14
cap "shift_source_gen_0/and2_1x_0[4]/Vdd!" "z4" 89.1
cap "z4" "log_shifter_0/z8" 1.77636e-15
cap "log_shifter_0/m1_n66_592#" "log_shifter_0/mux2_dp_1x_1[4]/Vdd!" 59.04
cap "log_shifter_0/m1_n66_592#" "log_shifter_0/mux2_dp_1x_1[5]/Gnd!" 80.64
cap "log_shifter_0/mux2_dp_1x_2[5]/y" "log_shifter_0/mux2_dp_1x_1[4]/Vdd!" 59.04
cap "log_shifter_0/mux2_dp_1x_2[5]/y" "log_shifter_0/mux2_dp_1x_1[5]/Gnd!" 80.64
cap "z5" "log_shifter_0/z9" 1.77636e-15
cap "log_shifter_0/z8" "shift_source_gen_0/and2_1x_0[5]/Vdd!" -1.42109e-14
cap "shift_source_gen_0/and2_1x_0[6]/b" "z5" 1.77636e-15
cap "z5" "log_shifter_0/mux2_dp_1x_2[6]/s" 8.88178e-16
cap "log_shifter_0/mux2_dp_1x_1[5]/Vdd!" "log_shifter_0/mux2_dp_1x_1[5]/d1" 59.04
cap "log_shifter_0/mux2_dp_1x_1[6]/Gnd!" "log_shifter_0/mux2_dp_1x_2[6]/y" 80.64
cap "log_shifter_0/mux2_dp_1x_1[5]/Vdd!" "log_shifter_0/mux2_dp_1x_2[6]/y" 59.04
cap "log_shifter_0/mux2_dp_1x_1[6]/Gnd!" "log_shifter_0/mux2_dp_1x_1[5]/d1" 80.64
cap "log_shifter_0/z9" "shift_source_gen_0/and2_1x_0[6]/Vdd!" 153.9
cap "log_shifter_0/mux2_dp_1x_1[7]/Gnd!" "log_shifter_0/mux2_dp_1x_2[7]/y" 80.64
cap "log_shifter_0/mux2_dp_1x_1[6]/Vdd!" "log_shifter_0/mux2_dp_1x_1[6]/d1" 59.04
cap "log_shifter_0/mux2_dp_1x_1[7]/Gnd!" "log_shifter_0/mux2_dp_1x_1[6]/d1" 80.64
cap "log_shifter_0/mux2_dp_1x_2[7]/y" "log_shifter_0/mux2_dp_1x_1[6]/Vdd!" 59.04
cap "z6" "log_shifter_0/mux2_dp_1x_2[7]/s" 8.88178e-16
cap "shift_source_gen_0/and2_1x_0[7]/a" "z6" 1.42109e-14
cap "shift_source_gen_0/and2_1x_0[7]/Vdd!" "z6" -5.4
cap "log_shifter_0/z10" "z6" 1.77636e-15
cap "z9" "z6" 36.72
cap "log_shifter_0/z10" "shift_source_gen_0/and2_1x_0[7]/Vdd!" -1.42109e-14
cap "shift_source_gen_0/and2_1x_0[7]/Vdd!" "z9" 178.2
cap "shift_source_gen_0/and2_1x_0[7]/a" "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Gnd!" 80.64
cap "log_shifter_0/z10" "z9" 30.24
cap "shift_source_gen_0/and2_1x_0[7]/b" "z6" 1.77636e-15
cap "log_shifter_0/mux2_dp_1x_1[8]/Gnd!" "log_shifter_0/mux2_dp_1x_1[7]/d1" 80.64
cap "log_shifter_0/mux2_dp_1x_1[7]/Vdd!" "log_shifter_0/mux2_dp_1x_2[7]/y" 2.27374e-13
cap "log_shifter_0/mux2_dp_1x_1[7]/Vdd!" "log_shifter_0/mux2_dp_1x_1[7]/d1" 59.04
cap "log_shifter_0/m1_n66_812#" "log_shifter_0/mux2_dp_1x_1[8]/Gnd!" 80.64
cap "log_shifter_0/m1_n66_812#" "log_shifter_0/mux2_dp_1x_1[7]/Vdd!" 59.04
cap "log_shifter_0/mux2_dp_1x_0[7]/Vdd!" "y6" -5.68434e-14
cap "log_shifter_0/z11" "z9" 30.24
cap "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Vdd!" "z7" 7.2
cap "z7" "log_shifter_0/mux2_dp_1x_2[8]/s" 8.88178e-16
cap "z9" "z7" 55.08
cap "shift_source_gen_0/m2_n10_763#" "z7" 85.68
cap "z7" "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/b" 1.62
cap "z10" "z7" 30.24
cap "shift_source_gen_0/m2_n10_763#" "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Vdd!" 59.04
cap "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Vdd!" "z9" 178.2
cap "log_shifter_0/z11" "z7" 1.77636e-15
cap "log_shifter_0/z11" "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Vdd!" -1.42109e-14
cap "log_shifter_0/mux2_dp_1x_1[8]/Vdd!" "log_shifter_0/mux2_dp_1x_1[8]/d1" 59.04
cap "xor2_2x_2/a" "log_shifter_0/s0b" 14.85
cap "xor2_2x_2/Gnd!" "log_shifter_0/s0b" 48.42
cap "log_shifter_0/mux2_dp_1x_1[8]/Vdd!" "log_shifter_0/m1_n66_922#" 59.04
cap "log_shifter_0/s0b" "xor2_2x_2/a" 2.7
cap "xor2_2x_2/Gnd!" "s0xor" 80.64
cap "log_shifter_0/s0b" "xor2_2x_2/Gnd!" 90.72
cap "log_shifter_0/mux2_dp_1x_1[8]/Vdd!" "y7" -5.68434e-14
cap "z8" "log_shifter_0/mux2_dp_1x_4/s" 8.88178e-16
cap "z8" "log_shifter_0/z12" 1.77636e-15
cap "z8" "z9" 55.08
cap "shift_source_gen_0/nandnandnand_1x_0[2]/nand2_1x_2/Vdd!" "shift_source_gen_0/m2_n10_763#" 59.04
cap "z8" "shift_source_gen_0/nandnandnand_1x_0[2]/nand2_1x_2/Vdd!" 7.2
cap "log_shifter_0/z12" "z9" 30.24
cap "z8" "z10" 30.24
cap "z8" "shift_source_gen_0/nandnandnand_1x_0[2]/nand2_1x_2/b" 1.62
cap "log_shifter_0/z12" "shift_source_gen_0/nandnandnand_1x_0[2]/nand2_1x_2/Vdd!" -1.42109e-14
cap "shift_source_gen_0/nandnandnand_1x_0[2]/nand2_1x_2/Vdd!" "z9" 178.2
cap "z8" "shift_source_gen_0/m2_n10_763#" 85.68
cap "log_shifter_0/mux2_dp_1x_3/d1" "xor2_2x_2/Vdd!" 59.04
cap "xor2_2x_1/Gnd!" "xor2_2x_2/a" 50.4
cap "xor2_2x_1/Gnd!" "log_shifter_0/s1b" 90.72
cap "xor2_2x_2/Vdd!" "xor2_2x_2/a" 99.72
cap "xor2_2x_2/a" "xor2_2x_2/a_2_8#" 20.16
cap "xor2_2x_2/a" "m2_126_878#" 24.57
cap "xor2_2x_2/Vdd!" "log_shifter_0/m1_n66_1032#" 59.04
cap "s0" "xor2_2x_2/a_2_8#" 18.9
cap "s0" "xor2_2x_2/Vdd!" 234.54
cap "xor2_2x_2/a" "xor2_2x_2/a_2_8#" 20.16
cap "xor2_2x_2/a_13_46#" "s0" 52.47
cap "xor2_2x_2/Vdd!" "xor2_2x_2/a" 178.74
cap "xor2_2x_1/Gnd!" "xor2_2x_2/a" 50.4
cap "m2_94_984#" "xor2_2x_1/Gnd!" 80.64
cap "s0" "xor2_2x_2/yb" 40.32
cap "xor2_2x_2/a_13_46#" "xor2_2x_2/yb" 16.2
cap "xor2_2x_2/a" "xor2_2x_2/yb" 2.7
cap "z9" "shift_source_gen_0/m2_n10_763#" 85.68
cap "z9" "log_shifter_0/z13" 1.77636e-15
cap "shift_source_gen_0/m2_n10_763#" "shift_source_gen_0/nandnandnand_1x_0[3]/nand2_1x_2/Vdd!" 59.04
cap "shift_source_gen_0/nandnandnand_1x_0[3]/nand2_1x_2/Vdd!" "log_shifter_0/z13" -1.42109e-14
cap "z9" "shift_source_gen_0/nandnandnand_1x_0[3]/nand2_1x_2/b" 1.62
cap "z9" "shift_source_gen_0/nandnandnand_1x_0[3]/nand2_1x_2/Vdd!" 13.95
cap "z9" "z10" 30.24
cap "z9" "log_shifter_0/mux2_dp_1x_5/s" 8.88178e-16
cap "xor2_2x_1/yb" "s1" 40.32
cap "xor2_2x_1/a_2_8#" "s1" 18.9
cap "xor2_2x_1/a_13_46#" "xor2_2x_1/yb" 16.2
cap "log_shifter_0/mux2_dp_1x_5/Vdd!" "s1" 234.54
cap "log_shifter_0/mux2_dp_1x_5/Vdd!" "log_shifter_0/m1_n66_1142#" 210.24
cap "xor2_2x_1/yb" "xor2_2x_1/a" 63.63
cap "xor2_2x_1/a_2_8#" "xor2_2x_1/a" 40.32
cap "log_shifter_0/mux2_dp_1x_5/Vdd!" "xor2_2x_1/a" 415.8
cap "xor2_2x_1/a" "xor2_2x_1/Gnd!" 80.64
cap "xor2_2x_1/a_13_46#" "s1" 52.47
cap "xor2_2x_1/yb" "xor2_2x_1/Gnd!" 48.42
cap "m2_n2_1524#" "xor2_2x_1/Vdd!" 217.98
cap "m2_n2_1524#" "xor2_2x_1/yb" 20.16
cap "xor2_2x_1/Gnd!" "m2_n2_1524#" 80.64
cap "z10" "log_shifter_0/z14" 1.77636e-15
cap "shift_source_gen_0/nandnandnand_1x_0[4]/nand2_1x_2/Vdd!" "shift_source_gen_0/m2_n10_763#" 59.04
cap "shift_source_gen_0/nandnandnand_1x_0[4]/nand2_1x_2/Vdd!" "log_shifter_0/z14" 153.9
cap "z10" "log_shifter_0/s2" 8.88178e-16
cap "shift_source_gen_0/nandnandnand_1x_0[4]/nand2_1x_2/Gnd!" "shift_source_gen_0/m2_n10_763#" 80.64
cap "xor2_2x_0/a_13_46#" "xor2_2x_0/yb" 16.2
cap "xor2_2x_0/Vdd!" "xor2_2x_0/a" 187.02
cap "xor2_2x_0/yb" "xor2_2x_0/a" 44.82
cap "xor2_2x_0/a" "xor2_2x_0/a_2_8#" 40.32
cap "z14" "xor2_2x_0/Vdd!" 186.3
cap "xor2_2x_0/yb" "xor2_2x_0/Gnd!" 139.14
cap "xor2_2x_0/Gnd!" "shift_source_gen_0/m2_n10_763#" 80.64
cap "xor2_2x_0/y" "xor2_2x_0/Gnd!" 80.64
cap "m2_n2_1524#" "xor2_2x_0/Vdd!" 124.2
cap "xor2_2x_0/b" "xor2_2x_0/yb" 40.32
cap "xor2_2x_0/Vdd!" "xor2_2x_0/b" 143.1
cap "xor2_2x_0/b" "xor2_2x_0/a_13_46#" 52.47
cap "xor2_2x_0/b" "xor2_2x_0/a_2_8#" 18.9
cap "z14" "xor2_2x_0/Vdd!" 8.1
cap "m2_n2_1524#" "xor2_2x_0/Vdd!" 91.44
cap "xor2_2x_0/Vdd!" "shift_source_gen_0/m2_n10_763#" 59.04
cap "m2_n2_1524#" "xor2_2x_0/Vdd!" 27
cap "s2" "xor2_2x_0/Vdd!" 91.44
cap "z14" "shift_source_gen_0/rightandarith" 73.44
cap "z14" "shift_source_gen_0/invbuf_4x_1/s_out" 73.44
cap "shift_source_gen_0/rightandarith" "shift_source_gen_0/invbuf_4x_1/sb_out" 60.48
cap "z14" "shift_source_gen_0/invbuf_4x_1/sb_out" 73.44
cap "shift_source_gen_0/invbuf_4x_1/Gnd!" "shift_source_gen_0/invbuf_4x_1/sb_out" 60.48
cap "shift_source_gen_0/invbuf_4x_1/s_out" "shift_source_gen_0/invbuf_4x_1/sb_out" 73.44
merge "log_shifter_0/z0" "shift_source_gen_0/z0" -278.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -26
merge "shift_source_gen_0/z0" "z0"
merge "log_shifter_0/mux2_dp_1x_1[2]/Gnd!" "log_shifter_0/mux2_dp_1x_2[2]/Gnd!" -5907.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[2]/Gnd!" "shift_source_gen_0/and2_1x_0[2]/Gnd!"
merge "shift_source_gen_0/and2_1x_0[2]/Gnd!" "m1_n42_110#"
merge "shift_source_gen_0/nandnandnand_1x_0[5]/nand2_1x_2/Vdd!" "xor2_2x_0/Vdd!" -2328.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -392 -53 0 0 0 0
merge "xor2_2x_0/Vdd!" "m1_n41_1300#"
merge "log_shifter_0/mux2_dp_1x_1[4]/Gnd!" "log_shifter_0/mux2_dp_1x_2[4]/Gnd!" -5907.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[4]/Gnd!" "shift_source_gen_0/and2_1x_0[4]/Gnd!"
merge "shift_source_gen_0/and2_1x_0[4]/Gnd!" "m1_n44_330#"
merge "xor2_2x_1/Vdd!" "log_shifter_0/mux2_dp_1x_5/Vdd!" -6253.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_5/Vdd!" "shift_source_gen_0/nandnandnand_1x_0[3]/nand2_1x_2/Vdd!"
merge "shift_source_gen_0/nandnandnand_1x_0[3]/nand2_1x_2/Vdd!" "m1_n41_1080#"
merge "log_shifter_0/mux2_dp_1x_1[8]/Vdd!" "log_shifter_0/mux2_dp_1x_2[8]/Vdd!" -6253.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[8]/Vdd!" "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Vdd!"
merge "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Vdd!" "m1_n41_860#"
merge "log_shifter_0/mux2_dp_1x_3/Gnd!" "xor2_2x_2/Gnd!" -331.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_1[1]/Gnd!" "log_shifter_0/mux2_dp_1x_2[1]/Gnd!" -6474.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -696 -222 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[1]/Gnd!" "shift_source_gen_0/and2_1x_0[1]/Gnd!"
merge "shift_source_gen_0/and2_1x_0[1]/Gnd!" "m1_n49_0#"
merge "log_shifter_0/z1" "shift_source_gen_0/z1" -283.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -26
merge "shift_source_gen_0/z1" "z1"
merge "log_shifter_0/z2" "shift_source_gen_0/z2" -289.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -26
merge "shift_source_gen_0/z2" "z2"
merge "shift_source_gen_0/a0" "a0" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "log_shifter_0/s0" "xor2_2x_2/y" -938.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 -46 0 0
merge "xor2_2x_2/y" "s0xor"
merge "log_shifter_0/mux2_dp_1x_1[7]/Gnd!" "log_shifter_0/mux2_dp_1x_2[7]/Gnd!" -5907.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[7]/Gnd!" "shift_source_gen_0/and2_1x_0[7]/Gnd!"
merge "shift_source_gen_0/and2_1x_0[7]/Gnd!" "m1_n40_660#"
merge "shift_source_gen_0/nandnandnand_1x_0[5]/nand2_1x_2/Gnd!" "xor2_2x_0/Gnd!" -1103.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -56 -46 0 0 0 0
merge "xor2_2x_0/Gnd!" "m1_n44_1210#"
merge "log_shifter_0/z3" "shift_source_gen_0/z3" -315.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -28
merge "shift_source_gen_0/z3" "z3"
merge "shift_source_gen_0/a1" "a1" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "xor2_2x_1/y" "log_shifter_0/s1" -1622.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -72 -66 -28
merge "log_shifter_0/s1" "m2_94_984#"
merge "shift_source_gen_0/z4" "log_shifter_0/z4" -11844.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 -1200 -600 -20 -32
merge "log_shifter_0/z4" "z4"
merge "log_shifter_0/mux2_dp_1x_1[6]/Vdd!" "log_shifter_0/mux2_dp_1x_2[6]/Vdd!" -6253.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[6]/Vdd!" "shift_source_gen_0/and2_1x_0[6]/Vdd!"
merge "shift_source_gen_0/and2_1x_0[6]/Vdd!" "m1_n40_640#"
merge "shift_source_gen_0/a2" "a2" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "log_shifter_0/mux2_dp_1x_1[8]/Gnd!" "log_shifter_0/mux2_dp_1x_2[8]/Gnd!" -5907.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[8]/Gnd!" "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Gnd!"
merge "shift_source_gen_0/nandnandnand_1x_0[1]/nand2_1x_2/Gnd!" "m1_n41_770#"
merge "shift_source_gen_0/z5" "log_shifter_0/z5" -11674.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 -1200 -600 -242 -32
merge "log_shifter_0/z5" "z5"
merge "xor2_2x_2/yb" "log_shifter_0/s0b" -864.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -50 -43 166 -12
merge "log_shifter_0/s0b" "m2_126_878#"
merge "log_shifter_0/mux2_dp_1x_1[1]/Vdd!" "log_shifter_0/mux2_dp_1x_2[1]/Vdd!" -7826.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1116 -220 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[1]/Vdd!" "shift_source_gen_0/and2_1x_0[1]/Vdd!"
merge "shift_source_gen_0/and2_1x_0[1]/Vdd!" "m1_n44_90#"
merge "shift_source_gen_0/a3" "a3" -435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -16 -12 -16
merge "log_shifter_0/mux2_dp_1x_1[3]/Vdd!" "log_shifter_0/mux2_dp_1x_2[3]/Vdd!" -6253.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[3]/Vdd!" "shift_source_gen_0/and2_1x_0[3]/Vdd!"
merge "shift_source_gen_0/and2_1x_0[3]/Vdd!" "m1_n43_310#"
merge "xor2_2x_0/y" "log_shifter_0/s2" -812.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -40 -40 0 0
merge "log_shifter_0/s2" "m2_30_1204#"
merge "log_shifter_0/mux2_dp_1x_3/Vdd!" "xor2_2x_2/Vdd!" -6584.4 0 0 0 0 0 -128 0 0 0 0 0 0 0 0 0 0 -624 -220 0 0 0 0
merge "xor2_2x_2/Vdd!" "log_shifter_0/mux2_dp_1x_4/Vdd!"
merge "log_shifter_0/mux2_dp_1x_4/Vdd!" "shift_source_gen_0/nandnandnand_1x_0[2]/nand2_1x_2/Vdd!"
merge "shift_source_gen_0/nandnandnand_1x_0[2]/nand2_1x_2/Vdd!" "m1_n40_970#"
merge "shift_source_gen_0/z6" "log_shifter_0/z6" -11709 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 -1200 -600 -300 -30
merge "log_shifter_0/z6" "z6"
merge "shift_source_gen_0/a4" "a4" -399 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 -16 4 -16
merge "log_shifter_0/mux2_dp_1x_1[7]/Vdd!" "log_shifter_0/mux2_dp_1x_2[7]/Vdd!" -6253.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[7]/Vdd!" "shift_source_gen_0/and2_1x_0[7]/Vdd!"
merge "shift_source_gen_0/and2_1x_0[7]/Vdd!" "m1_n40_750#"
merge "shift_source_gen_0/z7" "log_shifter_0/z7" -15240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 -1600 -800 0 -12
merge "log_shifter_0/z7" "z7"
merge "log_shifter_0/mux2_dp_1x_6/Vdd!" "shift_source_gen_0/nandnandnand_1x_0[4]/nand2_1x_2/Vdd!" -2599.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -546 -46 0 0 0 0
merge "shift_source_gen_0/nandnandnand_1x_0[4]/nand2_1x_2/Vdd!" "m1_n45_1190#"
merge "shift_source_gen_0/a5" "a5" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "shift_source_gen_0/invbuf_4x_1/sb_out" "xor2_2x_0/a" -23951.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1996 -1046 -699 -272
merge "xor2_2x_0/a" "xor2_2x_1/a"
merge "xor2_2x_1/a" "xor2_2x_2/a"
merge "xor2_2x_2/a" "m2_n2_1524#"
merge "log_shifter_0/mux2_dp_1x_1[4]/Vdd!" "log_shifter_0/mux2_dp_1x_2[4]/Vdd!" -6253.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[4]/Vdd!" "shift_source_gen_0/and2_1x_0[4]/Vdd!"
merge "shift_source_gen_0/and2_1x_0[4]/Vdd!" "m1_n47_420#"
merge "shift_source_gen_0/z8" "log_shifter_0/z8" -11628 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 -1200 -600 0 -12
merge "log_shifter_0/z8" "z8"
merge "shift_source_gen_0/a6" "a6" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "log_shifter_0/y0" "y0" -374.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "shift_source_gen_0/z9" "log_shifter_0/z9" -12137.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -33 -1200 -600 -12 -18
merge "log_shifter_0/z9" "z9"
merge "shift_source_gen_0/a7" "a7" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "log_shifter_0/y1" "y1" -374.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_1[5]/Gnd!" "log_shifter_0/mux2_dp_1x_2[5]/Gnd!" -5907.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[5]/Gnd!" "shift_source_gen_0/and2_1x_0[5]/Gnd!"
merge "shift_source_gen_0/and2_1x_0[5]/Gnd!" "m1_n42_440#"
merge "log_shifter_0/mux2_dp_1x_1[6]/Gnd!" "log_shifter_0/mux2_dp_1x_2[6]/Gnd!" -5907.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[6]/Gnd!" "shift_source_gen_0/and2_1x_0[6]/Gnd!"
merge "shift_source_gen_0/and2_1x_0[6]/Gnd!" "m1_n40_550#"
merge "shift_source_gen_0/invbuf_4x_1/Gnd!" "shift_source_gen_0/nandnandnand_1x_0[8]/nand2_1x_2/Gnd!" -1922.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160 -72 0 0 0 0
merge "shift_source_gen_0/nandnandnand_1x_0[8]/nand2_1x_2/Gnd!" "m1_n47_1540#"
merge "log_shifter_0/y2" "y2" -374.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_6/Gnd!" "shift_source_gen_0/nandnandnand_1x_0[4]/nand2_1x_2/Gnd!" -2155.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -392 -53 0 0 0 0
merge "shift_source_gen_0/nandnandnand_1x_0[4]/nand2_1x_2/Gnd!" "m1_n44_1100#"
merge "shift_source_gen_0/z10" "log_shifter_0/z10" -11670.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -22 -1200 -600 -6 -14
merge "log_shifter_0/z10" "z10"
merge "log_shifter_0/y3" "y3" -374.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "shift_source_gen_0/z11" "log_shifter_0/z11" -11318.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -1200 -600 0 0
merge "log_shifter_0/z11" "z11"
merge "xor2_2x_1/yb" "log_shifter_0/s1b" -609.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "log_shifter_0/s1b" "m2_78_988#"
merge "log_shifter_0/mux2_dp_1x_1[3]/Gnd!" "log_shifter_0/mux2_dp_1x_2[3]/Gnd!" -5907.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[3]/Gnd!" "shift_source_gen_0/and2_1x_0[3]/Gnd!"
merge "shift_source_gen_0/and2_1x_0[3]/Gnd!" "m1_n43_220#"
merge "log_shifter_0/y4" "y4" -374.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "shift_source_gen_0/right" "right" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "shift_source_gen_0/z12" "log_shifter_0/z12" -11318.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -1200 -600 0 0
merge "log_shifter_0/z12" "z12"
merge "log_shifter_0/y5" "y5" -331.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 0 0 0 0
merge "shift_source_gen_0/z13" "log_shifter_0/z13" -11370.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -18 -1200 -600 0 0
merge "log_shifter_0/z13" "z13"
merge "log_shifter_0/y6" "y6" -352.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 0 0 0
merge "shift_source_gen_0/z14" "log_shifter_0/z14" -11715.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -22 -1200 -600 0 0
merge "log_shifter_0/z14" "z14"
merge "log_shifter_0/y7" "y7" -374.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "xor2_2x_2/b" "s0" -566.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 -16 0 0
merge "log_shifter_0/mux2_dp_1x_1[5]/Vdd!" "log_shifter_0/mux2_dp_1x_2[5]/Vdd!" -6253.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -204 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[5]/Vdd!" "shift_source_gen_0/and2_1x_0[5]/Vdd!"
merge "shift_source_gen_0/and2_1x_0[5]/Vdd!" "m1_n41_530#"
merge "log_shifter_0/mux2_dp_1x_1[2]/Vdd!" "log_shifter_0/mux2_dp_1x_2[2]/Vdd!" -9120.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1088 -282 0 0 0 0
merge "log_shifter_0/mux2_dp_1x_2[2]/Vdd!" "shift_source_gen_0/and2_1x_0[2]/Vdd!"
merge "shift_source_gen_0/and2_1x_0[2]/Vdd!" "m1_n45_200#"
merge "shift_source_gen_0/invbuf_4x_1/Vdd!" "shift_source_gen_0/nandnandnand_1x_0[8]/nand2_1x_2/Vdd!" -2095.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160 -72 0 0 0 0
merge "shift_source_gen_0/nandnandnand_1x_0[8]/nand2_1x_2/Vdd!" "m1_n47_1630#"
merge "shift_source_gen_0/arith" "arith" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "xor2_2x_1/b" "s1" -609.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "xor2_2x_0/b" "s2" -609.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "xor2_2x_0/yb" "log_shifter_0/s2b" -562.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 -26 0 0
merge "log_shifter_0/s2b" "m2_14_1207#"
