/* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "skeleton64.dtsi"
#include <dt-bindings/clock/msm-clocks-plutonium.h>

/ {
	model = "Qualcomm MSM plutonium";
	compatible = "qcom,msmplutonium";
	qcom,msm-id = <207 0x0>;
	interrupt-parent = <&intc>;

	aliases {
		sdhc1 = &sdhc_1; /* SDC1 eMMC slot */
		sdhc2 = &sdhc_2; /* SDC2 SD card slot */
	};
	soc: soc { };

        aliases {
		spi0 = &spi_0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x1>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x2>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x3>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x100>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x101>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x102>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x103>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x09008000>;
		};
	};
};

#include "msm-gdsc.dtsi"

&soc {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0 0 0 0xffffffff>;
	compatible = "simple-bus";

	intc: interrupt-controller@f9000000 {
		compatible = "qcom,msm-qgic2";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0xf9000000 0x1000>,
		      <0xf9002000 0x1000>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 2 0xf08>,
			     <1 3 0xf08>,
			     <1 4 0xf08>,
			     <1 1 0xf08>;
		clock-frequency = <19200000>;
	};

	uartblsp1dm2: serial@f991f000 {
		compatible = "qcom,msm-lsuart-v14";
		reg = <0xf991f000 0x1000>;
		interrupts = <0 109 0>;
		status = "disabled";
	};

	clock_gcc: qcom,gcc {
		compatible = "qcom,dummycc";
		#clock-cells = <1>;
	};

	clock_mmss: qcom,mmsscc {
		compatible = "qcom,dummycc";
		#clock-cells = <1>;
	};

	clock_rpm: qcom,rpmcc {
		compatible = "qcom,dummycc";
		#clock-cells = <1>;
	};

	qcom,sps@f9984000 {
		compatible = "qcom,msm_sps";
		reg-names = "bam_mem", "core_mem";
		reg = <0xf9984000 0x15000>,
		      <0xf9999000 0xb000>;
		interrupts = <0 94 0>;
		qcom,pipe-attr-ee;
		clocks = <&clock_rpm clk_pnoc_sps_clk>,
			 <&clock_gcc clk_gcc_bam_dma_ahb_clk>;
		clock-names = "dfab_clk", "dma_bam_pclk";
	};

	qcom,ipc-spinlock@fd484000 {
		compatible = "qcom,ipc-spinlock-sfpb";
		reg = <0xfd484000 0x400>;
		qcom,num-locks = <8>;
	};

	qcom,smem@cc00000 {
		compatible = "qcom,smem";
		reg = <0xcc00000 0x200000>,
			<0xf900d008 0x4>,
			<0xfc428000 0x4000>;
		reg-names = "smem", "irq-reg-base", "aux-mem1";
		qcom,mpu-enabled;

		qcom,smd-modem {
			compatible = "qcom,smd";
			qcom,smd-edge = <0>;
			qcom,smd-irq-offset = <0x0>;
			qcom,smd-irq-bitmask = <0x1000>;
			qcom,pil-string = "modem";
			interrupts = <0 25 1>;
		};

		qcom,smsm-modem {
			compatible = "qcom,smsm";
			qcom,smsm-edge = <0>;
			qcom,smsm-irq-offset = <0x0>;
			qcom,smsm-irq-bitmask = <0x2000>;
			interrupts = <0 26 1>;
		};

		qcom,smd-adsp {
			compatible = "qcom,smd";
			qcom,smd-edge = <1>;
			qcom,smd-irq-offset = <0x0>;
			qcom,smd-irq-bitmask = <0x100>;
			qcom,pil-string = "adsp";
			interrupts = <0 156 1>;
		};

		qcom,smsm-adsp {
			compatible = "qcom,smsm";
			qcom,smsm-edge = <1>;
			qcom,smsm-irq-offset = <0x0>;
			qcom,smsm-irq-bitmask = <0x200>;
			interrupts = <0 157 1>;
		};

		qcom,smd-rpm {
			compatible = "qcom,smd";
			qcom,smd-edge = <15>;
			qcom,smd-irq-offset = <0x0>;
			qcom,smd-irq-bitmask = <0x1>;
			interrupts = <0 168 1>;
			qcom,irq-no-suspend;
		};
	};

	qcom,wdt@f9017000 {
		compatible = "qcom,msm-watchdog";
		reg = <0xf9017000 0x1000>;
		reg-names = "wdt-base";
		interrupts = <0 3 0>, <0 4 0>;
		qcom,bark-time = <11000>;
		qcom,pet-time = <10000>;
		qcom,ipi-ping;
	};

	qcom,msm-rtb {
		compatible = "qcom,msm-rtb";
		qcom,rtb-size = <0x100000>;
	};

	rpm_bus: qcom,rpm-smd {
		compatible = "qcom,rpm-smd";
		rpm-channel-name = "rpm_requests";
		rpm-channel-type = <15>; /* SMD_APPS_RPM */
		rpm-standalone; /* TODO: remove this after bring up */
	};

	qcom,rpm-log@fc19dc00 {
		compatible = "qcom,rpm-log";
		reg = <0xfc19dc00 0x4000>;
		qcom,rpm-addr-phys = <0xfc000000>;
		qcom,offset-version = <4>;
		qcom,offset-page-buffer-addr = <36>;
		qcom,offset-log-len = <40>;
		qcom,offset-log-len-mask = <44>;
		qcom,offset-page-indices = <56>;
	};

	qcom,rpm-stats@fc19dba0 {
		compatible = "qcom,rpm-stats";
		reg = <0xfc19dba0 0x1000>;
		reg-names = "phys_addr_base";
		qcom,sleep-stats-version = <2>;
	};

	qcom,msm-rng@f9bff000 {
		compatible = "qcom,msm-rng";
		reg = <0xf9bff000 0x200>;
		qcom,msm-bus,name = "msm-rng-noc";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<88 618 0 0>,
				<88 618 0 800>;
		qcom,msm-rng-iface-clk;
		clocks = <&clock_gcc clk_gcc_prng_ahb_clk>;
		clock-names = "iface_clk";
        };

	sdhc_1: sdhci@f9824900 {
				compatible = "qcom,sdhci-msm";
				reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;
				reg-names = "hc_mem", "core_mem";

				interrupts = <0 123 0>, <0 138 0>;
				interrupt-names = "hc_irq", "pwr_irq";

				qcom,bus-width = <8>;
				qcom,cpu-dma-latency-us = <200>;

				qcom,msm-bus,name = "sdhc1";
				qcom,msm-bus,num-cases = <8>;
				qcom,msm-bus,num-paths = <1>;
				qcom,msm-bus,vectors-KBps = <78 512 0 0>, /* No vote */
						<78 512 1600 3200>,       /* 400 KB/s*/
						<78 512 80000 160000>,    /* 20 MB/s */
						<78 512 100000 200000>,   /* 25 MB/s */
						<78 512 200000 400000>,   /* 50 MB/s */
						<78 512 400000 800000>,   /* 100 MB/s */
						<78 512 400000 800000>,   /* 200 MB/s */
						<78 512 2048000 4096000>; /* Max. bandwidth */
				qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
								100000000 200000000 4294967295>;

				clock-names = "bus_clk", "iface_clk", "core_clk", "cal_clk", "sleep_clk";
				     clocks = <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				              <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				     	 	  <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				     	      <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				     	 	  <&clock_gcc clk_gcc_sdcc1_apps_clk>;

				status = "disabled";
			};

	sdhc_2: sdhci@f98a4900 {
				compatible = "qcom,sdhci-msm";
				reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
				reg-names = "hc_mem", "core_mem";

				interrupts = <0 125 0>, <0 221 0>;
				interrupt-names = "hc_irq", "pwr_irq";

				clock-names = "bus_clk", "iface_clk", "core_clk", "cal_clk", "sleep_clk";
				 clocks = <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				          <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				          <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				          <&clock_gcc clk_gcc_sdcc1_apps_clk>,
				          <&clock_gcc clk_gcc_sdcc1_apps_clk>;

				qcom,bus-width = <4>;
				status = "disabled";
			};

	spi_0: spi@f9923000 { /* BLSP1 QUP1 */
		compatible = "qcom,spi-qup-v2";
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "spi_physical", "spi_bam_physical";
		reg = <0xf9923000 0x1000>,
		      <0xf9904000 0x19000>;
		interrupt-names = "spi_irq", "spi_bam_irq";
		interrupts = <0 95 0>, <0 238 0>;
		spi-max-frequency = <19200000>;

		qcom,infinite-mode = <0>;
		qcom,use-bam;
		qcom,ver-reg-exists;
		qcom,bam-consumer-pipe-index = <12>;
		qcom,bam-producer-pipe-index = <13>;
		qcom,master-id = <86>;
		qcom,use-pinctrl;
		pinctrl-names = "default", "sleep";
		pinctrl-0 = <&spi_0_active>;
		pinctrl-1 = <&spi_0_sleep>;

		clock-names = "iface_clk", "core_clk";

		clocks = <&clock_gcc clk_gcc_blsp1_ahb_clk>,
			 <&clock_gcc clk_gcc_blsp1_qup1_spi_apps_clk>;
	};

	qcom,msm-ssc-sensors {
		compatible = "qcom,msm-ssc-sensors";
	};

	spmi_bus: qcom,spmi@fc4c0000 {
		compatible = "qcom,spmi-pmic-arb";
		reg-names = "core", "intr", "cnfg";
		reg = <0xfc4cf000 0x1000>,
		      <0xfc4cb000 0x1000>,
		      <0xfc4ca000 0x1000>;
		/* 190,ee0_krait_hlos_spmi_periph_irq */
		/* 187,channel_0_krait_hlos_trans_done_irq */
		interrupts = <0 190 0>, <0 187 0>;
		qcom,pmic-arb-channel = <0>;
		qcom,pmic-arb-ee = <0>;
		#interrupt-cells = <3>;
		interrupt-controller;
		#address-cells = <1>;
		#size-cells = <0>;
		cell-index = <0>;
		qcom,not-wakeup; /* Needed until MPM is fully configured. */
	};

	usb_otg: usb@f9a55000 {
		compatible = "qcom,hsusb-otg";
		status = "disabled";

		reg = <0xf9a55000 0x400>;
		interrupts = <0 134 0 0 140 0>;
		interrupt-names = "core_irq", "async_irq";

		HSUSB_VDDCX-supply = <&pmplutonium_s2>;
		HSUSB_1p8-supply = <&pmplutonium_l6>;
		HSUSB_3p3-supply = <&pmplutonium_l24>;
		qcom,vdd-voltage-level = <0 1100000 1287500>;

		clocks = <&clock_gcc clk_gcc_usb_hs_system_clk>,
			<&clock_gcc  clk_gcc_usb_hs_ahb_clk>,
			<&clock_gcc  clk_gcc_usb2_hs_phy_sleep_clk>,
			<&clock_rpm  clk_cxo_otg_clk>;
		clock-names = "core_clk", "iface_clk", "sleep_clk", "xo";

		qcom,hsusb-otg-phy-type = <2>;
		qcom,hsusb-otg-phy-init-seq = <0x63 0x81 0xffffffff>;
		qcom,hsusb-otg-mode = <1>;
		qcom,hsusb-otg-otg-control = <1>;
	};

	android_usb@fe87f0c8 {
		compatible = "qcom,android-usb";
		reg = <0xfe87f0c8 0xc8>;
	};

	qcom,venus@fdce0000 {
		compatible = "qcom,pil-tz-generic";
		reg = <0xfdce0000 0x4000>;

		vdd-supply = <&gdsc_venus>;
		qcom,proxy-reg-names = "vdd";
		clock-names = "core_clk", "iface_clk",
			      "bus_clk", "mem_clk";
		qcom,proxy-clock-names = "core_clk", "iface_clk",
				    "bus_clk", "mem_clk";

		clocks = <&clock_mmss clk_venus0_vcodec0_clk>,
			<&clock_mmss clk_venus0_ahb_clk>,
			<&clock_mmss clk_venus0_axi_clk>,
			<&clock_mmss clk_venus0_ocmemnoc_clk>;

		qcom,msm-bus,name = "pil-venus";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
				<63 512 0 0>,
				<63 512 0 304000>;
		qcom,pas-id = <9>;
		qcom,proxy-timeout-ms = <5000>;
		qcom,firmware-name = "venus";
		linux,contiguous-region = <&peripheral_mem>;
	};

	qcom,mss@fc880000 {
		compatible = "qcom,pil-q6v55-mss";
		reg = <0xfc880000 0x100>,
		      <0xfd485000 0x400>,
		      <0xfc820000 0x020>,
		      <0xfc401680 0x004>;
		reg-names = "qdsp6_base", "halt_base", "rmb_base",
			    "restart_reg";

		clocks = <&clock_rpm clk_cxo_clk_src>,
			 <&clock_gcc clk_gcc_mss_cfg_ahb_clk>,
			 <&clock_gcc clk_gcc_mss_q6_bimc_axi_clk>,
			 <&clock_gcc clk_gcc_boot_rom_ahb_clk>;
		clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
		proxy-clock-names = "xo";
		active-clock-names = "iface_clk", "bus_clk", "mem_clk";

		interrupts = <0 24 1>;
		vdd_mss-supply = <&pm8994_s7>;
		vdd_cx-supply = <&pm8994_s1_corner>;
		vdd_mx-supply = <&pm8994_s2_corner>;
		vdd_mx-uV = <7>;
		vdd_pll-supply = <&pm8994_l12>;
		qcom,vdd_pll = <1800000>;
		qcom,firmware-name = "modem";
		qcom,pil-self-auth;
		qcom,mba-image-is-not-elf;
		linux,contiguous-region = <&modem_mem>;
	};

	qcom,lpass@fe200000 {
		compatible = "qcom,pil-tz-generic";
		reg = <0xfe200000 0x00100>;
		interrupts = <0 162 1>;

		vdd_cx-supply = <&pm8994_s1_corner>;
		qcom,proxy-reg-names = "vdd_cx";
		qcom,vdd_cx-uV-uA = <7 100000>;
		clocks = <&clock_gcc clk_gcc_lpass_q6_axi_clk>,
			 <&clock_rpm clk_cxo_pil_lpass_clk>;
		clock-names = "bus_clk", "xo";
		qcom,active-clock-names = "bus_clk";
		qcom,proxy-clock-names = "xo";

		qcom,pas-id = <1>;
		qcom,proxy-timeout-ms = <10000>;
		qcom,smem-id = <423>;
		qcom,firmware-name = "adsp";
		linux,contiguous-region = <&peripheral_mem>;
	};

	clock_rpm: qcom,rpmcc@fc401880 {
		compatible = "qcom,rpmcc-plutonium";
		reg = <0xfc401880 0x4>;
		reg-names = "cc_base";
		#clock-cells = <1>;
	};

	clock_gcc: qcom,gcc@fc400000 {
		compatible = "qcom,gcc-plutonium";
		reg = <0xfc400000 0x2000>;
		reg-names = "cc_base";
		vdd_dig-supply = <&pmplutonium_s1_corner>;
		clock-names = "xo", "xo_a_clk";
		clocks = <&clock_rpm clk_cxo_clk_src>,
		         <&clock_rpm clk_cxo_clk_src_ao>;
		#clock-cells = <1>;
	};

	clock_mmss: qcom,mmsscc@fd8c0000 {
		compatible = "qcom,mmsscc-plutonium";
		reg = <0xfd8c0000 0x5200>;
		reg-names = "cc_base";
		vdd_dig-supply = <&pmplutonium_s1_corner>;
		clock-names = "xo", "gpll0", "mmssnoc_ahb";
		clocks = <&clock_rpm clk_cxo_clk_src>,
		         <&clock_gcc clk_gpll0_out_mmsscc>,
			 <&clock_rpm clk_mmssnoc_ahb_clk>;
		#clock-cells = <1>;
	};

	clock_debug: qcom,cc-debug@fc401880 {
		compatible = "qcom,cc-debug-plutonium";
		reg = <0xfc401880 0x4>;
		reg-names = "cc_base";
		clock-names = "debug_mmss_clk", "debug_rpm_clk";
		clocks = <&clock_mmss clk_mmss_debug_mux>,
		         <&clock_rpm clk_rpm_debug_mux>;
		#clock-cells = <1>;
	};

	qcom,ocmem@fdd00000 {
		compatible = "qcom,msm-ocmem";
		reg = <0xfdd00000 0x2000>,
			<0xfdd02000 0x2000>,
			<0xfe039000 0x400>,
			<0xfec00000 0x200000>;
		reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
		interrupts = <0 76 0 0 77 0>;
		interrupt-names = "ocmem_irq", "dm_irq";
		qcom,ocmem-num-regions = <0x4>;
		qcom,ocmem-num-macros = <0x20>;
		qcom,resource-type = <0x706d636f>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0xfec00000 0x200000>;
		clocks = <&clock_rpm clk_ocmemgx_core_clk>,
			<&clock_mmss clk_ocmemcx_ocmemnoc_clk>;
		clock-names = "core_clk", "iface_clk";

		partition@0 {
			reg = <0x0 0x180000>;
			qcom,ocmem-part-name = "graphics";
			qcom,ocmem-part-min = <0x80000>;
		};

		partition@100000 {
			reg = <0x180000 0x80000>;
			qcom,ocmem-part-name = "video";
			qcom,ocmem-part-min = <0x55000>;
		};

	};

	msm_vidc: qcom,vidc@fdc00000 {
		  compatible = "qcom,msm-vidc";
		  reg = <0xfdc00000 0xff000>;
		  interrupts = <0 44 0>;
		  qcom,hfi = "venus";
		  qcom,reg-presets = <0x800B0 0x00101001>,
			<0x800B4 0x00101010>,
			<0x800B8 0x10100010>,
			<0x800BC 0x00001010>,
			<0x800C0 0x1000100f>,
			<0x800C4 0x10000000>,
			<0x800C8 0x10001000>,
			<0x800CC 0x00001000>,
			<0x80070 0x00013FFF>,
			<0x80074 0x000000A4>,
			<0x800A8 0x00003FFF>,
			<0xe0020 0x5555556>,
			<0xe0024 0x5555556>,
			<0x80124 0x3>;
		  qcom,max-hw-load = <1281600>; /* Full 4k @ 30 + 1080p @ 30 */
		  qcom,clock-names = "core_clk", "core0_clk", "core1_clk", "iface_clk", "bus_clk",
			  "mem_clk";
		  qcom,clock-configs = <0x3 0x0 0x0 0x0 0x0 0x0>;
		  qcom,load-freq-tbl = <979200 465000000>,
			<783360 465000000>,
			<489600 266670000>,
			<244800 133330000>;
	  };

	i2c_4: i2c@f9926000 { /* BLSP1 QUP4 */
		compatible = "qcom,i2c-msm-v2";
		#address-cells = <1>;
		#size-cells = <0>;
		reg-names = "qup_phys_addr", "bam_phys_addr";
		reg = <0xf9926000 0x1000>,
		      <0xf9904000 0x19000>;
		interrupt-names = "qup_irq", "bam_irq";
		interrupts = <0 98 0>, <0 238 0>;
		qcom,clk-freq-out = <100000>;
		qcom,clk-freq-in  = <19200000>;
		clock-names = "iface_clk", "core_clk";
		clocks = <&clock_gcc clk_gcc_blsp1_ahb_clk>,
			 <&clock_gcc clk_gcc_blsp1_qup4_i2c_apps_clk>;

		pinctrl-names = "i2c_active", "i2c_sleep";
		pinctrl-0 = <&i2c_4_active>;
		pinctrl-1 = <&i2c_4_sleep>;
		qcom,noise-rjct-scl = <0>;
		qcom,noise-rjct-sda = <0>;
		qcom,bam-pipe-idx-cons = <18>;
		qcom,bam-pipe-idx-prod = <19>;
		qcom,master-id = <86>;
	};
};

&gdsc_usb30 {
	reg = <0xfc4003c4 0x4>;
	status = "ok";
};

&gdsc_pcie_0 {
	status = "ok";
};

&gdsc_pcie_1 {
	status = "ok";
};

&gdsc_ufs {
	status = "ok";
};

&gdsc_venus {
	status = "ok";
};

&gdsc_venus_core0 {
	qcom,support-hw-trigger;
	status = "ok";
};

&gdsc_venus_core1 {
	qcom,support-hw-trigger;
	status = "ok";
};

&gdsc_venus_core2 {
	qcom,support-hw-trigger;
	status = "ok";
};

&gdsc_mdss {
	status = "ok";
};

&gdsc_jpeg {
	status = "ok";
};

&gdsc_vfe {
	status = "ok";
};

&gdsc_cpp {
	status = "ok";
};

&gdsc_fd {
	status = "ok";
};

&gdsc_oxili_cx {
	status = "ok";
	parent-supply = <&pmplutonium_s2_corner>;
};

&gdsc_oxili_gx {
	status = "ok";
};

/include/ "msmplutonium-regulator.dtsi"
