# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../L_CPU.srcs/sources_1/new/ADDSUB_32.v" \
"../../../../L_CPU.srcs/sources_1/new/ALU.v" \
"../../../../L_CPU.srcs/sources_1/new/CLA_32.v" \
"../../../../L_CPU.srcs/sources_1/new/CLA_4.v" \
"../../../../L_CPU.srcs/sources_1/new/CONUNIT.v" \
"../../../../L_CPU.srcs/sources_1/new/DATAMEM.v" \
"../../../../L_CPU.srcs/sources_1/new/DEC5T32E.v" \
"../../../../L_CPU.srcs/sources_1/new/D_FF.v" \
"../../../../L_CPU.srcs/sources_1/new/D_FFEC.v" \
"../../../../L_CPU.srcs/sources_1/new/D_FFEC2.v" \
"../../../../L_CPU.srcs/sources_1/new/D_FFEC32.v" \
"../../../../L_CPU.srcs/sources_1/new/D_FFEC4.v" \
"../../../../L_CPU.srcs/sources_1/new/D_FFEC5.v" \
"../../../../L_CPU.srcs/sources_1/new/D_FFEC6.v" \
"../../../../L_CPU.srcs/sources_1/new/D_Latch.v" \
"../../../../L_CPU.srcs/sources_1/new/EXT16T32.v" \
"../../../../L_CPU.srcs/sources_1/new/INSTMEN.v" \
"../../../../L_CPU.srcs/sources_1/new/MUX2X1.v" \
"../../../../L_CPU.srcs/sources_1/new/MUX2X32.v" \
"../../../../L_CPU.srcs/sources_1/new/MUX2X5.v" \
"../../../../L_CPU.srcs/sources_1/new/MUX32X32.v" \
"../../../../L_CPU.srcs/sources_1/new/MUX4X32.v" \
"../../../../L_CPU.srcs/sources_1/new/MUX6X32.v" \
"../../../../L_CPU.srcs/sources_1/new/PC.v" \
"../../../../L_CPU.srcs/sources_1/new/PCadd4.v" \
"../../../../L_CPU.srcs/sources_1/new/REG32.v" \
"../../../../L_CPU.srcs/sources_1/new/REGFILE.v" \
"../../../../L_CPU.srcs/sources_1/new/REG_exmem.v" \
"../../../../L_CPU.srcs/sources_1/new/REG_idex.v" \
"../../../../L_CPU.srcs/sources_1/new/REG_ifid.v" \
"../../../../L_CPU.srcs/sources_1/new/REG_memwb.v" \
"../../../../L_CPU.srcs/sources_1/new/SHIFTER32_L2.v" \
"../../../../L_CPU.srcs/sources_1/new/SHIFTER_COMBINATION.v" \
"../../../../L_CPU.srcs/sources_1/new/ShIFTER.v" \
"../../../../L_CPU.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
