// Seed: 1466726668
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd25
) (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    input wor id_7
);
  wire id_9, id_10;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_5,
      id_1,
      id_4,
      id_7
  );
  logic _id_11;
  supply1 id_12;
  wire [-1 : id_11] id_13;
  assign id_12 = -1;
  logic id_14;
endmodule
