Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jan 16 16:10:48 2024
| Host         : DESKTOP-GGQOMU5 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_methodology -file red_pitaya_top_4ADC_methodology_drc_routed.rpt -pb red_pitaya_top_4ADC_methodology_drc_routed.pb -rpx red_pitaya_top_4ADC_methodology_drc_routed.rpx
| Design       : red_pitaya_top_4ADC
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 136
+-----------+------------------+-------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                       | Violations |
+-----------+------------------+-------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                    | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                             | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                       | 1          |
| CKBF-1    | Warning          | connects_I_driver_BUFR                                            | 1          |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal                        | 11         |
| SYNTH-11  | Warning          | DSP output not registered                                         | 12         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                 | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                  | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                     | 71         |
| TIMING-20 | Warning          | Non-clocked latch                                                 | 17         |
| TIMING-28 | Warning          | Auto-derived clock referenced by a timing constraint              | 13         |
| TIMING-47 | Warning          | False path or asynchronous clock group between synchronous clocks | 3          |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                                 | 1          |
+-----------+------------------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks pll_adc_clk_0 and adc_clk_23 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk_0] -to [get_clocks adc_clk_23]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks pll_adc_clk_1 and pll_adc_clk_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk_1] -to [get_clocks pll_adc_clk_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks pll_adc_clk_0 and adc_clk_23 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk_0] -to [get_clocks adc_clk_23]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks pll_adc_clk_1 and pll_adc_clk_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk_1] -to [get_clocks pll_adc_clk_0]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin i_hk/i_DNA/CLK is not reached by a timing clock
Related violations: <none>

CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFG cell i_daisy/i_rx/i_parclk_buf I pin is driven by a BUFR cell i_daisy/i_rx/i_BUFR_clk. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/adc_a_buf_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/adc_a_buf_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/adc_a_buf_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/adc_a_buf_reg_6, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/adc_b_buf_reg_4, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/adc_b_buf_reg_6, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/i_wr0/fifo_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#8 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_0_1/i_wr1/fifo_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#9 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_2_3/adc_a_buf_reg_4, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#10 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_2_3/i_wr0/fifo_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#11 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance i_scope_2_3/i_wr1/fifo_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance i_scope_0_1/i_dfilt1_cha/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance i_scope_0_1/i_dfilt1_cha/r3_sum is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance i_scope_0_1/i_dfilt1_cha/r3_sum__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance i_scope_0_1/i_dfilt1_chb/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance i_scope_0_1/i_dfilt1_chb/r3_sum is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance i_scope_0_1/i_dfilt1_chb/r3_sum__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#7 Warning
DSP output not registered  
DSP instance i_scope_2_3/i_dfilt1_cha/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#8 Warning
DSP output not registered  
DSP instance i_scope_2_3/i_dfilt1_cha/r3_sum is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#9 Warning
DSP output not registered  
DSP instance i_scope_2_3/i_dfilt1_cha/r3_sum__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#10 Warning
DSP output not registered  
DSP instance i_scope_2_3/i_dfilt1_chb/pp_mult is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#11 Warning
DSP output not registered  
DSP instance i_scope_2_3/i_dfilt1_chb/r3_sum is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#12 Warning
DSP output not registered  
DSP instance i_scope_2_3/i_dfilt1_chb/r3_sum__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][0] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][1] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][2] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][3] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][4] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][5] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][6] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][0] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][1] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][2] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][3] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][4] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][5] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][6] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[2][0] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[2][1] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[2][2] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[2][3] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[2][4] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[2][5] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[2][6] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[3][0] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[3][1] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[3][2] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[3][3] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[3][4] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[3][5] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[3][6] relative to clock(s) adc_clk_23
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on daisy_n_i[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on daisy_n_i[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on daisy_p_i[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[0] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[10] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[1] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[2] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[3] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[4] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[5] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[6] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[7] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[8] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[9] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[0] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[10] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[1] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[2] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[3] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[4] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[5] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[6] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[7] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[8] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[9] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[0] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[1] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[2] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on dac_pwm_o[3] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on led_o[0] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on led_o[1] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on led_o[2] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on led_o[3] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on led_o[4] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on led_o[5] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on led_o[6] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on led_o[7] relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on pll_hi_o relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on pll_lo_o relative to clock(s) adc_clk_01
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on spi_clk_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on spi_csa_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on spi_csb_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on spi_mosi_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[0] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[10] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[11] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[12] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[13] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[14] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[15] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[1] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[2] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[3] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[4] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[5] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[6] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[7] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[8] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[9] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch i_daisy/txp_dv_reg cannot be properly analyzed as its control pin i_daisy/txp_dv_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock par_clk is referenced by name inside timing constraint (see constraint position 13 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins i_daisy/i_rx/i_BUFR_clk/O]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock par_clk is referenced by name inside timing constraint (see constraint position 14 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins i_daisy/i_rx/i_BUFR_clk/O]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock par_clk is referenced by name inside timing constraint (see constraint position 18 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins i_daisy/i_rx/i_BUFR_clk/O]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_10mhz is referenced by name inside timing constraint (see constraint position 21 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT1]
Related violations: <none>

TIMING-28#5 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_10mhz is referenced by name inside timing constraint (see constraint position 22 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT1]
Related violations: <none>

TIMING-28#6 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk_0 is referenced by name inside timing constraint (see constraint position 13 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT0]
Related violations: <none>

TIMING-28#7 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk_0 is referenced by name inside timing constraint (see constraint position 14 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT0]
Related violations: <none>

TIMING-28#8 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk_0 is referenced by name inside timing constraint (see constraint position 19 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT0]
Related violations: <none>

TIMING-28#9 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk_0 is referenced by name inside timing constraint (see constraint position 20 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT0]
Related violations: <none>

TIMING-28#10 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk_0 is referenced by name inside timing constraint (see constraint position 21 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT0]
Related violations: <none>

TIMING-28#11 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk_0 is referenced by name inside timing constraint (see constraint position 22 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT0]
Related violations: <none>

TIMING-28#12 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk_0 is referenced by name inside timing constraint (see constraint position 23 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT0]
Related violations: <none>

TIMING-28#13 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_ser_clk is referenced by name inside timing constraint (see constraint position 17 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll_01/pll/CLKOUT4]
Related violations: <none>

TIMING-47#1 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks adc_clk_01 and pll_ser_clk (see constraint position 17 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks pll_adc_10mhz and pll_adc_clk_0 (see constraint position 22 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks pll_adc_clk_0 and pll_adc_10mhz (see constraint position 21 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via set_false_path or set_clock_groups may result in failure in hardware.
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
i_daisy/i_rx/i_iserdese: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


