Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr 29 14:42:33 2018
| Host         : CO2041-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.477    -2274.202                   2066                13455        0.057        0.000                      0                13455        4.020        0.000                       0                  5715  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -5.477    -2274.202                   2066                13160        0.057        0.000                      0                13160        4.020        0.000                       0                  5715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.556        0.000                      0                  295        0.613        0.000                      0                  295  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2066  Failing Endpoints,  Worst Slack       -5.477ns,  Total Violation    -2274.202ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.477ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.395ns  (logic 5.947ns (38.630%)  route 9.448ns (61.370%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.718     3.012    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/Q
                         net (fo=124, routed)         1.350     4.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.942 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756/O
                         net (fo=1, routed)           0.000     4.942    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756_n_0
    SLICE_X67Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     5.159 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416/O
                         net (fo=2, routed)           0.890     6.049    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I0_O)        0.299     6.348 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98/O
                         net (fo=1, routed)           0.000     6.348    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98_n_0
    SLICE_X68Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.565 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_45/O
                         net (fo=2, routed)           1.256     7.821    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[6]
    SLICE_X66Y28         LUT5 (Prop_lut5_I0_O)        0.299     8.120 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22/O
                         net (fo=2, routed)           0.655     8.775    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.899 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6/O
                         net (fo=2, routed)           0.955     9.854    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.978 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10/O
                         net (fo=1, routed)           0.000     9.978    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.510 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.624 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.863 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][19]_i_2/O[2]
                         net (fo=2, routed)           0.601    11.464    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[18]
    SLICE_X66Y40         LUT6 (Prop_lut6_I3_O)        0.302    11.766 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33/O
                         net (fo=2, routed)           0.826    12.592    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.977 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.977    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.216 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[2]
                         net (fo=2, routed)           0.564    13.780    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_5
    SLICE_X71Y44         LUT5 (Prop_lut5_I0_O)        0.302    14.082 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20/O
                         net (fo=2, routed)           0.535    14.618    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.003 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.003    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.337 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.482    15.819    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.122 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.660    16.782    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.180 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.402 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.672    18.075    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[28]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.332    18.407 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[28]_i_1/O
                         net (fo=1, routed)           0.000    18.407    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[28]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.118    12.930    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -18.407    
  -------------------------------------------------------------------
                         slack                                 -5.477    

Slack (VIOLATED) :        -5.447ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.326ns  (logic 6.030ns (39.345%)  route 9.296ns (60.655%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.718     3.012    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/Q
                         net (fo=124, routed)         1.350     4.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.942 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756/O
                         net (fo=1, routed)           0.000     4.942    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756_n_0
    SLICE_X67Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     5.159 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416/O
                         net (fo=2, routed)           0.890     6.049    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I0_O)        0.299     6.348 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98/O
                         net (fo=1, routed)           0.000     6.348    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98_n_0
    SLICE_X68Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.565 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_45/O
                         net (fo=2, routed)           1.256     7.821    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[6]
    SLICE_X66Y28         LUT5 (Prop_lut5_I0_O)        0.299     8.120 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22/O
                         net (fo=2, routed)           0.655     8.775    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.899 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6/O
                         net (fo=2, routed)           0.955     9.854    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.978 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10/O
                         net (fo=1, routed)           0.000     9.978    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.510 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.624 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.863 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][19]_i_2/O[2]
                         net (fo=2, routed)           0.601    11.464    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[18]
    SLICE_X66Y40         LUT6 (Prop_lut6_I3_O)        0.302    11.766 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33/O
                         net (fo=2, routed)           0.826    12.592    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.977 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.977    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.216 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[2]
                         net (fo=2, routed)           0.564    13.780    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_5
    SLICE_X71Y44         LUT5 (Prop_lut5_I0_O)        0.302    14.082 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20/O
                         net (fo=2, routed)           0.535    14.618    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.003 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.003    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.337 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.482    15.819    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.122 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.660    16.782    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.180 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.514 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.521    18.035    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[29]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.303    18.338 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[29]_i_1/O
                         net (fo=1, routed)           0.000    18.338    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[29]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.079    12.891    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                 -5.447    

Slack (VIOLATED) :        -5.401ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 5.927ns (38.690%)  route 9.392ns (61.310%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.718     3.012    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/Q
                         net (fo=124, routed)         1.350     4.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.942 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756/O
                         net (fo=1, routed)           0.000     4.942    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756_n_0
    SLICE_X67Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     5.159 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416/O
                         net (fo=2, routed)           0.890     6.049    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I0_O)        0.299     6.348 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98/O
                         net (fo=1, routed)           0.000     6.348    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98_n_0
    SLICE_X68Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.565 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_45/O
                         net (fo=2, routed)           1.256     7.821    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[6]
    SLICE_X66Y28         LUT5 (Prop_lut5_I0_O)        0.299     8.120 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22/O
                         net (fo=2, routed)           0.655     8.775    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.899 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6/O
                         net (fo=2, routed)           0.955     9.854    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.978 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10/O
                         net (fo=1, routed)           0.000     9.978    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.510 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.624 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.863 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][19]_i_2/O[2]
                         net (fo=2, routed)           0.601    11.464    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[18]
    SLICE_X66Y40         LUT6 (Prop_lut6_I3_O)        0.302    11.766 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33/O
                         net (fo=2, routed)           0.826    12.592    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.977 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.977    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.216 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[2]
                         net (fo=2, routed)           0.564    13.780    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_5
    SLICE_X71Y44         LUT5 (Prop_lut5_I0_O)        0.302    14.082 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20/O
                         net (fo=2, routed)           0.535    14.618    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.003 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.003    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.337 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.482    15.819    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.122 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.660    16.782    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.180 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.419 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.617    18.036    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[30]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.295    18.331 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[30]_i_1/O
                         net (fo=1, routed)           0.000    18.331    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[30]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.118    12.930    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -18.331    
  -------------------------------------------------------------------
                         slack                                 -5.401    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.266ns  (logic 6.012ns (39.382%)  route 9.254ns (60.618%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.718     3.012    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11/Q
                         net (fo=124, routed)         1.350     4.818    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__11_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.942 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756/O
                         net (fo=1, routed)           0.000     4.942    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_756_n_0
    SLICE_X67Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     5.159 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416/O
                         net (fo=2, routed)           0.890     6.049    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_416_n_0
    SLICE_X68Y24         LUT6 (Prop_lut6_I0_O)        0.299     6.348 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98/O
                         net (fo=1, routed)           0.000     6.348    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_98_n_0
    SLICE_X68Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     6.565 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_45/O
                         net (fo=2, routed)           1.256     7.821    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[6]
    SLICE_X66Y28         LUT5 (Prop_lut5_I0_O)        0.299     8.120 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22/O
                         net (fo=2, routed)           0.655     8.775    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_22_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I4_O)        0.124     8.899 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6/O
                         net (fo=2, routed)           0.955     9.854    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_6_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.978 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10/O
                         net (fo=1, routed)           0.000     9.978    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_10_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.510 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.624 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.624    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2_n_0
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.863 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][19]_i_2/O[2]
                         net (fo=2, routed)           0.601    11.464    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[18]
    SLICE_X66Y40         LUT6 (Prop_lut6_I3_O)        0.302    11.766 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33/O
                         net (fo=2, routed)           0.826    12.592    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_33_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.977 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.977    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_0
    SLICE_X69Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.216 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47/O[2]
                         net (fo=2, routed)           0.564    13.780    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_47_n_5
    SLICE_X71Y44         LUT5 (Prop_lut5_I0_O)        0.302    14.082 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20/O
                         net (fo=2, routed)           0.535    14.618    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_20_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.003 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.003    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.337 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/O[1]
                         net (fo=3, routed)           0.482    15.819    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[25]
    SLICE_X69Y45         LUT5 (Prop_lut5_I4_O)        0.303    16.122 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4/O
                         net (fo=2, routed)           0.660    16.782    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_4_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.180 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.180    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.493 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.478    17.972    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[31]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.306    18.278 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_2/O
                         net (fo=1, routed)           0.000    18.278    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[31]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.081    12.893    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -18.278    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.320ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.150ns  (logic 6.201ns (40.930%)  route 8.949ns (59.070%))
  Logic Levels:           19  (CARRY4=8 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.600     5.032    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X79Y24         MUXF7 (Prop_muxf7_S_O)       0.451     5.483 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46/O
                         net (fo=2, routed)           1.352     6.836    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.135 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27_n_0
    SLICE_X76Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.380 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_17/O
                         net (fo=2, routed)           1.113     8.492    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I1_O)        0.298     8.790 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.653     9.444    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.851 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.500    10.351    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.722    11.376    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.500 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.500    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.272 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.869    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.676    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.350 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.350    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.684 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.421 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.164    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.288 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.686 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.686    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.134 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.727    17.860    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[17]
    SLICE_X74Y42         LUT3 (Prop_lut3_I0_O)        0.303    18.163 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[17]_i_1/O
                         net (fo=1, routed)           0.000    18.163    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[17]
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.558    12.738    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y42         FDRE (Setup_fdre_C_D)        0.031    12.844    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[17]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -18.163    
  -------------------------------------------------------------------
                         slack                                 -5.320    

Slack (VIOLATED) :        -5.296ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.205ns  (logic 6.258ns (41.158%)  route 8.947ns (58.842%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.432     4.864    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X62Y19         MUXF7 (Prop_muxf7_S_O)       0.467     5.331 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_230/O
                         net (fo=2, routed)           1.118     6.449    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_230_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.297     6.746 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_101/O
                         net (fo=1, routed)           0.000     6.746    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_101_n_0
    SLICE_X65Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     6.958 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_42/O
                         net (fo=2, routed)           1.477     8.435    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[20]
    SLICE_X75Y36         LUT5 (Prop_lut5_I1_O)        0.328     8.763 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_20/O
                         net (fo=2, routed)           0.834     9.597    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_20_n_0
    SLICE_X74Y38         LUT5 (Prop_lut5_I3_O)        0.327     9.924 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_5/O
                         net (fo=2, routed)           0.820    10.744    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_5_n_0
    SLICE_X68Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.868 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_9/O
                         net (fo=1, routed)           0.000    10.868    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][23]_i_9_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.418 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.418    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][23]_i_2_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.640 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_2/O[0]
                         net (fo=2, routed)           0.616    12.257    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[24]
    SLICE_X63Y43         LUT4 (Prop_lut4_I1_O)        0.299    12.556 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][24]_i_1/O
                         net (fo=65, routed)          0.610    13.166    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[24]
    SLICE_X69Y43         LUT4 (Prop_lut4_I1_O)        0.124    13.290 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_63/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_63_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.837 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_39/O[2]
                         net (fo=2, routed)           0.516    14.353    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_39_n_5
    SLICE_X72Y43         LUT5 (Prop_lut5_I0_O)        0.302    14.655 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_28/O
                         net (fo=2, routed)           0.323    14.978    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_28_n_0
    SLICE_X70Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.102 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_32/O
                         net (fo=1, routed)           0.000    15.102    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_32_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.503 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_15_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.837 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_12/O[1]
                         net (fo=3, routed)           0.587    16.424    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[29]
    SLICE_X65Y45         LUT2 (Prop_lut2_I1_O)        0.303    16.727 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[31]_i_5/O
                         net (fo=1, routed)           0.000    16.727    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[31]_i_5_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.307 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.613    17.920    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_out[30]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.298    18.218 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[30]_i_1/O
                         net (fo=1, routed)           0.000    18.218    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e[30]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[30]/C
                         clock pessimism              0.265    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[30]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                 -5.296    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.166ns  (logic 6.225ns (41.046%)  route 8.941ns (58.954%))
  Logic Levels:           20  (CARRY4=9 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.600     5.032    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X79Y24         MUXF7 (Prop_muxf7_S_O)       0.451     5.483 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46/O
                         net (fo=2, routed)           1.352     6.836    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.135 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27_n_0
    SLICE_X76Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.380 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_17/O
                         net (fo=2, routed)           1.113     8.492    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I1_O)        0.298     8.790 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.653     9.444    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.851 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.500    10.351    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.722    11.376    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.500 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.500    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.272 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.869    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.676    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.350 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.350    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.684 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.421 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.164    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.288 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.686 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.686    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.914    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.136 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.718    17.854    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[20]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.325    18.179 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[20]_i_1/O
                         net (fo=1, routed)           0.000    18.179    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[20]
    SLICE_X63Y43         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.556    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y43         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.075    12.886    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[20]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -18.179    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.205ns  (logic 6.411ns (42.163%)  route 8.794ns (57.837%))
  Logic Levels:           21  (CARRY4=10 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.600     5.032    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X79Y24         MUXF7 (Prop_muxf7_S_O)       0.451     5.483 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46/O
                         net (fo=2, routed)           1.352     6.836    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.135 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27_n_0
    SLICE_X76Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.380 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_17/O
                         net (fo=2, routed)           1.113     8.492    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I1_O)        0.298     8.790 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.653     9.444    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.851 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.500    10.351    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.722    11.376    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.500 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.500    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.272 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.869    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.676    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.350 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.350    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.684 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.421 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.164    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.288 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.686 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.686    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.914    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.028    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.341 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.571    17.912    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[27]
    SLICE_X66Y45         LUT3 (Prop_lut3_I0_O)        0.306    18.218 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_1/O
                         net (fo=1, routed)           0.000    18.218    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[27]
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/C
                         clock pessimism              0.265    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X66Y45         FDRE (Setup_fdre_C_D)        0.079    12.926    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.284ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.193ns  (logic 6.338ns (41.718%)  route 8.855ns (58.282%))
  Logic Levels:           21  (CARRY4=10 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.600     5.032    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X79Y24         MUXF7 (Prop_muxf7_S_O)       0.451     5.483 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46/O
                         net (fo=2, routed)           1.352     6.836    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.135 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27_n_0
    SLICE_X76Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.380 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_17/O
                         net (fo=2, routed)           1.113     8.492    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I1_O)        0.298     8.790 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.653     9.444    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.851 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.500    10.351    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.722    11.376    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.500 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.500    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.272 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.869    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.676    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.350 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.350    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.684 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.421 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.164    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.288 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.686 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.686    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.914 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.914    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.028 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.028    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.250 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.632    17.882    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[24]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.324    18.206 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[24]_i_1/O
                         net (fo=1, routed)           0.000    18.206    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[24]
    SLICE_X64Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.557    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/C
                         clock pessimism              0.265    13.001    
                         clock uncertainty           -0.154    12.847    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.075    12.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -5.284    

Slack (VIOLATED) :        -5.283ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.158ns  (logic 6.133ns (40.461%)  route 9.025ns (59.539%))
  Logic Levels:           19  (CARRY4=8 LUT3=2 LUT4=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.719     3.013    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y29         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.419     3.432 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.600     5.032    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X79Y24         MUXF7 (Prop_muxf7_S_O)       0.451     5.483 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46/O
                         net (fo=2, routed)           1.352     6.836    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_46_n_0
    SLICE_X76Y33         LUT6 (Prop_lut6_I0_O)        0.299     7.135 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_27_n_0
    SLICE_X76Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.380 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_17/O
                         net (fo=2, routed)           1.113     8.492    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[0]__1[0]
    SLICE_X67Y34         LUT3 (Prop_lut3_I1_O)        0.298     8.790 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6/O
                         net (fo=2, routed)           0.653     9.444    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_6_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.851 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/O[1]
                         net (fo=2, routed)           0.500    10.351    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[1]
    SLICE_X69Y36         LUT4 (Prop_lut4_I1_O)        0.303    10.654 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][1]_i_1/O
                         net (fo=65, routed)          0.722    11.376    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.500 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38/O
                         net (fo=1, routed)           0.000    11.500    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_38_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.050 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.050    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_31_n_0
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.272 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/O[0]
                         net (fo=2, routed)           0.597    12.869    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_7
    SLICE_X73Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.168 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22/O
                         net (fo=2, routed)           0.508    13.676    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_22_n_0
    SLICE_X70Y38         LUT6 (Prop_lut6_I0_O)        0.124    13.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26/O
                         net (fo=1, routed)           0.000    13.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_26_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.350 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.350    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_15_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.684 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/O[1]
                         net (fo=3, routed)           0.434    15.118    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[9]
    SLICE_X73Y40         LUT5 (Prop_lut5_I4_O)        0.303    15.421 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4/O
                         net (fo=2, routed)           0.743    16.164    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_4_n_0
    SLICE_X67Y40         LUT6 (Prop_lut6_I0_O)        0.124    16.288 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8/O
                         net (fo=1, routed)           0.000    16.288    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[11]_i_8_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.686 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.686    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[11]_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.800 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.800    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.039 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.802    17.841    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[18]
    SLICE_X74Y42         LUT3 (Prop_lut3_I0_O)        0.330    18.171 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[18]_i_1/O
                         net (fo=1, routed)           0.000    18.171    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[18]
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.558    12.738    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X74Y42         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y42         FDRE (Setup_fdre_C_D)        0.075    12.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[18]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                 -5.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.292ns (66.865%)  route 0.145ns (33.135%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.580     0.916    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y51         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/Q
                         net (fo=5, routed)           0.145     1.188    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[14]
    SLICE_X60Y49         LUT2 (Prop_lut2_I0_O)        0.098     1.286 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.352 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.352    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1_n_5
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y49         FDPE (Hold_fdpe_C_D)         0.105     1.295    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.136%)  route 0.315ns (62.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.315     1.365    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[27]
    SLICE_X29Y102        LUT4 (Prop_lut4_I0_O)        0.045     1.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.410    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.311ns (67.245%)  route 0.151ns (32.755%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/Q
                         net (fo=5, routed)           0.151     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[19]
    SLICE_X62Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.330 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.384 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.384    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1_n_7
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         FDCE (Hold_fdce_C_D)         0.134     1.319    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.324ns (68.141%)  route 0.151ns (31.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[19]/Q
                         net (fo=5, routed)           0.151     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[19]
    SLICE_X62Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.330 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.331    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[16]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.397 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.397    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[20]_i_1_n_5
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         FDCE (Hold_fdce_C_D)         0.134     1.319    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.312ns (69.779%)  route 0.135ns (30.221%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/Q
                         net (fo=4, routed)           0.134     1.197    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d[26]
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.314 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.315    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.369 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.369    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]_i_1_n_7
    SLICE_X61Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.105     1.290    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.190ns (40.507%)  route 0.279ns (59.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.580     0.916    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y50         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[21]/Q
                         net (fo=5, routed)           0.279     1.336    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[21]
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.049     1.385 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[21]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[21]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.107     1.297    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.448%)  route 0.298ns (61.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.579     0.915    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y53         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[29]/Q
                         net (fo=3, routed)           0.298     1.353    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[61]
    SLICE_X66Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.398 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[29]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[29]_i_1_n_0
    SLICE_X66Y46         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.853     1.219    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X66Y46         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X66Y46         FDRE (Hold_fdre_C_D)         0.121     1.310    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.323ns (70.504%)  route 0.135ns (29.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d_reg[26]/Q
                         net (fo=4, routed)           0.134     1.197    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/d[26]
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.314 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.315    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[24]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.380 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.380    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]_i_1_n_5
    SLICE_X61Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.105     1.290    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.325ns (69.193%)  route 0.145ns (30.807%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.580     0.916    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y51         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[14]/Q
                         net (fo=5, routed)           0.145     1.188    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[14]
    SLICE_X60Y49         LUT2 (Prop_lut2_I0_O)        0.098     1.286 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6[12]_i_3_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.385 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.385    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[12]_i_1_n_4
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y49         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y49         FDPE (Hold_fdpe_C_D)         0.105     1.295    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg8_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.213%)  route 0.284ns (66.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.586     0.922    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X63Y48         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[17]/Q
                         net (fo=3, routed)           0.284     1.346    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hash_output[17]
    SLICE_X64Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg8_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg8_reg[17]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.070     1.254    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/slv_reg8_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 0.580ns (10.036%)  route 5.199ns (89.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         4.428     8.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X75Y27         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.545    12.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X75Y27         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X75Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.280    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.580ns (10.365%)  route 5.016ns (89.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         4.244     8.541    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X56Y28         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.542    12.722    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y28         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X56Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.277    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.580ns (10.507%)  route 4.940ns (89.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         4.169     8.465    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X77Y25         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.544    12.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X77Y25         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X77Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 0.580ns (10.507%)  route 4.940ns (89.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         4.169     8.465    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X77Y25         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.544    12.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X77Y25         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X77Y25         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.995     8.291    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y26         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.539    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y26         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.361    12.318    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.995     8.291    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y26         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.539    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y26         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.319    12.360    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.995     8.291    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y26         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.539    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y26         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.319    12.360    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.580ns (10.849%)  route 4.766ns (89.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.995     8.291    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y26         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.539    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y26         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.319    12.360    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.580ns (12.255%)  route 4.153ns (87.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.381     7.678    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X62Y24         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.539    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y24         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X62Y24         FDCE (Recov_fdce_C_CLR)     -0.361    12.318    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.580ns (12.255%)  route 4.153ns (87.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.651     2.945    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.771     4.172    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.296 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         3.381     7.678    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X62Y24         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        1.539    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y24         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X62Y24         FDCE (Recov_fdce_C_CLR)     -0.361    12.318    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  4.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.354%)  route 0.646ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.281     1.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.847     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.354%)  route 0.646ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.281     1.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.847     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.354%)  route 0.646ns (77.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.281     1.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X58Y54         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.847     1.213    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y54         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X58Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.111    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.110    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.106    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X54Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.106    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X55Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X55Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.085    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.182%)  route 0.692ns (78.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.556     0.892    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y56         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=68, routed)          0.365     1.398    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.443 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=167, routed)         0.327     1.770    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3_n_0
    SLICE_X55Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5715, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.082    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.688    





