# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../4_handshaking/9_Handshaking/9_Handshaking.srcs/sources_1/new/cu_A.vhd" \
"../../../../project_1.srcs/sim_1/new/tb_CU_A.vhd" \

# Do not sort compile order
nosort
