#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5583c1481d90 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x5583c14943b0 .param/l "A" 0 2 4, C4<0000000000100110>;
P_0x5583c14943f0 .param/l "B" 0 2 5, C4<0000000101001101>;
P_0x5583c1494430 .param/l "C" 0 2 6, C4<0001001100100110>;
P_0x5583c1494470 .param/l "X" 0 2 3, C4<0000000000010111>;
v0x5583c14b9c70_0 .var "ck", 0 0;
v0x5583c14b9d30_0 .var "inicio", 0 0;
v0x5583c14b9e40_0 .net "overflow", 0 0, v0x5583c14b7230_0;  1 drivers
v0x5583c14b9ee0_0 .net "pronto", 0 0, v0x5583c14b33e0_0;  1 drivers
v0x5583c14b9f80_0 .net "resultado", 15 0, L_0x5583c146e0a0;  1 drivers
v0x5583c14ba0c0_0 .var "rst", 0 0;
S_0x5583c147b8a0 .scope module, "p" "projeto" 2 15, 3 1 0, S_0x5583c1481d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 16 "X"
    .port_info 4 /INPUT 16 "A"
    .port_info 5 /INPUT 16 "B"
    .port_info 6 /INPUT 16 "C"
    .port_info 7 /OUTPUT 1 "pronto"
    .port_info 8 /OUTPUT 1 "overflow"
    .port_info 9 /OUTPUT 16 "resultado"
L_0x7f918501a0a8 .functor BUFT 1, C4<0000000000100110>, C4<0>, C4<0>, C4<0>;
v0x5583c14b8d30_0 .net "A", 15 0, L_0x7f918501a0a8;  1 drivers
L_0x7f918501a0f0 .functor BUFT 1, C4<0000000101001101>, C4<0>, C4<0>, C4<0>;
v0x5583c14b8e10_0 .net "B", 15 0, L_0x7f918501a0f0;  1 drivers
L_0x7f918501a138 .functor BUFT 1, C4<0001001100100110>, C4<0>, C4<0>, C4<0>;
v0x5583c14b8f20_0 .net "C", 15 0, L_0x7f918501a138;  1 drivers
L_0x7f918501a060 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x5583c14b9010_0 .net "X", 15 0, L_0x7f918501a060;  1 drivers
v0x5583c14b9120_0 .net "ck", 0 0, v0x5583c14b9c70_0;  1 drivers
v0x5583c14b9210_0 .net "h", 0 0, v0x5583c1492260_0;  1 drivers
v0x5583c14b92b0_0 .net "inicio", 0 0, v0x5583c14b9d30_0;  1 drivers
v0x5583c14b9350_0 .net "lh", 0 0, v0x5583c14b2eb0_0;  1 drivers
v0x5583c14b93f0_0 .net "ls", 0 0, v0x5583c14b2f70_0;  1 drivers
v0x5583c14b9490_0 .net "lx", 0 0, v0x5583c14b3080_0;  1 drivers
v0x5583c14b9530_0 .net "m0", 1 0, v0x5583c14b3140_0;  1 drivers
v0x5583c14b95d0_0 .net "m1", 1 0, v0x5583c14b3220_0;  1 drivers
v0x5583c14b9690_0 .net "m2", 1 0, v0x5583c14b3300_0;  1 drivers
v0x5583c14b9750_0 .net "overflow", 0 0, v0x5583c14b7230_0;  alias, 1 drivers
v0x5583c14b97f0_0 .net "pronto", 0 0, v0x5583c14b33e0_0;  alias, 1 drivers
v0x5583c14b98e0_0 .net "resultado", 15 0, L_0x5583c146e0a0;  alias, 1 drivers
v0x5583c14b99a0_0 .net "rst", 0 0, v0x5583c14ba0c0_0;  1 drivers
S_0x5583c147bb20 .scope module, "c" "controle" 3 17, 4 1 0, S_0x5583c147b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 1 "lx"
    .port_info 4 /OUTPUT 2 "m0"
    .port_info 5 /OUTPUT 2 "m1"
    .port_info 6 /OUTPUT 2 "m2"
    .port_info 7 /OUTPUT 1 "h"
    .port_info 8 /OUTPUT 1 "ls"
    .port_info 9 /OUTPUT 1 "lh"
    .port_info 10 /OUTPUT 1 "pronto"
P_0x5583c1467400 .param/l "A" 0 4 16, C4<0000>;
P_0x5583c1467440 .param/l "B" 0 4 16, C4<0001>;
P_0x5583c1467480 .param/l "C" 0 4 16, C4<0010>;
P_0x5583c14674c0 .param/l "D" 0 4 16, C4<0011>;
P_0x5583c1467500 .param/l "E" 0 4 16, C4<0100>;
P_0x5583c1467540 .param/l "F" 0 4 16, C4<0101>;
P_0x5583c1467580 .param/l "G" 0 4 16, C4<0110>;
P_0x5583c14675c0 .param/l "H" 0 4 16, C4<0111>;
P_0x5583c1467600 .param/l "I" 0 4 16, C4<1000>;
P_0x5583c1467640 .param/l "J" 0 4 16, C4<1001>;
v0x5583c1492cd0_0 .net "ck", 0 0, v0x5583c14b9c70_0;  alias, 1 drivers
v0x5583c1492260_0 .var "h", 0 0;
v0x5583c14b2e10_0 .net "inicio", 0 0, v0x5583c14b9d30_0;  alias, 1 drivers
v0x5583c14b2eb0_0 .var "lh", 0 0;
v0x5583c14b2f70_0 .var "ls", 0 0;
v0x5583c14b3080_0 .var "lx", 0 0;
v0x5583c14b3140_0 .var "m0", 1 0;
v0x5583c14b3220_0 .var "m1", 1 0;
v0x5583c14b3300_0 .var "m2", 1 0;
v0x5583c14b33e0_0 .var "pronto", 0 0;
v0x5583c14b34a0_0 .net "rst", 0 0, v0x5583c14ba0c0_0;  alias, 1 drivers
v0x5583c14b3560_0 .var "state", 3 0;
E_0x5583c146cbe0/0 .event edge, v0x5583c14b34a0_0;
E_0x5583c146cbe0/1 .event posedge, v0x5583c1492cd0_0;
E_0x5583c146cbe0 .event/or E_0x5583c146cbe0/0, E_0x5583c146cbe0/1;
S_0x5583c14b37a0 .scope module, "op" "operativo" 3 18, 5 1 0, S_0x5583c147b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "lx"
    .port_info 3 /INPUT 2 "m0"
    .port_info 4 /INPUT 2 "m1"
    .port_info 5 /INPUT 2 "m2"
    .port_info 6 /INPUT 1 "h"
    .port_info 7 /INPUT 1 "ls"
    .port_info 8 /INPUT 1 "lh"
    .port_info 9 /INPUT 16 "X"
    .port_info 10 /INPUT 16 "A"
    .port_info 11 /INPUT 16 "B"
    .port_info 12 /INPUT 16 "C"
    .port_info 13 /INPUT 1 "pronto"
    .port_info 14 /OUTPUT 1 "overflow"
    .port_info 15 /OUTPUT 16 "resultado"
P_0x5583c14b3940 .param/l "Zero" 0 5 23, C4<0000000000000000>;
L_0x5583c146e0a0 .functor BUFZ 16, v0x5583c14b6390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5583c14b7650_0 .net "A", 15 0, L_0x7f918501a0a8;  alias, 1 drivers
v0x5583c14b7730_0 .net "B", 15 0, L_0x7f918501a0f0;  alias, 1 drivers
v0x5583c14b7800_0 .net "C", 15 0, L_0x7f918501a138;  alias, 1 drivers
v0x5583c14b7900_0 .net "RegH", 15 0, v0x5583c14b6be0_0;  1 drivers
v0x5583c14b79a0_0 .net "RegS", 15 0, v0x5583c14b6390_0;  1 drivers
v0x5583c14b7a90_0 .net "RegX", 15 0, v0x5583c14b5b80_0;  1 drivers
v0x5583c14b7b50_0 .net "X", 15 0, L_0x7f918501a060;  alias, 1 drivers
v0x5583c14b7c10_0 .net "ck", 0 0, v0x5583c14b9c70_0;  alias, 1 drivers
v0x5583c14b7cb0_0 .net "h", 0 0, v0x5583c1492260_0;  alias, 1 drivers
v0x5583c14b7de0_0 .net "lh", 0 0, v0x5583c14b2eb0_0;  alias, 1 drivers
v0x5583c14b7e80_0 .net "ls", 0 0, v0x5583c14b2f70_0;  alias, 1 drivers
v0x5583c14b7f70_0 .net "lx", 0 0, v0x5583c14b3080_0;  alias, 1 drivers
v0x5583c14b8060_0 .net "m0", 1 0, v0x5583c14b3140_0;  alias, 1 drivers
v0x5583c14b8150_0 .net "m1", 1 0, v0x5583c14b3220_0;  alias, 1 drivers
v0x5583c14b8260_0 .net "m2", 1 0, v0x5583c14b3300_0;  alias, 1 drivers
v0x5583c14b8370_0 .net "outm0", 15 0, v0x5583c14b41d0_0;  1 drivers
v0x5583c14b8430_0 .net "outm1", 15 0, v0x5583c14b4a60_0;  1 drivers
v0x5583c14b8650_0 .net "outm2", 15 0, v0x5583c14b5340_0;  1 drivers
v0x5583c14b8760_0 .net "overflow", 0 0, v0x5583c14b7230_0;  alias, 1 drivers
v0x5583c14b8800_0 .net "pronto", 0 0, v0x5583c14b33e0_0;  alias, 1 drivers
v0x5583c14b88a0_0 .net "res", 15 0, v0x5583c14b72d0_0;  1 drivers
v0x5583c14b8940_0 .net "resultado", 15 0, L_0x5583c146e0a0;  alias, 1 drivers
v0x5583c14b8a00_0 .net "rst", 0 0, v0x5583c14ba0c0_0;  alias, 1 drivers
S_0x5583c14b3bc0 .scope module, "M0" "mux" 5 27, 6 1 0, S_0x5583c14b37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
L_0x7f918501a018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583c14b3e50_0 .net "a", 15 0, L_0x7f918501a018;  1 drivers
v0x5583c14b3f50_0 .net "b", 15 0, L_0x7f918501a0a8;  alias, 1 drivers
v0x5583c14b4030_0 .net "c", 15 0, L_0x7f918501a0f0;  alias, 1 drivers
v0x5583c14b40f0_0 .net "d", 15 0, L_0x7f918501a138;  alias, 1 drivers
v0x5583c14b41d0_0 .var "out", 15 0;
v0x5583c14b4300_0 .net "sel", 1 0, v0x5583c14b3140_0;  alias, 1 drivers
E_0x5583c146bed0/0 .event edge, v0x5583c14b3140_0, v0x5583c14b40f0_0, v0x5583c14b4030_0, v0x5583c14b3f50_0;
E_0x5583c146bed0/1 .event edge, v0x5583c14b3e50_0;
E_0x5583c146bed0 .event/or E_0x5583c146bed0/0, E_0x5583c146bed0/1;
S_0x5583c14b4460 .scope module, "M1" "mux" 5 28, 6 1 0, S_0x5583c14b37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x5583c14b4720_0 .net "a", 15 0, v0x5583c14b41d0_0;  alias, 1 drivers
v0x5583c14b4800_0 .net "b", 15 0, v0x5583c14b5b80_0;  alias, 1 drivers
v0x5583c14b48c0_0 .net "c", 15 0, v0x5583c14b6390_0;  alias, 1 drivers
v0x5583c14b4980_0 .net "d", 15 0, v0x5583c14b6be0_0;  alias, 1 drivers
v0x5583c14b4a60_0 .var "out", 15 0;
v0x5583c14b4b90_0 .net "sel", 1 0, v0x5583c14b3220_0;  alias, 1 drivers
E_0x5583c1494b30/0 .event edge, v0x5583c14b3220_0, v0x5583c14b4980_0, v0x5583c14b48c0_0, v0x5583c14b4800_0;
E_0x5583c1494b30/1 .event edge, v0x5583c14b41d0_0;
E_0x5583c1494b30 .event/or E_0x5583c1494b30/0, E_0x5583c1494b30/1;
S_0x5583c14b4cf0 .scope module, "M2" "mux" 5 29, 6 1 0, S_0x5583c14b37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x5583c14b4fd0_0 .net "a", 15 0, v0x5583c14b5b80_0;  alias, 1 drivers
v0x5583c14b50b0_0 .net "b", 15 0, v0x5583c14b41d0_0;  alias, 1 drivers
v0x5583c14b51a0_0 .net "c", 15 0, v0x5583c14b6390_0;  alias, 1 drivers
v0x5583c14b5270_0 .net "d", 15 0, v0x5583c14b6be0_0;  alias, 1 drivers
v0x5583c14b5340_0 .var "out", 15 0;
v0x5583c14b5450_0 .net "sel", 1 0, v0x5583c14b3300_0;  alias, 1 drivers
E_0x5583c14b4f60/0 .event edge, v0x5583c14b3300_0, v0x5583c14b4980_0, v0x5583c14b48c0_0, v0x5583c14b41d0_0;
E_0x5583c14b4f60/1 .event edge, v0x5583c14b4800_0;
E_0x5583c14b4f60 .event/or E_0x5583c14b4f60/0, E_0x5583c14b4f60/1;
S_0x5583c14b55f0 .scope module, "R1" "regg" 5 25, 7 1 0, S_0x5583c14b37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x5583c14b57c0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x5583c14b59c0_0 .net "ck", 0 0, v0x5583c14b9c70_0;  alias, 1 drivers
v0x5583c14b5ab0_0 .net "l", 0 0, v0x5583c14b3080_0;  alias, 1 drivers
v0x5583c14b5b80_0 .var "r", 15 0;
v0x5583c14b5c50_0 .net "rst", 0 0, v0x5583c14ba0c0_0;  alias, 1 drivers
v0x5583c14b5cf0_0 .net "v", 15 0, L_0x7f918501a060;  alias, 1 drivers
E_0x5583c146d5f0 .event posedge, v0x5583c1492cd0_0;
S_0x5583c14b5e60 .scope module, "R2" "regg" 5 33, 7 1 0, S_0x5583c14b37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x5583c14b6080 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x5583c14b6210_0 .net "ck", 0 0, v0x5583c14b9c70_0;  alias, 1 drivers
v0x5583c14b62d0_0 .net "l", 0 0, v0x5583c14b2f70_0;  alias, 1 drivers
v0x5583c14b6390_0 .var "r", 15 0;
v0x5583c14b6480_0 .net "rst", 0 0, v0x5583c14ba0c0_0;  alias, 1 drivers
v0x5583c14b6570_0 .net "v", 15 0, v0x5583c14b72d0_0;  alias, 1 drivers
S_0x5583c14b6700 .scope module, "R3" "regg" 5 34, 7 1 0, S_0x5583c14b37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x5583c14b68d0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x5583c14b6a60_0 .net "ck", 0 0, v0x5583c14b9c70_0;  alias, 1 drivers
v0x5583c14b6b20_0 .net "l", 0 0, v0x5583c14b2eb0_0;  alias, 1 drivers
v0x5583c14b6be0_0 .var "r", 15 0;
v0x5583c14b6c80_0 .net "rst", 0 0, v0x5583c14ba0c0_0;  alias, 1 drivers
v0x5583c14b6d20_0 .net "v", 15 0, v0x5583c14b72d0_0;  alias, 1 drivers
S_0x5583c14b6e70 .scope module, "U" "ula" 5 31, 8 1 0, S_0x5583c14b37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "v1"
    .port_info 1 /INPUT 16 "v2"
    .port_info 2 /INPUT 1 "h"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 16 "r"
v0x5583c14b7140_0 .net "h", 0 0, v0x5583c1492260_0;  alias, 1 drivers
v0x5583c14b7230_0 .var "overflow", 0 0;
v0x5583c14b72d0_0 .var "r", 15 0;
v0x5583c14b73f0_0 .net "v1", 15 0, v0x5583c14b4a60_0;  alias, 1 drivers
v0x5583c14b74b0_0 .net "v2", 15 0, v0x5583c14b5340_0;  alias, 1 drivers
E_0x5583c14b70c0 .event edge, v0x5583c14b5340_0, v0x5583c14b4a60_0, v0x5583c1492260_0;
    .scope S_0x5583c147bb20;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5583c14b3560_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x5583c147bb20;
T_1 ;
    %wait E_0x5583c146cbe0;
    %load/vec4 v0x5583c14b34a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5583c14b3560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %load/vec4 v0x5583c14b2e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b3080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583c14b3300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c1492260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b2eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14b33e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5583c14b3560_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5583c14b55f0;
T_2 ;
    %wait E_0x5583c146d5f0;
    %load/vec4 v0x5583c14b5c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5583c14b5b80_0, 0, 16;
T_2.0 ;
    %load/vec4 v0x5583c14b5ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5583c14b5cf0_0;
    %store/vec4 v0x5583c14b5b80_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5583c14b3bc0;
T_3 ;
    %wait E_0x5583c146bed0;
    %load/vec4 v0x5583c14b4300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5583c14b3e50_0;
    %store/vec4 v0x5583c14b41d0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5583c14b3f50_0;
    %store/vec4 v0x5583c14b41d0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5583c14b4030_0;
    %store/vec4 v0x5583c14b41d0_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x5583c14b40f0_0;
    %store/vec4 v0x5583c14b41d0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5583c14b4460;
T_4 ;
    %wait E_0x5583c1494b30;
    %load/vec4 v0x5583c14b4b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5583c14b4720_0;
    %store/vec4 v0x5583c14b4a60_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5583c14b4800_0;
    %store/vec4 v0x5583c14b4a60_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5583c14b48c0_0;
    %store/vec4 v0x5583c14b4a60_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5583c14b4980_0;
    %store/vec4 v0x5583c14b4a60_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5583c14b4cf0;
T_5 ;
    %wait E_0x5583c14b4f60;
    %load/vec4 v0x5583c14b5450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5583c14b4fd0_0;
    %store/vec4 v0x5583c14b5340_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5583c14b50b0_0;
    %store/vec4 v0x5583c14b5340_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5583c14b51a0_0;
    %store/vec4 v0x5583c14b5340_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5583c14b5270_0;
    %store/vec4 v0x5583c14b5340_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5583c14b6e70;
T_6 ;
    %wait E_0x5583c14b70c0;
    %load/vec4 v0x5583c14b7140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x5583c14b73f0_0;
    %pad/u 17;
    %load/vec4 v0x5583c14b74b0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5583c14b72d0_0, 0, 16;
    %store/vec4 v0x5583c14b7230_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x5583c14b73f0_0;
    %pad/u 17;
    %load/vec4 v0x5583c14b74b0_0;
    %pad/u 17;
    %mul;
    %split/vec4 16;
    %store/vec4 v0x5583c14b72d0_0, 0, 16;
    %store/vec4 v0x5583c14b7230_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5583c14b5e60;
T_7 ;
    %wait E_0x5583c146d5f0;
    %load/vec4 v0x5583c14b6480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5583c14b6390_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x5583c14b62d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5583c14b6570_0;
    %store/vec4 v0x5583c14b6390_0, 0, 16;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5583c14b6700;
T_8 ;
    %wait E_0x5583c146d5f0;
    %load/vec4 v0x5583c14b6c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5583c14b6be0_0, 0, 16;
T_8.0 ;
    %load/vec4 v0x5583c14b6b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5583c14b6d20_0;
    %store/vec4 v0x5583c14b6be0_0, 0, 16;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5583c1481d90;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583c14b9c70_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5583c1481d90;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x5583c14b9c70_0;
    %inv;
    %assign/vec4 v0x5583c14b9c70_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5583c1481d90;
T_11 ;
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14ba0c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14b9d30_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14b9d30_0, 0;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583c14ba0c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583c14ba0c0_0, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "projeto.v";
    "controle.v";
    "operativo.v";
    "mux.v";
    "regg.v";
    "ula.v";
