#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 22 21:08:14 2018
# Process ID: 13564
# Current directory: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7644 C:\Users\EnglishOnly\Desktop\Vivado\lab8\lab8_homework_2\lab8_2_1.xpr
# Log file: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/vivado.log
# Journal file: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_2_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 915.145 ; gain = 192.035
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 22 21:09:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:09:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B535A
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 22 21:23:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:23:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B535A
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property -dict [list CONFIG.Count_Mode {DOWN} CONFIG.Threshold_Value {9}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
export_ip_user_files -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
reset_run c_counter_binary_0_synth_1
launch_runs -jobs 4 c_counter_binary_0_synth_1
[Thu Nov 22 21:27:01 2018] Launched c_counter_binary_0_synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'c_counter_binary_0'... please wait for 'c_counter_binary_0_synth_1' run to finish...
wait_on_run c_counter_binary_0_synth_1
[Thu Nov 22 21:27:01 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:27:06 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:27:11 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:27:17 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:27:27 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:27:37 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:27:47 2018] Waiting for c_counter_binary_0_synth_1 to finish...

*** Running vivado
    with args -log c_counter_binary_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_counter_binary_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c_counter_binary_0.tcl -notrace
Command: synth_design -top c_counter_binary_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.066 ; gain = 98.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 1 - type: integer 
	Parameter C_COUNT_TO bound to: 1001 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 1 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1001 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 1 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_12' declared at 'c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2130' bound to instance 'U0' of component 'c_counter_binary_v12_0_12' [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_0' (8#1) [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:68]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port up
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port load
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[0]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[0]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port sinit
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 475.836 ; gain = 163.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 475.836 ; gain = 163.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 475.836 ; gain = 163.199
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 780.598 ; gain = 1.637
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 780.598 ; gain = 467.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 780.598 ; gain = 467.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 780.598 ; gain = 467.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 780.598 ; gain = 467.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port UP
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port LOAD
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 780.598 ; gain = 467.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 798.324 ; gain = 485.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT4  |     1|
|3     |LUT6  |     1|
|4     |MUXCY |     3|
|5     |XORCY |     4|
|6     |FDRE  |     5|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 807.852 ; gain = 190.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 807.852 ; gain = 495.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 822.238 ; gain = 521.074
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file c_counter_binary_0_utilization_synth.rpt -pb c_counter_binary_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 822.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 21:27:45 2018...
[Thu Nov 22 21:27:47 2018] c_counter_binary_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1643.445 ; gain = 0.395
export_simulation -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -directory C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.ip_user_files -ipstatic_source_dir C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/modelsim} {questa=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/questa} {riviera=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/riviera} {activehdl=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 22 21:28:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:28:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B535A
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property -dict [list CONFIG.Count_Mode {UP} CONFIG.Threshold_Value {0}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
export_ip_user_files -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
reset_run c_counter_binary_0_synth_1
launch_runs -jobs 4 c_counter_binary_0_synth_1
[Thu Nov 22 21:31:39 2018] Launched c_counter_binary_0_synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'c_counter_binary_0'... please wait for 'c_counter_binary_0_synth_1' run to finish...
wait_on_run c_counter_binary_0_synth_1
[Thu Nov 22 21:31:39 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:31:45 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:31:50 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:31:55 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:32:05 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:32:15 2018] Waiting for c_counter_binary_0_synth_1 to finish...
[Thu Nov 22 21:32:25 2018] Waiting for c_counter_binary_0_synth_1 to finish...

*** Running vivado
    with args -log c_counter_binary_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_counter_binary_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c_counter_binary_0.tcl -notrace
Command: synth_design -top c_counter_binary_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.109 ; gain = 98.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 1 - type: integer 
	Parameter C_COUNT_TO bound to: 1001 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 1 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_12' declared at 'c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2130' bound to instance 'U0' of component 'c_counter_binary_v12_0_12' [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_0' (8#1) [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/synth/c_counter_binary_0.vhd:68]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port up
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port load
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[0]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[0]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port sinit
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.988 ; gain = 162.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.988 ; gain = 162.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.988 ; gain = 162.023
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 774.891 ; gain = 1.566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 774.891 ; gain = 461.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 774.891 ; gain = 461.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 774.891 ; gain = 461.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 774.891 ; gain = 461.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port UP
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port LOAD
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_viv has unconnected port L[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 774.891 ; gain = 461.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 802.645 ; gain = 489.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 802.645 ; gain = 489.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT3  |     1|
|3     |LUT6  |     1|
|4     |MUXCY |     3|
|5     |XORCY |     4|
|6     |FDRE  |     5|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 812.180 ; gain = 199.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 812.180 ; gain = 499.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 824.391 ; gain = 522.898
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file c_counter_binary_0_utilization_synth.rpt -pb c_counter_binary_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 824.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 21:32:24 2018...
[Thu Nov 22 21:32:25 2018] c_counter_binary_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1651.766 ; gain = 0.348
export_simulation -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -directory C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.ip_user_files -ipstatic_source_dir C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/modelsim} {questa=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/questa} {riviera=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/riviera} {activehdl=C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 22 21:32:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:32:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B535A
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 22 21:36:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:36:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
set_property -dict [list CONFIG.Threshold_Value {9}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_0, cache-ID = 1d3c2a6d5278ae47; cache size = 0.956 MB.
catch { [ delete_ip_run [get_ips -all c_counter_binary_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/c_counter_binary_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' from fileset 'c_counter_binary_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci'
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 21:37:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:37:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 21:37:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:37:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 21:37:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:37:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B535A
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 21:41:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:41:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property -dict [list CONFIG.Threshold_Value {0}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_0, cache-ID = 236ca4b48ff974c2; cache size = 0.956 MB.
export_ip_user_files -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 21:44:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 21:44:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B535A
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B535A
set_property -dict [list CONFIG.Threshold_Value {1}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_0, cache-ID = c80ebea2511aa395; cache size = 0.956 MB.
export_ip_user_files -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 22:13:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 22:13:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B535A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property -dict [list CONFIG.Threshold_Value {0}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_0, cache-ID = 236ca4b48ff974c2; cache size = 0.956 MB.
export_ip_user_files -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 22:22:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 22:22:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property -dict [list CONFIG.Threshold_Value {9}] [get_ips c_counter_binary_0]
generate_target all [get_files  C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_0, cache-ID = 1d3c2a6d5278ae47; cache size = 0.956 MB.
export_ip_user_files -of_objects [get_files C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 22:26:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 22:26:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' is already up-to-date
[Thu Nov 22 22:31:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/synth_1/runme.log
[Thu Nov 22 22:31:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.runs/impl_1/lab8_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: lab8_2_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1788.809 ; gain = 112.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_2_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Counter0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter0' (2#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Counter1' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/Counter2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter1' (4#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/Counter2.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (5#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab8_2_1' (6#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:23]
WARNING: [Synth 8-3917] design lab8_2_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[2] driven by constant 1
WARNING: [Synth 8-3331] design lab8_2_1 has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1828.582 ; gain = 152.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1828.582 ; gain = 152.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1828.582 ; gain = 152.324
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'nolabel_line27'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'nolabel_line29'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line27/inst'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line27/inst'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line27/inst'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line27/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.520 ; gain = 504.262
24 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2180.520 ; gain = 506.105
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2205.656 ; gain = 16.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_2_1' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Counter0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter0' (2#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/.Xil/Vivado-13564-YC/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Counter1' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/Counter2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter1' (4#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/Counter2.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (5#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab8_2_1' (6#1) [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:23]
WARNING: [Synth 8-3917] design lab8_2_1 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab8_2_1 has port an[2] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2224.465 ; gain = 35.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2224.465 ; gain = 35.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2224.465 ; gain = 35.445
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'nolabel_line27'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'nolabel_line29'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line27/inst'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line27/inst'
Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line27/inst'
Finished Parsing XDC File [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line27/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc:85]
Finished Parsing XDC File [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/EnglishOnly/Desktop/Vivado/lab8/lab8_homework_2/lab8_2_1.srcs/constrs_1/imports/lab8/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lab8_2_1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2240.527 ; gain = 51.508
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B535A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 23:08:09 2018...
