INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB07/LAB07.srcs/sources_1/new/simple_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB07/LAB07.srcs/sim_1/new/simple_regs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_regs_tb'
