// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fc_snn_top_HH_
#define _fc_snn_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fc_snn_top_W_FC_V_0.h"
#include "fc_snn_top_W_FC_V_1.h"
#include "fc_snn_top_W_FC_V_2.h"
#include "fc_snn_top_W_FC_V_3.h"
#include "fc_snn_top_W_FC_V_4.h"
#include "fc_snn_top_W_FC_V_5.h"
#include "fc_snn_top_W_FC_V_6.h"
#include "fc_snn_top_W_FC_V_7.h"
#include "fc_snn_top_W_FC_V_8.h"
#include "fc_snn_top_W_FC_V_9.h"
#include "fc_snn_top_CTRL_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct fc_snn_top : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<4> > in_stream_TKEEP;
    sc_in< sc_lv<4> > in_stream_TSTRB;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<32> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<4> > out_stream_TKEEP;
    sc_out< sc_lv<4> > out_stream_TSTRB;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<4> > ap_var_for_const1;


    // Module declarations
    fc_snn_top(sc_module_name name);
    SC_HAS_PROCESS(fc_snn_top);

    ~fc_snn_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fc_snn_top_W_FC_V_0* W_FC_V_0_U;
    fc_snn_top_W_FC_V_1* W_FC_V_1_U;
    fc_snn_top_W_FC_V_2* W_FC_V_2_U;
    fc_snn_top_W_FC_V_3* W_FC_V_3_U;
    fc_snn_top_W_FC_V_4* W_FC_V_4_U;
    fc_snn_top_W_FC_V_5* W_FC_V_5_U;
    fc_snn_top_W_FC_V_6* W_FC_V_6_U;
    fc_snn_top_W_FC_V_7* W_FC_V_7_U;
    fc_snn_top_W_FC_V_8* W_FC_V_8_U;
    fc_snn_top_W_FC_V_9* W_FC_V_9_U;
    fc_snn_top_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* fc_snn_top_CTRL_s_axi_U;
    regslice_both<32>* regslice_both_in_stream_V_data_V_U;
    regslice_both<4>* regslice_both_in_stream_V_keep_V_U;
    regslice_both<4>* regslice_both_in_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_in_stream_V_last_V_U;
    regslice_both<32>* regslice_both_out_stream_V_data_V_U;
    regslice_both<4>* regslice_both_out_stream_V_keep_V_U;
    regslice_both<4>* regslice_both_out_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_out_stream_V_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > n_steps;
    sc_signal< sc_logic > clear_state;
    sc_signal< sc_lv<32> > v_mem_V_0;
    sc_signal< sc_lv<32> > v_mem_V_1;
    sc_signal< sc_lv<32> > v_mem_V_2;
    sc_signal< sc_lv<32> > v_mem_V_3;
    sc_signal< sc_lv<32> > v_mem_V_4;
    sc_signal< sc_lv<32> > v_mem_V_5;
    sc_signal< sc_lv<32> > v_mem_V_6;
    sc_signal< sc_lv<32> > v_mem_V_7;
    sc_signal< sc_lv<32> > v_mem_V_8;
    sc_signal< sc_lv<32> > v_mem_V_9;
    sc_signal< sc_lv<12> > W_FC_V_0_address0;
    sc_signal< sc_logic > W_FC_V_0_ce0;
    sc_signal< sc_lv<6> > W_FC_V_0_q0;
    sc_signal< sc_lv<12> > W_FC_V_1_address0;
    sc_signal< sc_logic > W_FC_V_1_ce0;
    sc_signal< sc_lv<6> > W_FC_V_1_q0;
    sc_signal< sc_lv<12> > W_FC_V_2_address0;
    sc_signal< sc_logic > W_FC_V_2_ce0;
    sc_signal< sc_lv<6> > W_FC_V_2_q0;
    sc_signal< sc_lv<12> > W_FC_V_3_address0;
    sc_signal< sc_logic > W_FC_V_3_ce0;
    sc_signal< sc_lv<6> > W_FC_V_3_q0;
    sc_signal< sc_lv<12> > W_FC_V_4_address0;
    sc_signal< sc_logic > W_FC_V_4_ce0;
    sc_signal< sc_lv<6> > W_FC_V_4_q0;
    sc_signal< sc_lv<12> > W_FC_V_5_address0;
    sc_signal< sc_logic > W_FC_V_5_ce0;
    sc_signal< sc_lv<6> > W_FC_V_5_q0;
    sc_signal< sc_lv<12> > W_FC_V_6_address0;
    sc_signal< sc_logic > W_FC_V_6_ce0;
    sc_signal< sc_lv<6> > W_FC_V_6_q0;
    sc_signal< sc_lv<12> > W_FC_V_7_address0;
    sc_signal< sc_logic > W_FC_V_7_ce0;
    sc_signal< sc_lv<7> > W_FC_V_7_q0;
    sc_signal< sc_lv<12> > W_FC_V_8_address0;
    sc_signal< sc_logic > W_FC_V_8_ce0;
    sc_signal< sc_lv<7> > W_FC_V_8_q0;
    sc_signal< sc_lv<12> > W_FC_V_9_address0;
    sc_signal< sc_logic > W_FC_V_9_ce0;
    sc_signal< sc_lv<6> > W_FC_V_9_q0;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln43_fu_562_p2;
    sc_signal< sc_lv<1> > icmp_ln64_fu_620_p2;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln60_1_reg_1675;
    sc_signal< sc_lv<1> > icmp_ln60_1_reg_1675_pp0_iter2_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > icmp_ln60_1_reg_1675_pp0_iter3_reg;
    sc_signal< sc_lv<44> > indvar_flatten_reg_330;
    sc_signal< sc_lv<31> > t_0_reg_341;
    sc_signal< sc_lv<32> > acc_V_9_0_reg_352;
    sc_signal< sc_lv<32> > acc_V_8_0_reg_364;
    sc_signal< sc_lv<32> > acc_V_7_0_reg_376;
    sc_signal< sc_lv<32> > acc_V_6_0_reg_388;
    sc_signal< sc_lv<32> > acc_V_5_0_reg_400;
    sc_signal< sc_lv<32> > acc_V_4_0_reg_412;
    sc_signal< sc_lv<32> > acc_V_3_0_reg_424;
    sc_signal< sc_lv<32> > acc_V_2_0_reg_436;
    sc_signal< sc_lv<32> > acc_V_1_0_reg_448;
    sc_signal< sc_lv<32> > acc_V_0_0_reg_460;
    sc_signal< sc_lv<13> > i_0_reg_472;
    sc_signal< sc_lv<32> > add_ln96_fu_543_p2;
    sc_signal< sc_lv<32> > add_ln96_reg_1574;
    sc_signal< sc_lv<44> > tmp_fu_549_p3;
    sc_signal< sc_lv<44> > tmp_reg_1579;
    sc_signal< sc_lv<1> > icmp_ln43_reg_1584;
    sc_signal< bool > ap_predicate_op71_read_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln43_reg_1584_pp0_iter1_reg;
    sc_signal< sc_lv<44> > add_ln43_fu_567_p2;
    sc_signal< sc_lv<1> > icmp_ln60_fu_576_p2;
    sc_signal< sc_lv<1> > icmp_ln60_reg_1593;
    sc_signal< sc_lv<31> > select_ln43_12_fu_604_p3;
    sc_signal< sc_lv<31> > select_ln43_12_reg_1607;
    sc_signal< sc_lv<5> > bvh_d_index_fu_616_p1;
    sc_signal< sc_lv<5> > bvh_d_index_reg_1612;
    sc_signal< sc_lv<13> > i_fu_654_p2;
    sc_signal< sc_lv<13> > i_reg_1670;
    sc_signal< sc_lv<1> > icmp_ln60_1_fu_660_p2;
    sc_signal< sc_lv<1> > icmp_ln60_1_reg_1675_pp0_iter1_reg;
    sc_signal< sc_lv<1> > y_last_V_fu_666_p2;
    sc_signal< sc_lv<1> > y_last_V_reg_1679;
    sc_signal< sc_lv<1> > y_last_V_reg_1679_pp0_iter1_reg;
    sc_signal< sc_lv<1> > y_last_V_reg_1679_pp0_iter2_reg;
    sc_signal< sc_lv<32> > acc_9_V_1_fu_865_p3;
    sc_signal< sc_lv<32> > acc_9_V_1_reg_1684;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > acc_8_V_1_fu_873_p3;
    sc_signal< sc_lv<32> > acc_8_V_1_reg_1690;
    sc_signal< sc_lv<32> > acc_7_V_1_fu_881_p3;
    sc_signal< sc_lv<32> > acc_7_V_1_reg_1696;
    sc_signal< sc_lv<32> > acc_6_V_1_fu_889_p3;
    sc_signal< sc_lv<32> > acc_6_V_1_reg_1702;
    sc_signal< sc_lv<32> > acc_5_V_1_fu_897_p3;
    sc_signal< sc_lv<32> > acc_5_V_1_reg_1708;
    sc_signal< sc_lv<32> > acc_4_V_1_fu_905_p3;
    sc_signal< sc_lv<32> > acc_4_V_1_reg_1714;
    sc_signal< sc_lv<32> > acc_3_V_1_fu_913_p3;
    sc_signal< sc_lv<32> > acc_3_V_1_reg_1720;
    sc_signal< sc_lv<32> > acc_2_V_1_fu_921_p3;
    sc_signal< sc_lv<32> > acc_2_V_1_reg_1726;
    sc_signal< sc_lv<32> > acc_1_V_1_fu_929_p3;
    sc_signal< sc_lv<32> > acc_1_V_1_reg_1732;
    sc_signal< sc_lv<32> > acc_0_V_1_fu_937_p3;
    sc_signal< sc_lv<32> > acc_0_V_1_reg_1738;
    sc_signal< sc_lv<1> > icmp_ln891_fu_964_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1744;
    sc_signal< sc_lv<1> > icmp_ln891_1_fu_1009_p2;
    sc_signal< sc_lv<1> > icmp_ln891_1_reg_1749;
    sc_signal< sc_lv<1> > icmp_ln891_2_fu_1054_p2;
    sc_signal< sc_lv<1> > icmp_ln891_2_reg_1754;
    sc_signal< sc_lv<1> > icmp_ln891_3_fu_1099_p2;
    sc_signal< sc_lv<1> > icmp_ln891_3_reg_1759;
    sc_signal< sc_lv<1> > icmp_ln891_4_fu_1144_p2;
    sc_signal< sc_lv<1> > icmp_ln891_4_reg_1764;
    sc_signal< sc_lv<1> > icmp_ln891_5_fu_1189_p2;
    sc_signal< sc_lv<1> > icmp_ln891_5_reg_1769;
    sc_signal< sc_lv<1> > icmp_ln891_6_fu_1234_p2;
    sc_signal< sc_lv<1> > icmp_ln891_6_reg_1774;
    sc_signal< sc_lv<1> > icmp_ln891_7_fu_1279_p2;
    sc_signal< sc_lv<1> > icmp_ln891_7_reg_1779;
    sc_signal< sc_lv<1> > icmp_ln891_8_fu_1324_p2;
    sc_signal< sc_lv<1> > icmp_ln891_8_reg_1784;
    sc_signal< sc_lv<1> > icmp_ln891_9_fu_1369_p2;
    sc_signal< sc_lv<1> > icmp_ln891_9_reg_1789;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<31> > ap_phi_mux_t_0_phi_fu_345_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_9_0_phi_fu_356_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_8_0_phi_fu_368_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_7_0_phi_fu_380_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_6_0_phi_fu_392_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_5_0_phi_fu_404_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_4_0_phi_fu_416_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_3_0_phi_fu_428_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_2_0_phi_fu_440_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_1_0_phi_fu_452_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_acc_V_0_0_phi_fu_464_p4;
    sc_signal< sc_lv<13> > ap_phi_mux_i_0_phi_fu_476_p4;
    sc_signal< sc_lv<64> > zext_ln73_fu_640_p1;
    sc_signal< sc_lv<1> > clear_state_read_read_fu_158_p2;
    sc_signal< sc_lv<32> > select_ln85_fu_976_p3;
    sc_signal< sc_lv<32> > select_ln891_fu_1021_p3;
    sc_signal< sc_lv<32> > select_ln891_2_fu_1066_p3;
    sc_signal< sc_lv<32> > select_ln891_4_fu_1111_p3;
    sc_signal< sc_lv<32> > select_ln891_6_fu_1156_p3;
    sc_signal< sc_lv<32> > select_ln891_8_fu_1201_p3;
    sc_signal< sc_lv<32> > select_ln891_10_fu_1246_p3;
    sc_signal< sc_lv<32> > select_ln891_12_fu_1291_p3;
    sc_signal< sc_lv<32> > select_ln891_14_fu_1336_p3;
    sc_signal< sc_lv<32> > select_ln891_16_fu_1381_p3;
    sc_signal< sc_lv<32> > p_Val2_s_fu_154;
    sc_signal< sc_lv<32> > select_ln43_10_fu_582_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<31> > add_ln43_1_fu_598_p2;
    sc_signal< sc_lv<13> > select_ln43_11_fu_590_p3;
    sc_signal< sc_lv<32> > zext_ln43_fu_612_p1;
    sc_signal< sc_lv<32> > zext_ln64_fu_741_p1;
    sc_signal< sc_lv<32> > shl_ln791_fu_747_p2;
    sc_signal< sc_lv<32> > and_ln791_fu_753_p2;
    sc_signal< sc_lv<32> > select_ln43_9_fu_734_p3;
    sc_signal< sc_lv<32> > sext_ln68_fu_765_p1;
    sc_signal< sc_lv<32> > select_ln43_8_fu_727_p3;
    sc_signal< sc_lv<32> > sext_ln68_1_fu_775_p1;
    sc_signal< sc_lv<32> > select_ln43_7_fu_720_p3;
    sc_signal< sc_lv<32> > sext_ln68_2_fu_785_p1;
    sc_signal< sc_lv<32> > select_ln43_6_fu_713_p3;
    sc_signal< sc_lv<32> > sext_ln68_3_fu_795_p1;
    sc_signal< sc_lv<32> > select_ln43_5_fu_706_p3;
    sc_signal< sc_lv<32> > sext_ln68_4_fu_805_p1;
    sc_signal< sc_lv<32> > select_ln43_4_fu_699_p3;
    sc_signal< sc_lv<32> > sext_ln68_5_fu_815_p1;
    sc_signal< sc_lv<32> > select_ln43_3_fu_692_p3;
    sc_signal< sc_lv<32> > sext_ln68_6_fu_825_p1;
    sc_signal< sc_lv<32> > select_ln43_2_fu_685_p3;
    sc_signal< sc_lv<32> > sext_ln68_7_fu_835_p1;
    sc_signal< sc_lv<32> > select_ln43_1_fu_678_p3;
    sc_signal< sc_lv<32> > sext_ln68_8_fu_845_p1;
    sc_signal< sc_lv<32> > select_ln43_fu_671_p3;
    sc_signal< sc_lv<32> > sext_ln68_9_fu_855_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_759_p2;
    sc_signal< sc_lv<32> > acc_9_V_fu_859_p2;
    sc_signal< sc_lv<32> > acc_8_V_fu_849_p2;
    sc_signal< sc_lv<32> > acc_7_V_fu_839_p2;
    sc_signal< sc_lv<32> > acc_6_V_fu_829_p2;
    sc_signal< sc_lv<32> > acc_5_V_fu_819_p2;
    sc_signal< sc_lv<32> > acc_4_V_fu_809_p2;
    sc_signal< sc_lv<32> > acc_3_V_fu_799_p2;
    sc_signal< sc_lv<32> > acc_2_V_fu_789_p2;
    sc_signal< sc_lv<32> > acc_1_V_fu_779_p2;
    sc_signal< sc_lv<32> > acc_0_V_fu_769_p2;
    sc_signal< sc_lv<32> > add_ln700_fu_949_p2;
    sc_signal< sc_lv<24> > tmp_3_fu_954_p4;
    sc_signal< sc_lv<32> > add_ln701_fu_970_p2;
    sc_signal< sc_lv<32> > add_ln700_1_fu_994_p2;
    sc_signal< sc_lv<24> > tmp_4_fu_999_p4;
    sc_signal< sc_lv<32> > add_ln701_1_fu_1015_p2;
    sc_signal< sc_lv<32> > add_ln700_2_fu_1039_p2;
    sc_signal< sc_lv<24> > tmp_5_fu_1044_p4;
    sc_signal< sc_lv<32> > add_ln701_2_fu_1060_p2;
    sc_signal< sc_lv<32> > add_ln700_3_fu_1084_p2;
    sc_signal< sc_lv<24> > tmp_7_fu_1089_p4;
    sc_signal< sc_lv<32> > add_ln701_3_fu_1105_p2;
    sc_signal< sc_lv<32> > add_ln700_4_fu_1129_p2;
    sc_signal< sc_lv<24> > tmp_9_fu_1134_p4;
    sc_signal< sc_lv<32> > add_ln701_4_fu_1150_p2;
    sc_signal< sc_lv<32> > add_ln700_5_fu_1174_p2;
    sc_signal< sc_lv<24> > tmp_11_fu_1179_p4;
    sc_signal< sc_lv<32> > add_ln701_5_fu_1195_p2;
    sc_signal< sc_lv<32> > add_ln700_6_fu_1219_p2;
    sc_signal< sc_lv<24> > tmp_13_fu_1224_p4;
    sc_signal< sc_lv<32> > add_ln701_6_fu_1240_p2;
    sc_signal< sc_lv<32> > add_ln700_7_fu_1264_p2;
    sc_signal< sc_lv<24> > tmp_15_fu_1269_p4;
    sc_signal< sc_lv<32> > add_ln701_7_fu_1285_p2;
    sc_signal< sc_lv<32> > add_ln700_8_fu_1309_p2;
    sc_signal< sc_lv<24> > tmp_17_fu_1314_p4;
    sc_signal< sc_lv<32> > add_ln701_8_fu_1330_p2;
    sc_signal< sc_lv<32> > add_ln700_9_fu_1354_p2;
    sc_signal< sc_lv<24> > tmp_19_fu_1359_p4;
    sc_signal< sc_lv<32> > add_ln701_9_fu_1375_p2;
    sc_signal< sc_lv<1> > xor_ln85_fu_1395_p2;
    sc_signal< sc_lv<2> > zext_ln700_fu_1400_p1;
    sc_signal< sc_lv<2> > tmp_2_fu_1404_p3;
    sc_signal< sc_lv<2> > select_ln891_1_fu_1412_p3;
    sc_signal< sc_lv<3> > tmp_6_fu_1423_p3;
    sc_signal< sc_lv<32> > zext_ln891_fu_1419_p1;
    sc_signal< sc_lv<32> > zext_ln816_fu_1431_p1;
    sc_signal< sc_lv<32> > select_ln891_3_fu_1435_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_1442_p4;
    sc_signal< sc_lv<32> > select_ln891_5_fu_1452_p3;
    sc_signal< sc_lv<32> > tmp_10_fu_1459_p4;
    sc_signal< sc_lv<32> > select_ln891_7_fu_1469_p3;
    sc_signal< sc_lv<32> > tmp_12_fu_1476_p4;
    sc_signal< sc_lv<32> > select_ln891_9_fu_1486_p3;
    sc_signal< sc_lv<32> > tmp_14_fu_1493_p4;
    sc_signal< sc_lv<32> > select_ln891_11_fu_1503_p3;
    sc_signal< sc_lv<32> > tmp_16_fu_1510_p4;
    sc_signal< sc_lv<32> > select_ln891_13_fu_1520_p3;
    sc_signal< sc_lv<32> > tmp_18_fu_1527_p4;
    sc_signal< sc_lv<32> > select_ln891_15_fu_1537_p3;
    sc_signal< sc_lv<32> > tmp_20_fu_1544_p4;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_stream_TDATA_int;
    sc_signal< sc_logic > in_stream_TVALID_int;
    sc_signal< sc_logic > in_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_stream_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_stream_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_stream_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_ack_in;
    sc_signal< sc_lv<32> > out_stream_TDATA_int;
    sc_signal< sc_logic > out_stream_TVALID_int;
    sc_signal< sc_logic > out_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<44> ap_const_lv44_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<44> ap_const_lv44_1;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<32> ap_const_lv32_FFFFFF00;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_W_FC_V_0_address0();
    void thread_W_FC_V_0_ce0();
    void thread_W_FC_V_1_address0();
    void thread_W_FC_V_1_ce0();
    void thread_W_FC_V_2_address0();
    void thread_W_FC_V_2_ce0();
    void thread_W_FC_V_3_address0();
    void thread_W_FC_V_3_ce0();
    void thread_W_FC_V_4_address0();
    void thread_W_FC_V_4_ce0();
    void thread_W_FC_V_5_address0();
    void thread_W_FC_V_5_ce0();
    void thread_W_FC_V_6_address0();
    void thread_W_FC_V_6_ce0();
    void thread_W_FC_V_7_address0();
    void thread_W_FC_V_7_ce0();
    void thread_W_FC_V_8_address0();
    void thread_W_FC_V_8_ce0();
    void thread_W_FC_V_9_address0();
    void thread_W_FC_V_9_ce0();
    void thread_acc_0_V_1_fu_937_p3();
    void thread_acc_0_V_fu_769_p2();
    void thread_acc_1_V_1_fu_929_p3();
    void thread_acc_1_V_fu_779_p2();
    void thread_acc_2_V_1_fu_921_p3();
    void thread_acc_2_V_fu_789_p2();
    void thread_acc_3_V_1_fu_913_p3();
    void thread_acc_3_V_fu_799_p2();
    void thread_acc_4_V_1_fu_905_p3();
    void thread_acc_4_V_fu_809_p2();
    void thread_acc_5_V_1_fu_897_p3();
    void thread_acc_5_V_fu_819_p2();
    void thread_acc_6_V_1_fu_889_p3();
    void thread_acc_6_V_fu_829_p2();
    void thread_acc_7_V_1_fu_881_p3();
    void thread_acc_7_V_fu_839_p2();
    void thread_acc_8_V_1_fu_873_p3();
    void thread_acc_8_V_fu_849_p2();
    void thread_acc_9_V_1_fu_865_p3();
    void thread_acc_9_V_fu_859_p2();
    void thread_add_ln43_1_fu_598_p2();
    void thread_add_ln43_fu_567_p2();
    void thread_add_ln700_1_fu_994_p2();
    void thread_add_ln700_2_fu_1039_p2();
    void thread_add_ln700_3_fu_1084_p2();
    void thread_add_ln700_4_fu_1129_p2();
    void thread_add_ln700_5_fu_1174_p2();
    void thread_add_ln700_6_fu_1219_p2();
    void thread_add_ln700_7_fu_1264_p2();
    void thread_add_ln700_8_fu_1309_p2();
    void thread_add_ln700_9_fu_1354_p2();
    void thread_add_ln700_fu_949_p2();
    void thread_add_ln701_1_fu_1015_p2();
    void thread_add_ln701_2_fu_1060_p2();
    void thread_add_ln701_3_fu_1105_p2();
    void thread_add_ln701_4_fu_1150_p2();
    void thread_add_ln701_5_fu_1195_p2();
    void thread_add_ln701_6_fu_1240_p2();
    void thread_add_ln701_7_fu_1285_p2();
    void thread_add_ln701_8_fu_1330_p2();
    void thread_add_ln701_9_fu_1375_p2();
    void thread_add_ln701_fu_970_p2();
    void thread_add_ln96_fu_543_p2();
    void thread_and_ln791_fu_753_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_acc_V_0_0_phi_fu_464_p4();
    void thread_ap_phi_mux_acc_V_1_0_phi_fu_452_p4();
    void thread_ap_phi_mux_acc_V_2_0_phi_fu_440_p4();
    void thread_ap_phi_mux_acc_V_3_0_phi_fu_428_p4();
    void thread_ap_phi_mux_acc_V_4_0_phi_fu_416_p4();
    void thread_ap_phi_mux_acc_V_5_0_phi_fu_404_p4();
    void thread_ap_phi_mux_acc_V_6_0_phi_fu_392_p4();
    void thread_ap_phi_mux_acc_V_7_0_phi_fu_380_p4();
    void thread_ap_phi_mux_acc_V_8_0_phi_fu_368_p4();
    void thread_ap_phi_mux_acc_V_9_0_phi_fu_356_p4();
    void thread_ap_phi_mux_i_0_phi_fu_476_p4();
    void thread_ap_phi_mux_t_0_phi_fu_345_p4();
    void thread_ap_predicate_op71_read_state2();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bvh_d_index_fu_616_p1();
    void thread_clear_state_read_read_fu_158_p2();
    void thread_i_fu_654_p2();
    void thread_icmp_ln43_fu_562_p2();
    void thread_icmp_ln60_1_fu_660_p2();
    void thread_icmp_ln60_fu_576_p2();
    void thread_icmp_ln64_fu_620_p2();
    void thread_icmp_ln891_1_fu_1009_p2();
    void thread_icmp_ln891_2_fu_1054_p2();
    void thread_icmp_ln891_3_fu_1099_p2();
    void thread_icmp_ln891_4_fu_1144_p2();
    void thread_icmp_ln891_5_fu_1189_p2();
    void thread_icmp_ln891_6_fu_1234_p2();
    void thread_icmp_ln891_7_fu_1279_p2();
    void thread_icmp_ln891_8_fu_1324_p2();
    void thread_icmp_ln891_9_fu_1369_p2();
    void thread_icmp_ln891_fu_964_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_TREADY_int();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDATA_int();
    void thread_out_stream_TVALID();
    void thread_out_stream_TVALID_int();
    void thread_p_Result_s_fu_759_p2();
    void thread_select_ln43_10_fu_582_p3();
    void thread_select_ln43_11_fu_590_p3();
    void thread_select_ln43_12_fu_604_p3();
    void thread_select_ln43_1_fu_678_p3();
    void thread_select_ln43_2_fu_685_p3();
    void thread_select_ln43_3_fu_692_p3();
    void thread_select_ln43_4_fu_699_p3();
    void thread_select_ln43_5_fu_706_p3();
    void thread_select_ln43_6_fu_713_p3();
    void thread_select_ln43_7_fu_720_p3();
    void thread_select_ln43_8_fu_727_p3();
    void thread_select_ln43_9_fu_734_p3();
    void thread_select_ln43_fu_671_p3();
    void thread_select_ln85_fu_976_p3();
    void thread_select_ln891_10_fu_1246_p3();
    void thread_select_ln891_11_fu_1503_p3();
    void thread_select_ln891_12_fu_1291_p3();
    void thread_select_ln891_13_fu_1520_p3();
    void thread_select_ln891_14_fu_1336_p3();
    void thread_select_ln891_15_fu_1537_p3();
    void thread_select_ln891_16_fu_1381_p3();
    void thread_select_ln891_1_fu_1412_p3();
    void thread_select_ln891_2_fu_1066_p3();
    void thread_select_ln891_3_fu_1435_p3();
    void thread_select_ln891_4_fu_1111_p3();
    void thread_select_ln891_5_fu_1452_p3();
    void thread_select_ln891_6_fu_1156_p3();
    void thread_select_ln891_7_fu_1469_p3();
    void thread_select_ln891_8_fu_1201_p3();
    void thread_select_ln891_9_fu_1486_p3();
    void thread_select_ln891_fu_1021_p3();
    void thread_sext_ln68_1_fu_775_p1();
    void thread_sext_ln68_2_fu_785_p1();
    void thread_sext_ln68_3_fu_795_p1();
    void thread_sext_ln68_4_fu_805_p1();
    void thread_sext_ln68_5_fu_815_p1();
    void thread_sext_ln68_6_fu_825_p1();
    void thread_sext_ln68_7_fu_835_p1();
    void thread_sext_ln68_8_fu_845_p1();
    void thread_sext_ln68_9_fu_855_p1();
    void thread_sext_ln68_fu_765_p1();
    void thread_shl_ln791_fu_747_p2();
    void thread_tmp_10_fu_1459_p4();
    void thread_tmp_11_fu_1179_p4();
    void thread_tmp_12_fu_1476_p4();
    void thread_tmp_13_fu_1224_p4();
    void thread_tmp_14_fu_1493_p4();
    void thread_tmp_15_fu_1269_p4();
    void thread_tmp_16_fu_1510_p4();
    void thread_tmp_17_fu_1314_p4();
    void thread_tmp_18_fu_1527_p4();
    void thread_tmp_19_fu_1359_p4();
    void thread_tmp_20_fu_1544_p4();
    void thread_tmp_2_fu_1404_p3();
    void thread_tmp_3_fu_954_p4();
    void thread_tmp_4_fu_999_p4();
    void thread_tmp_5_fu_1044_p4();
    void thread_tmp_6_fu_1423_p3();
    void thread_tmp_7_fu_1089_p4();
    void thread_tmp_8_fu_1442_p4();
    void thread_tmp_9_fu_1134_p4();
    void thread_tmp_fu_549_p3();
    void thread_xor_ln85_fu_1395_p2();
    void thread_y_last_V_fu_666_p2();
    void thread_zext_ln43_fu_612_p1();
    void thread_zext_ln64_fu_741_p1();
    void thread_zext_ln700_fu_1400_p1();
    void thread_zext_ln73_fu_640_p1();
    void thread_zext_ln816_fu_1431_p1();
    void thread_zext_ln891_fu_1419_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
