{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 02:38:34 2008 " "Info: Processing started: Tue Jan 01 02:38:34 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU_1BIT_4CN -c ALU_1BIT_4CN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU_1BIT_4CN -c ALU_1BIT_4CN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CONTROL M 10.345 ns Longest " "Info: Longest tpd from source pin \"CONTROL\" to destination pin \"M\" is 10.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CONTROL 1 PIN PIN_G17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G17; Fanout = 1; PIN Node = 'CONTROL'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL } "NODE_NAME" } } { "ALU_1BIT_4CN.bdf" "" { Schematic "E:/KIEN TRUC MAY TINH/ALU 1 BIT 4CNANG/ALU_1BIT_4CN.bdf" { { 272 -24 144 288 "CONTROL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.033 ns) + CELL(0.438 ns) 6.281 ns FA:inst4\|inst2~0 2 COMB LCCOMB_X50_Y50_N10 2 " "Info: 2: + IC(5.033 ns) + CELL(0.438 ns) = 6.281 ns; Loc. = LCCOMB_X50_Y50_N10; Fanout = 2; COMB Node = 'FA:inst4\|inst2~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.471 ns" { CONTROL FA:inst4|inst2~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "E:/KIEN TRUC MAY TINH/ALU 1 BIT 4CNANG/FA.bdf" { { 32 424 488 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 6.985 ns MUX_4_1_1BIT:inst6\|inst5~1 3 COMB LCCOMB_X50_Y50_N12 1 " "Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 6.985 ns; Loc. = LCCOMB_X50_Y50_N12; Fanout = 1; COMB Node = 'MUX_4_1_1BIT:inst6\|inst5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { FA:inst4|inst2~0 MUX_4_1_1BIT:inst6|inst5~1 } "NODE_NAME" } } { "MUX_4_1_1BIT.bdf" "" { Schematic "E:/KIEN TRUC MAY TINH/ALU 1 BIT 4CNANG/MUX_4_1_1BIT.bdf" { { 112 488 552 192 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(2.788 ns) 10.345 ns M 4 PIN PIN_C16 0 " "Info: 4: + IC(0.572 ns) + CELL(2.788 ns) = 10.345 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { MUX_4_1_1BIT:inst6|inst5~1 M } "NODE_NAME" } } { "ALU_1BIT_4CN.bdf" "" { Schematic "E:/KIEN TRUC MAY TINH/ALU 1 BIT 4CNANG/ALU_1BIT_4CN.bdf" { { 8 592 768 24 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.473 ns ( 43.24 % ) " "Info: Total cell delay = 4.473 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.872 ns ( 56.76 % ) " "Info: Total interconnect delay = 5.872 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.345 ns" { CONTROL FA:inst4|inst2~0 MUX_4_1_1BIT:inst6|inst5~1 M } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.345 ns" { CONTROL {} CONTROL~combout {} FA:inst4|inst2~0 {} MUX_4_1_1BIT:inst6|inst5~1 {} M {} } { 0.000ns 0.000ns 5.033ns 0.267ns 0.572ns } { 0.000ns 0.810ns 0.438ns 0.437ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 02:38:35 2008 " "Info: Processing ended: Tue Jan 01 02:38:35 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
