<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><title>List of all items in this crate</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-2fcac8296ac587d8.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="" data-rustdoc-version="1.72.0-nightly (b2b34bd83 2023-06-06)" data-search-js="search-4926e5fc22a5646a.js" data-settings-js="settings-de11bff964e9d4e5.js" data-settings-css="settings-8c76f75bfb6bd192.css" data-theme-light-css="light-0f8c037637f9eb3e.css" data-theme-dark-css="dark-1097f8e92a01e3cf.css" data-theme-ayu-css="ayu-614652228113ac93.css" ></div><script src="../static.files/storage-62ce34ea385b278a.js"></script><script defer src="../static.files/main-48600a9606eff342.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../static.files/light-0f8c037637f9eb3e.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../static.files/dark-1097f8e92a01e3cf.css"><link rel="stylesheet" href="../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"><script src="/stdrs_dev_script/nav.js"></script>
</head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../core/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../core/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">Crate core</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#primitives">Primitive Types</a></li><li><a href="#macros">Macros</a></li><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#constants">Constants</a></li><li><a href="#statics">Statics</a></li><li><a href="#traits">Traits</a></li><li><a href="#functions">Functions</a></li><li><a href="#types">Type Definitions</a></li><li><a href="#unions">Unions</a></li><li><a href="#attributes">Attribute Macros</a></li><li><a href="#derives">Derive Macros</a></li><li><a href="#trait-aliases">Trait Aliases</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><h1>List of all items</h1><h3 id="structs">Structs</h3><ul class="all-items"><li><a href="alloc/struct.AllocError.html">alloc::AllocError</a></li><li><a href="alloc/struct.Layout.html">alloc::Layout</a></li><li><a href="alloc/struct.LayoutError.html">alloc::LayoutError</a></li><li><a href="alloc/layout/struct.Layout.html">alloc::layout::Layout</a></li><li><a href="alloc/layout/struct.LayoutError.html">alloc::layout::LayoutError</a></li><li><a href="any/struct.Demand.html">any::Demand</a></li><li><a href="any/struct.TaggedOption.html">any::TaggedOption</a></li><li><a href="any/struct.TypeId.html">any::TypeId</a></li><li><a href="any/tags/struct.MaybeSizedValue.html">any::tags::MaybeSizedValue</a></li><li><a href="any/tags/struct.Ref.html">any::tags::Ref</a></li><li><a href="any/tags/struct.Value.html">any::tags::Value</a></li><li><a href="arch/aarch64/struct.APSR.html">arch::aarch64::APSR</a></li><li><a href="arch/aarch64/struct.SY.html">arch::aarch64::SY</a></li><li><a href="arch/aarch64/struct.float32x2_t.html">arch::aarch64::float32x2_t</a></li><li><a href="arch/aarch64/struct.float32x2x2_t.html">arch::aarch64::float32x2x2_t</a></li><li><a href="arch/aarch64/struct.float32x2x3_t.html">arch::aarch64::float32x2x3_t</a></li><li><a href="arch/aarch64/struct.float32x2x4_t.html">arch::aarch64::float32x2x4_t</a></li><li><a href="arch/aarch64/struct.float32x4_t.html">arch::aarch64::float32x4_t</a></li><li><a href="arch/aarch64/struct.float32x4x2_t.html">arch::aarch64::float32x4x2_t</a></li><li><a href="arch/aarch64/struct.float32x4x3_t.html">arch::aarch64::float32x4x3_t</a></li><li><a href="arch/aarch64/struct.float32x4x4_t.html">arch::aarch64::float32x4x4_t</a></li><li><a href="arch/aarch64/struct.float64x1_t.html">arch::aarch64::float64x1_t</a></li><li><a href="arch/aarch64/struct.float64x1x2_t.html">arch::aarch64::float64x1x2_t</a></li><li><a href="arch/aarch64/struct.float64x1x3_t.html">arch::aarch64::float64x1x3_t</a></li><li><a href="arch/aarch64/struct.float64x1x4_t.html">arch::aarch64::float64x1x4_t</a></li><li><a href="arch/aarch64/struct.float64x2_t.html">arch::aarch64::float64x2_t</a></li><li><a href="arch/aarch64/struct.float64x2x2_t.html">arch::aarch64::float64x2x2_t</a></li><li><a href="arch/aarch64/struct.float64x2x3_t.html">arch::aarch64::float64x2x3_t</a></li><li><a href="arch/aarch64/struct.float64x2x4_t.html">arch::aarch64::float64x2x4_t</a></li><li><a href="arch/aarch64/struct.int16x4_t.html">arch::aarch64::int16x4_t</a></li><li><a href="arch/aarch64/struct.int16x4x2_t.html">arch::aarch64::int16x4x2_t</a></li><li><a href="arch/aarch64/struct.int16x4x3_t.html">arch::aarch64::int16x4x3_t</a></li><li><a href="arch/aarch64/struct.int16x4x4_t.html">arch::aarch64::int16x4x4_t</a></li><li><a href="arch/aarch64/struct.int16x8_t.html">arch::aarch64::int16x8_t</a></li><li><a href="arch/aarch64/struct.int16x8x2_t.html">arch::aarch64::int16x8x2_t</a></li><li><a href="arch/aarch64/struct.int16x8x3_t.html">arch::aarch64::int16x8x3_t</a></li><li><a href="arch/aarch64/struct.int16x8x4_t.html">arch::aarch64::int16x8x4_t</a></li><li><a href="arch/aarch64/struct.int32x2_t.html">arch::aarch64::int32x2_t</a></li><li><a href="arch/aarch64/struct.int32x2x2_t.html">arch::aarch64::int32x2x2_t</a></li><li><a href="arch/aarch64/struct.int32x2x3_t.html">arch::aarch64::int32x2x3_t</a></li><li><a href="arch/aarch64/struct.int32x2x4_t.html">arch::aarch64::int32x2x4_t</a></li><li><a href="arch/aarch64/struct.int32x4_t.html">arch::aarch64::int32x4_t</a></li><li><a href="arch/aarch64/struct.int32x4x2_t.html">arch::aarch64::int32x4x2_t</a></li><li><a href="arch/aarch64/struct.int32x4x3_t.html">arch::aarch64::int32x4x3_t</a></li><li><a href="arch/aarch64/struct.int32x4x4_t.html">arch::aarch64::int32x4x4_t</a></li><li><a href="arch/aarch64/struct.int64x1_t.html">arch::aarch64::int64x1_t</a></li><li><a href="arch/aarch64/struct.int64x1x2_t.html">arch::aarch64::int64x1x2_t</a></li><li><a href="arch/aarch64/struct.int64x1x3_t.html">arch::aarch64::int64x1x3_t</a></li><li><a href="arch/aarch64/struct.int64x1x4_t.html">arch::aarch64::int64x1x4_t</a></li><li><a href="arch/aarch64/struct.int64x2_t.html">arch::aarch64::int64x2_t</a></li><li><a href="arch/aarch64/struct.int64x2x2_t.html">arch::aarch64::int64x2x2_t</a></li><li><a href="arch/aarch64/struct.int64x2x3_t.html">arch::aarch64::int64x2x3_t</a></li><li><a href="arch/aarch64/struct.int64x2x4_t.html">arch::aarch64::int64x2x4_t</a></li><li><a href="arch/aarch64/struct.int8x16_t.html">arch::aarch64::int8x16_t</a></li><li><a href="arch/aarch64/struct.int8x16x2_t.html">arch::aarch64::int8x16x2_t</a></li><li><a href="arch/aarch64/struct.int8x16x3_t.html">arch::aarch64::int8x16x3_t</a></li><li><a href="arch/aarch64/struct.int8x16x4_t.html">arch::aarch64::int8x16x4_t</a></li><li><a href="arch/aarch64/struct.int8x8_t.html">arch::aarch64::int8x8_t</a></li><li><a href="arch/aarch64/struct.int8x8x2_t.html">arch::aarch64::int8x8x2_t</a></li><li><a href="arch/aarch64/struct.int8x8x3_t.html">arch::aarch64::int8x8x3_t</a></li><li><a href="arch/aarch64/struct.int8x8x4_t.html">arch::aarch64::int8x8x4_t</a></li><li><a href="arch/aarch64/struct.poly16x4_t.html">arch::aarch64::poly16x4_t</a></li><li><a href="arch/aarch64/struct.poly16x4x2_t.html">arch::aarch64::poly16x4x2_t</a></li><li><a href="arch/aarch64/struct.poly16x4x3_t.html">arch::aarch64::poly16x4x3_t</a></li><li><a href="arch/aarch64/struct.poly16x4x4_t.html">arch::aarch64::poly16x4x4_t</a></li><li><a href="arch/aarch64/struct.poly16x8_t.html">arch::aarch64::poly16x8_t</a></li><li><a href="arch/aarch64/struct.poly16x8x2_t.html">arch::aarch64::poly16x8x2_t</a></li><li><a href="arch/aarch64/struct.poly16x8x3_t.html">arch::aarch64::poly16x8x3_t</a></li><li><a href="arch/aarch64/struct.poly16x8x4_t.html">arch::aarch64::poly16x8x4_t</a></li><li><a href="arch/aarch64/struct.poly64x1_t.html">arch::aarch64::poly64x1_t</a></li><li><a href="arch/aarch64/struct.poly64x1x2_t.html">arch::aarch64::poly64x1x2_t</a></li><li><a href="arch/aarch64/struct.poly64x1x3_t.html">arch::aarch64::poly64x1x3_t</a></li><li><a href="arch/aarch64/struct.poly64x1x4_t.html">arch::aarch64::poly64x1x4_t</a></li><li><a href="arch/aarch64/struct.poly64x2_t.html">arch::aarch64::poly64x2_t</a></li><li><a href="arch/aarch64/struct.poly64x2x2_t.html">arch::aarch64::poly64x2x2_t</a></li><li><a href="arch/aarch64/struct.poly64x2x3_t.html">arch::aarch64::poly64x2x3_t</a></li><li><a href="arch/aarch64/struct.poly64x2x4_t.html">arch::aarch64::poly64x2x4_t</a></li><li><a href="arch/aarch64/struct.poly8x16_t.html">arch::aarch64::poly8x16_t</a></li><li><a href="arch/aarch64/struct.poly8x16x2_t.html">arch::aarch64::poly8x16x2_t</a></li><li><a href="arch/aarch64/struct.poly8x16x3_t.html">arch::aarch64::poly8x16x3_t</a></li><li><a href="arch/aarch64/struct.poly8x16x4_t.html">arch::aarch64::poly8x16x4_t</a></li><li><a href="arch/aarch64/struct.poly8x8_t.html">arch::aarch64::poly8x8_t</a></li><li><a href="arch/aarch64/struct.poly8x8x2_t.html">arch::aarch64::poly8x8x2_t</a></li><li><a href="arch/aarch64/struct.poly8x8x3_t.html">arch::aarch64::poly8x8x3_t</a></li><li><a href="arch/aarch64/struct.poly8x8x4_t.html">arch::aarch64::poly8x8x4_t</a></li><li><a href="arch/aarch64/struct.uint16x4_t.html">arch::aarch64::uint16x4_t</a></li><li><a href="arch/aarch64/struct.uint16x4x2_t.html">arch::aarch64::uint16x4x2_t</a></li><li><a href="arch/aarch64/struct.uint16x4x3_t.html">arch::aarch64::uint16x4x3_t</a></li><li><a href="arch/aarch64/struct.uint16x4x4_t.html">arch::aarch64::uint16x4x4_t</a></li><li><a href="arch/aarch64/struct.uint16x8_t.html">arch::aarch64::uint16x8_t</a></li><li><a href="arch/aarch64/struct.uint16x8x2_t.html">arch::aarch64::uint16x8x2_t</a></li><li><a href="arch/aarch64/struct.uint16x8x3_t.html">arch::aarch64::uint16x8x3_t</a></li><li><a href="arch/aarch64/struct.uint16x8x4_t.html">arch::aarch64::uint16x8x4_t</a></li><li><a href="arch/aarch64/struct.uint32x2_t.html">arch::aarch64::uint32x2_t</a></li><li><a href="arch/aarch64/struct.uint32x2x2_t.html">arch::aarch64::uint32x2x2_t</a></li><li><a href="arch/aarch64/struct.uint32x2x3_t.html">arch::aarch64::uint32x2x3_t</a></li><li><a href="arch/aarch64/struct.uint32x2x4_t.html">arch::aarch64::uint32x2x4_t</a></li><li><a href="arch/aarch64/struct.uint32x4_t.html">arch::aarch64::uint32x4_t</a></li><li><a href="arch/aarch64/struct.uint32x4x2_t.html">arch::aarch64::uint32x4x2_t</a></li><li><a href="arch/aarch64/struct.uint32x4x3_t.html">arch::aarch64::uint32x4x3_t</a></li><li><a href="arch/aarch64/struct.uint32x4x4_t.html">arch::aarch64::uint32x4x4_t</a></li><li><a href="arch/aarch64/struct.uint64x1_t.html">arch::aarch64::uint64x1_t</a></li><li><a href="arch/aarch64/struct.uint64x1x2_t.html">arch::aarch64::uint64x1x2_t</a></li><li><a href="arch/aarch64/struct.uint64x1x3_t.html">arch::aarch64::uint64x1x3_t</a></li><li><a href="arch/aarch64/struct.uint64x1x4_t.html">arch::aarch64::uint64x1x4_t</a></li><li><a href="arch/aarch64/struct.uint64x2_t.html">arch::aarch64::uint64x2_t</a></li><li><a href="arch/aarch64/struct.uint64x2x2_t.html">arch::aarch64::uint64x2x2_t</a></li><li><a href="arch/aarch64/struct.uint64x2x3_t.html">arch::aarch64::uint64x2x3_t</a></li><li><a href="arch/aarch64/struct.uint64x2x4_t.html">arch::aarch64::uint64x2x4_t</a></li><li><a href="arch/aarch64/struct.uint8x16_t.html">arch::aarch64::uint8x16_t</a></li><li><a href="arch/aarch64/struct.uint8x16x2_t.html">arch::aarch64::uint8x16x2_t</a></li><li><a href="arch/aarch64/struct.uint8x16x3_t.html">arch::aarch64::uint8x16x3_t</a></li><li><a href="arch/aarch64/struct.uint8x16x4_t.html">arch::aarch64::uint8x16x4_t</a></li><li><a href="arch/aarch64/struct.uint8x8_t.html">arch::aarch64::uint8x8_t</a></li><li><a href="arch/aarch64/struct.uint8x8x2_t.html">arch::aarch64::uint8x8x2_t</a></li><li><a href="arch/aarch64/struct.uint8x8x3_t.html">arch::aarch64::uint8x8x3_t</a></li><li><a href="arch/aarch64/struct.uint8x8x4_t.html">arch::aarch64::uint8x8x4_t</a></li><li><a href="arch/arm/struct.APSR.html">arch::arm::APSR</a></li><li><a href="arch/arm/struct.SY.html">arch::arm::SY</a></li><li><a href="arch/arm/dsp/struct.int16x2_t.html">arch::arm::dsp::int16x2_t</a></li><li><a href="arch/arm/dsp/struct.uint16x2_t.html">arch::arm::dsp::uint16x2_t</a></li><li><a href="arch/arm/struct.float32x2_t.html">arch::arm::float32x2_t</a></li><li><a href="arch/arm/struct.float32x2x2_t.html">arch::arm::float32x2x2_t</a></li><li><a href="arch/arm/struct.float32x2x3_t.html">arch::arm::float32x2x3_t</a></li><li><a href="arch/arm/struct.float32x2x4_t.html">arch::arm::float32x2x4_t</a></li><li><a href="arch/arm/struct.float32x4_t.html">arch::arm::float32x4_t</a></li><li><a href="arch/arm/struct.float32x4x2_t.html">arch::arm::float32x4x2_t</a></li><li><a href="arch/arm/struct.float32x4x3_t.html">arch::arm::float32x4x3_t</a></li><li><a href="arch/arm/struct.float32x4x4_t.html">arch::arm::float32x4x4_t</a></li><li><a href="arch/arm/struct.int16x2_t.html">arch::arm::int16x2_t</a></li><li><a href="arch/arm/struct.int16x4_t.html">arch::arm::int16x4_t</a></li><li><a href="arch/arm/struct.int16x4x2_t.html">arch::arm::int16x4x2_t</a></li><li><a href="arch/arm/struct.int16x4x3_t.html">arch::arm::int16x4x3_t</a></li><li><a href="arch/arm/struct.int16x4x4_t.html">arch::arm::int16x4x4_t</a></li><li><a href="arch/arm/struct.int16x8_t.html">arch::arm::int16x8_t</a></li><li><a href="arch/arm/struct.int16x8x2_t.html">arch::arm::int16x8x2_t</a></li><li><a href="arch/arm/struct.int16x8x3_t.html">arch::arm::int16x8x3_t</a></li><li><a href="arch/arm/struct.int16x8x4_t.html">arch::arm::int16x8x4_t</a></li><li><a href="arch/arm/struct.int32x2_t.html">arch::arm::int32x2_t</a></li><li><a href="arch/arm/struct.int32x2x2_t.html">arch::arm::int32x2x2_t</a></li><li><a href="arch/arm/struct.int32x2x3_t.html">arch::arm::int32x2x3_t</a></li><li><a href="arch/arm/struct.int32x2x4_t.html">arch::arm::int32x2x4_t</a></li><li><a href="arch/arm/struct.int32x4_t.html">arch::arm::int32x4_t</a></li><li><a href="arch/arm/struct.int32x4x2_t.html">arch::arm::int32x4x2_t</a></li><li><a href="arch/arm/struct.int32x4x3_t.html">arch::arm::int32x4x3_t</a></li><li><a href="arch/arm/struct.int32x4x4_t.html">arch::arm::int32x4x4_t</a></li><li><a href="arch/arm/struct.int64x1_t.html">arch::arm::int64x1_t</a></li><li><a href="arch/arm/struct.int64x1x2_t.html">arch::arm::int64x1x2_t</a></li><li><a href="arch/arm/struct.int64x1x3_t.html">arch::arm::int64x1x3_t</a></li><li><a href="arch/arm/struct.int64x1x4_t.html">arch::arm::int64x1x4_t</a></li><li><a href="arch/arm/struct.int64x2_t.html">arch::arm::int64x2_t</a></li><li><a href="arch/arm/struct.int64x2x2_t.html">arch::arm::int64x2x2_t</a></li><li><a href="arch/arm/struct.int64x2x3_t.html">arch::arm::int64x2x3_t</a></li><li><a href="arch/arm/struct.int64x2x4_t.html">arch::arm::int64x2x4_t</a></li><li><a href="arch/arm/struct.int8x16_t.html">arch::arm::int8x16_t</a></li><li><a href="arch/arm/struct.int8x16x2_t.html">arch::arm::int8x16x2_t</a></li><li><a href="arch/arm/struct.int8x16x3_t.html">arch::arm::int8x16x3_t</a></li><li><a href="arch/arm/struct.int8x16x4_t.html">arch::arm::int8x16x4_t</a></li><li><a href="arch/arm/struct.int8x4_t.html">arch::arm::int8x4_t</a></li><li><a href="arch/arm/struct.int8x8_t.html">arch::arm::int8x8_t</a></li><li><a href="arch/arm/struct.int8x8x2_t.html">arch::arm::int8x8x2_t</a></li><li><a href="arch/arm/struct.int8x8x3_t.html">arch::arm::int8x8x3_t</a></li><li><a href="arch/arm/struct.int8x8x4_t.html">arch::arm::int8x8x4_t</a></li><li><a href="arch/arm/struct.poly16x4_t.html">arch::arm::poly16x4_t</a></li><li><a href="arch/arm/struct.poly16x4x2_t.html">arch::arm::poly16x4x2_t</a></li><li><a href="arch/arm/struct.poly16x4x3_t.html">arch::arm::poly16x4x3_t</a></li><li><a href="arch/arm/struct.poly16x4x4_t.html">arch::arm::poly16x4x4_t</a></li><li><a href="arch/arm/struct.poly16x8_t.html">arch::arm::poly16x8_t</a></li><li><a href="arch/arm/struct.poly16x8x2_t.html">arch::arm::poly16x8x2_t</a></li><li><a href="arch/arm/struct.poly16x8x3_t.html">arch::arm::poly16x8x3_t</a></li><li><a href="arch/arm/struct.poly16x8x4_t.html">arch::arm::poly16x8x4_t</a></li><li><a href="arch/arm/struct.poly64x1_t.html">arch::arm::poly64x1_t</a></li><li><a href="arch/arm/struct.poly64x1x2_t.html">arch::arm::poly64x1x2_t</a></li><li><a href="arch/arm/struct.poly64x1x3_t.html">arch::arm::poly64x1x3_t</a></li><li><a href="arch/arm/struct.poly64x1x4_t.html">arch::arm::poly64x1x4_t</a></li><li><a href="arch/arm/struct.poly64x2_t.html">arch::arm::poly64x2_t</a></li><li><a href="arch/arm/struct.poly64x2x2_t.html">arch::arm::poly64x2x2_t</a></li><li><a href="arch/arm/struct.poly64x2x3_t.html">arch::arm::poly64x2x3_t</a></li><li><a href="arch/arm/struct.poly64x2x4_t.html">arch::arm::poly64x2x4_t</a></li><li><a href="arch/arm/struct.poly8x16_t.html">arch::arm::poly8x16_t</a></li><li><a href="arch/arm/struct.poly8x16x2_t.html">arch::arm::poly8x16x2_t</a></li><li><a href="arch/arm/struct.poly8x16x3_t.html">arch::arm::poly8x16x3_t</a></li><li><a href="arch/arm/struct.poly8x16x4_t.html">arch::arm::poly8x16x4_t</a></li><li><a href="arch/arm/struct.poly8x8_t.html">arch::arm::poly8x8_t</a></li><li><a href="arch/arm/struct.poly8x8x2_t.html">arch::arm::poly8x8x2_t</a></li><li><a href="arch/arm/struct.poly8x8x3_t.html">arch::arm::poly8x8x3_t</a></li><li><a href="arch/arm/struct.poly8x8x4_t.html">arch::arm::poly8x8x4_t</a></li><li><a href="arch/arm/struct.uint16x2_t.html">arch::arm::uint16x2_t</a></li><li><a href="arch/arm/struct.uint16x4_t.html">arch::arm::uint16x4_t</a></li><li><a href="arch/arm/struct.uint16x4x2_t.html">arch::arm::uint16x4x2_t</a></li><li><a href="arch/arm/struct.uint16x4x3_t.html">arch::arm::uint16x4x3_t</a></li><li><a href="arch/arm/struct.uint16x4x4_t.html">arch::arm::uint16x4x4_t</a></li><li><a href="arch/arm/struct.uint16x8_t.html">arch::arm::uint16x8_t</a></li><li><a href="arch/arm/struct.uint16x8x2_t.html">arch::arm::uint16x8x2_t</a></li><li><a href="arch/arm/struct.uint16x8x3_t.html">arch::arm::uint16x8x3_t</a></li><li><a href="arch/arm/struct.uint16x8x4_t.html">arch::arm::uint16x8x4_t</a></li><li><a href="arch/arm/struct.uint32x2_t.html">arch::arm::uint32x2_t</a></li><li><a href="arch/arm/struct.uint32x2x2_t.html">arch::arm::uint32x2x2_t</a></li><li><a href="arch/arm/struct.uint32x2x3_t.html">arch::arm::uint32x2x3_t</a></li><li><a href="arch/arm/struct.uint32x2x4_t.html">arch::arm::uint32x2x4_t</a></li><li><a href="arch/arm/struct.uint32x4_t.html">arch::arm::uint32x4_t</a></li><li><a href="arch/arm/struct.uint32x4x2_t.html">arch::arm::uint32x4x2_t</a></li><li><a href="arch/arm/struct.uint32x4x3_t.html">arch::arm::uint32x4x3_t</a></li><li><a href="arch/arm/struct.uint32x4x4_t.html">arch::arm::uint32x4x4_t</a></li><li><a href="arch/arm/struct.uint64x1_t.html">arch::arm::uint64x1_t</a></li><li><a href="arch/arm/struct.uint64x1x2_t.html">arch::arm::uint64x1x2_t</a></li><li><a href="arch/arm/struct.uint64x1x3_t.html">arch::arm::uint64x1x3_t</a></li><li><a href="arch/arm/struct.uint64x1x4_t.html">arch::arm::uint64x1x4_t</a></li><li><a href="arch/arm/struct.uint64x2_t.html">arch::arm::uint64x2_t</a></li><li><a href="arch/arm/struct.uint64x2x2_t.html">arch::arm::uint64x2x2_t</a></li><li><a href="arch/arm/struct.uint64x2x3_t.html">arch::arm::uint64x2x3_t</a></li><li><a href="arch/arm/struct.uint64x2x4_t.html">arch::arm::uint64x2x4_t</a></li><li><a href="arch/arm/struct.uint8x16_t.html">arch::arm::uint8x16_t</a></li><li><a href="arch/arm/struct.uint8x16x2_t.html">arch::arm::uint8x16x2_t</a></li><li><a href="arch/arm/struct.uint8x16x3_t.html">arch::arm::uint8x16x3_t</a></li><li><a href="arch/arm/struct.uint8x16x4_t.html">arch::arm::uint8x16x4_t</a></li><li><a href="arch/arm/struct.uint8x4_t.html">arch::arm::uint8x4_t</a></li><li><a href="arch/arm/struct.uint8x8_t.html">arch::arm::uint8x8_t</a></li><li><a href="arch/arm/struct.uint8x8x2_t.html">arch::arm::uint8x8x2_t</a></li><li><a href="arch/arm/struct.uint8x8x3_t.html">arch::arm::uint8x8x3_t</a></li><li><a href="arch/arm/struct.uint8x8x4_t.html">arch::arm::uint8x8x4_t</a></li><li><a href="arch/powerpc64/struct.vector_bool_char.html">arch::powerpc64::vector_bool_char</a></li><li><a href="arch/powerpc64/struct.vector_bool_int.html">arch::powerpc64::vector_bool_int</a></li><li><a href="arch/powerpc64/struct.vector_bool_long.html">arch::powerpc64::vector_bool_long</a></li><li><a href="arch/powerpc64/struct.vector_bool_short.html">arch::powerpc64::vector_bool_short</a></li><li><a href="arch/powerpc64/struct.vector_double.html">arch::powerpc64::vector_double</a></li><li><a href="arch/powerpc64/struct.vector_float.html">arch::powerpc64::vector_float</a></li><li><a href="arch/powerpc64/struct.vector_signed_char.html">arch::powerpc64::vector_signed_char</a></li><li><a href="arch/powerpc64/struct.vector_signed_int.html">arch::powerpc64::vector_signed_int</a></li><li><a href="arch/powerpc64/struct.vector_signed_long.html">arch::powerpc64::vector_signed_long</a></li><li><a href="arch/powerpc64/struct.vector_signed_short.html">arch::powerpc64::vector_signed_short</a></li><li><a href="arch/powerpc64/struct.vector_unsigned_char.html">arch::powerpc64::vector_unsigned_char</a></li><li><a href="arch/powerpc64/struct.vector_unsigned_int.html">arch::powerpc64::vector_unsigned_int</a></li><li><a href="arch/powerpc64/struct.vector_unsigned_long.html">arch::powerpc64::vector_unsigned_long</a></li><li><a href="arch/powerpc64/struct.vector_unsigned_short.html">arch::powerpc64::vector_unsigned_short</a></li><li><a href="arch/powerpc/struct.vector_bool_char.html">arch::powerpc::vector_bool_char</a></li><li><a href="arch/powerpc/struct.vector_bool_int.html">arch::powerpc::vector_bool_int</a></li><li><a href="arch/powerpc/struct.vector_bool_long.html">arch::powerpc::vector_bool_long</a></li><li><a href="arch/powerpc/struct.vector_bool_short.html">arch::powerpc::vector_bool_short</a></li><li><a href="arch/powerpc/struct.vector_double.html">arch::powerpc::vector_double</a></li><li><a href="arch/powerpc/struct.vector_float.html">arch::powerpc::vector_float</a></li><li><a href="arch/powerpc/struct.vector_signed_char.html">arch::powerpc::vector_signed_char</a></li><li><a href="arch/powerpc/struct.vector_signed_int.html">arch::powerpc::vector_signed_int</a></li><li><a href="arch/powerpc/struct.vector_signed_long.html">arch::powerpc::vector_signed_long</a></li><li><a href="arch/powerpc/struct.vector_signed_short.html">arch::powerpc::vector_signed_short</a></li><li><a href="arch/powerpc/struct.vector_unsigned_char.html">arch::powerpc::vector_unsigned_char</a></li><li><a href="arch/powerpc/struct.vector_unsigned_int.html">arch::powerpc::vector_unsigned_int</a></li><li><a href="arch/powerpc/struct.vector_unsigned_long.html">arch::powerpc::vector_unsigned_long</a></li><li><a href="arch/powerpc/struct.vector_unsigned_short.html">arch::powerpc::vector_unsigned_short</a></li><li><a href="arch/wasm32/struct.v128.html">arch::wasm32::v128</a></li><li><a href="arch/wasm64/struct.v128.html">arch::wasm64::v128</a></li><li><a href="arch/wasm/struct.v128.html">arch::wasm::v128</a></li><li><a href="arch/x86/struct.CpuidResult.html">arch::x86::CpuidResult</a></li><li><a href="arch/x86/struct.__m128.html">arch::x86::__m128</a></li><li><a href="arch/x86/struct.__m128bh.html">arch::x86::__m128bh</a></li><li><a href="arch/x86/struct.__m128d.html">arch::x86::__m128d</a></li><li><a href="arch/x86/struct.__m128i.html">arch::x86::__m128i</a></li><li><a href="arch/x86/struct.__m256.html">arch::x86::__m256</a></li><li><a href="arch/x86/struct.__m256bh.html">arch::x86::__m256bh</a></li><li><a href="arch/x86/struct.__m256d.html">arch::x86::__m256d</a></li><li><a href="arch/x86/struct.__m256i.html">arch::x86::__m256i</a></li><li><a href="arch/x86/struct.__m512.html">arch::x86::__m512</a></li><li><a href="arch/x86/struct.__m512bh.html">arch::x86::__m512bh</a></li><li><a href="arch/x86/struct.__m512d.html">arch::x86::__m512d</a></li><li><a href="arch/x86/struct.__m512i.html">arch::x86::__m512i</a></li><li><a href="arch/x86_64/struct.CpuidResult.html">arch::x86_64::CpuidResult</a></li><li><a href="arch/x86_64/struct.__m128.html">arch::x86_64::__m128</a></li><li><a href="arch/x86_64/struct.__m128bh.html">arch::x86_64::__m128bh</a></li><li><a href="arch/x86_64/struct.__m128d.html">arch::x86_64::__m128d</a></li><li><a href="arch/x86_64/struct.__m128i.html">arch::x86_64::__m128i</a></li><li><a href="arch/x86_64/struct.__m256.html">arch::x86_64::__m256</a></li><li><a href="arch/x86_64/struct.__m256bh.html">arch::x86_64::__m256bh</a></li><li><a href="arch/x86_64/struct.__m256d.html">arch::x86_64::__m256d</a></li><li><a href="arch/x86_64/struct.__m256i.html">arch::x86_64::__m256i</a></li><li><a href="arch/x86_64/struct.__m512.html">arch::x86_64::__m512</a></li><li><a href="arch/x86_64/struct.__m512bh.html">arch::x86_64::__m512bh</a></li><li><a href="arch/x86_64/struct.__m512d.html">arch::x86_64::__m512d</a></li><li><a href="arch/x86_64/struct.__m512i.html">arch::x86_64::__m512i</a></li><li><a href="array/struct.Guard.html">array::Guard</a></li><li><a href="array/struct.IntoIter.html">array::IntoIter</a></li><li><a href="array/struct.TryFromSliceError.html">array::TryFromSliceError</a></li><li><a href="array/drain/struct.Drain.html">array::drain::Drain</a></li><li><a href="array/iter/struct.IntoIter.html">array::iter::IntoIter</a></li><li><a href="ascii/struct.EscapeDefault.html">ascii::EscapeDefault</a></li><li><a href="asserting/struct.Capture.html">asserting::Capture</a></li><li><a href="asserting/struct.TryCaptureWithDebug.html">asserting::TryCaptureWithDebug</a></li><li><a href="asserting/struct.TryCaptureWithoutDebug.html">asserting::TryCaptureWithoutDebug</a></li><li><a href="asserting/struct.Wrapper.html">asserting::Wrapper</a></li><li><a href="async_iter/struct.FromIter.html">async_iter::FromIter</a></li><li><a href="async_iter/from_iter/struct.FromIter.html">async_iter::from_iter::FromIter</a></li><li><a href="cell/struct.BorrowError.html">cell::BorrowError</a></li><li><a href="cell/struct.BorrowMutError.html">cell::BorrowMutError</a></li><li><a href="cell/struct.BorrowRef.html">cell::BorrowRef</a></li><li><a href="cell/struct.BorrowRefMut.html">cell::BorrowRefMut</a></li><li><a href="cell/struct.Cell.html">cell::Cell</a></li><li><a href="cell/struct.LazyCell.html">cell::LazyCell</a></li><li><a href="cell/struct.OnceCell.html">cell::OnceCell</a></li><li><a href="cell/struct.Ref.html">cell::Ref</a></li><li><a href="cell/struct.RefCell.html">cell::RefCell</a></li><li><a href="cell/struct.RefMut.html">cell::RefMut</a></li><li><a href="cell/struct.SyncUnsafeCell.html">cell::SyncUnsafeCell</a></li><li><a href="cell/struct.UnsafeCell.html">cell::UnsafeCell</a></li><li><a href="cell/lazy/struct.LazyCell.html">cell::lazy::LazyCell</a></li><li><a href="cell/once/struct.OnceCell.html">cell::once::OnceCell</a></li><li><a href="char/struct.CharTryFromError.html">char::CharTryFromError</a></li><li><a href="char/struct.DecodeUtf16.html">char::DecodeUtf16</a></li><li><a href="char/struct.DecodeUtf16Error.html">char::DecodeUtf16Error</a></li><li><a href="char/struct.EscapeDebug.html">char::EscapeDebug</a></li><li><a href="char/struct.EscapeDefault.html">char::EscapeDefault</a></li><li><a href="char/struct.EscapeUnicode.html">char::EscapeUnicode</a></li><li><a href="char/struct.ParseCharError.html">char::ParseCharError</a></li><li><a href="char/struct.ToLowercase.html">char::ToLowercase</a></li><li><a href="char/struct.ToUppercase.html">char::ToUppercase</a></li><li><a href="char/struct.TryFromCharError.html">char::TryFromCharError</a></li><li><a href="char/convert/struct.CharTryFromError.html">char::convert::CharTryFromError</a></li><li><a href="char/convert/struct.ParseCharError.html">char::convert::ParseCharError</a></li><li><a href="char/decode/struct.DecodeUtf16.html">char::decode::DecodeUtf16</a></li><li><a href="char/decode/struct.DecodeUtf16Error.html">char::decode::DecodeUtf16Error</a></li><li><a href="char/methods/struct.EscapeDebugExtArgs.html">char::methods::EscapeDebugExtArgs</a></li><li><a href="clone/struct.AssertParamIsClone.html">clone::AssertParamIsClone</a></li><li><a href="clone/struct.AssertParamIsCopy.html">clone::AssertParamIsCopy</a></li><li><a href="cmp/struct.AssertParamIsEq.html">cmp::AssertParamIsEq</a></li><li><a href="cmp/struct.Reverse.html">cmp::Reverse</a></li><li><a href="core_arch/aarch64/neon/struct.float64x1_t.html">core_arch::aarch64::neon::float64x1_t</a></li><li><a href="core_arch/aarch64/neon/struct.float64x1x2_t.html">core_arch::aarch64::neon::float64x1x2_t</a></li><li><a href="core_arch/aarch64/neon/struct.float64x1x3_t.html">core_arch::aarch64::neon::float64x1x3_t</a></li><li><a href="core_arch/aarch64/neon/struct.float64x1x4_t.html">core_arch::aarch64::neon::float64x1x4_t</a></li><li><a href="core_arch/aarch64/neon/struct.float64x2_t.html">core_arch::aarch64::neon::float64x2_t</a></li><li><a href="core_arch/aarch64/neon/struct.float64x2x2_t.html">core_arch::aarch64::neon::float64x2x2_t</a></li><li><a href="core_arch/aarch64/neon/struct.float64x2x3_t.html">core_arch::aarch64::neon::float64x2x3_t</a></li><li><a href="core_arch/aarch64/neon/struct.float64x2x4_t.html">core_arch::aarch64::neon::float64x2x4_t</a></li><li><a href="core_arch/arm/dsp/struct.int16x2_t.html">core_arch::arm::dsp::int16x2_t</a></li><li><a href="core_arch/arm/dsp/struct.uint16x2_t.html">core_arch::arm::dsp::uint16x2_t</a></li><li><a href="core_arch/arm/simd32/struct.int8x4_t.html">core_arch::arm::simd32::int8x4_t</a></li><li><a href="core_arch/arm/simd32/struct.uint8x4_t.html">core_arch::arm::simd32::uint8x4_t</a></li><li><a href="core_arch/arm_shared/barrier/cp15/struct.SY.html">core_arch::arm_shared::barrier::cp15::SY</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x2_t.html">core_arch::arm_shared::neon::float32x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x2x2_t.html">core_arch::arm_shared::neon::float32x2x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x2x3_t.html">core_arch::arm_shared::neon::float32x2x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x2x4_t.html">core_arch::arm_shared::neon::float32x2x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x4_t.html">core_arch::arm_shared::neon::float32x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x4x2_t.html">core_arch::arm_shared::neon::float32x4x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x4x3_t.html">core_arch::arm_shared::neon::float32x4x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.float32x4x4_t.html">core_arch::arm_shared::neon::float32x4x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x4_t.html">core_arch::arm_shared::neon::int16x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x4x2_t.html">core_arch::arm_shared::neon::int16x4x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x4x3_t.html">core_arch::arm_shared::neon::int16x4x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x4x4_t.html">core_arch::arm_shared::neon::int16x4x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x8_t.html">core_arch::arm_shared::neon::int16x8_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x8x2_t.html">core_arch::arm_shared::neon::int16x8x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x8x3_t.html">core_arch::arm_shared::neon::int16x8x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int16x8x4_t.html">core_arch::arm_shared::neon::int16x8x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x2_t.html">core_arch::arm_shared::neon::int32x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x2x2_t.html">core_arch::arm_shared::neon::int32x2x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x2x3_t.html">core_arch::arm_shared::neon::int32x2x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x2x4_t.html">core_arch::arm_shared::neon::int32x2x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x4_t.html">core_arch::arm_shared::neon::int32x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x4x2_t.html">core_arch::arm_shared::neon::int32x4x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x4x3_t.html">core_arch::arm_shared::neon::int32x4x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int32x4x4_t.html">core_arch::arm_shared::neon::int32x4x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x1_t.html">core_arch::arm_shared::neon::int64x1_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x1x2_t.html">core_arch::arm_shared::neon::int64x1x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x1x3_t.html">core_arch::arm_shared::neon::int64x1x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x1x4_t.html">core_arch::arm_shared::neon::int64x1x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x2_t.html">core_arch::arm_shared::neon::int64x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x2x2_t.html">core_arch::arm_shared::neon::int64x2x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x2x3_t.html">core_arch::arm_shared::neon::int64x2x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int64x2x4_t.html">core_arch::arm_shared::neon::int64x2x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x16_t.html">core_arch::arm_shared::neon::int8x16_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x16x2_t.html">core_arch::arm_shared::neon::int8x16x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x16x3_t.html">core_arch::arm_shared::neon::int8x16x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x16x4_t.html">core_arch::arm_shared::neon::int8x16x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x8_t.html">core_arch::arm_shared::neon::int8x8_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x8x2_t.html">core_arch::arm_shared::neon::int8x8x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x8x3_t.html">core_arch::arm_shared::neon::int8x8x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.int8x8x4_t.html">core_arch::arm_shared::neon::int8x8x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x4_t.html">core_arch::arm_shared::neon::poly16x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x4x2_t.html">core_arch::arm_shared::neon::poly16x4x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x4x3_t.html">core_arch::arm_shared::neon::poly16x4x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x4x4_t.html">core_arch::arm_shared::neon::poly16x4x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x8_t.html">core_arch::arm_shared::neon::poly16x8_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x8x2_t.html">core_arch::arm_shared::neon::poly16x8x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x8x3_t.html">core_arch::arm_shared::neon::poly16x8x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly16x8x4_t.html">core_arch::arm_shared::neon::poly16x8x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x1_t.html">core_arch::arm_shared::neon::poly64x1_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x1x2_t.html">core_arch::arm_shared::neon::poly64x1x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x1x3_t.html">core_arch::arm_shared::neon::poly64x1x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x1x4_t.html">core_arch::arm_shared::neon::poly64x1x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x2_t.html">core_arch::arm_shared::neon::poly64x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x2x2_t.html">core_arch::arm_shared::neon::poly64x2x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x2x3_t.html">core_arch::arm_shared::neon::poly64x2x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly64x2x4_t.html">core_arch::arm_shared::neon::poly64x2x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x16_t.html">core_arch::arm_shared::neon::poly8x16_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x16x2_t.html">core_arch::arm_shared::neon::poly8x16x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x16x3_t.html">core_arch::arm_shared::neon::poly8x16x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x16x4_t.html">core_arch::arm_shared::neon::poly8x16x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x8_t.html">core_arch::arm_shared::neon::poly8x8_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x8x2_t.html">core_arch::arm_shared::neon::poly8x8x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x8x3_t.html">core_arch::arm_shared::neon::poly8x8x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.poly8x8x4_t.html">core_arch::arm_shared::neon::poly8x8x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x4_t.html">core_arch::arm_shared::neon::uint16x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x4x2_t.html">core_arch::arm_shared::neon::uint16x4x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x4x3_t.html">core_arch::arm_shared::neon::uint16x4x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x4x4_t.html">core_arch::arm_shared::neon::uint16x4x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x8_t.html">core_arch::arm_shared::neon::uint16x8_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x8x2_t.html">core_arch::arm_shared::neon::uint16x8x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x8x3_t.html">core_arch::arm_shared::neon::uint16x8x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint16x8x4_t.html">core_arch::arm_shared::neon::uint16x8x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x2_t.html">core_arch::arm_shared::neon::uint32x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x2x2_t.html">core_arch::arm_shared::neon::uint32x2x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x2x3_t.html">core_arch::arm_shared::neon::uint32x2x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x2x4_t.html">core_arch::arm_shared::neon::uint32x2x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x4_t.html">core_arch::arm_shared::neon::uint32x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x4x2_t.html">core_arch::arm_shared::neon::uint32x4x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x4x3_t.html">core_arch::arm_shared::neon::uint32x4x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint32x4x4_t.html">core_arch::arm_shared::neon::uint32x4x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x1_t.html">core_arch::arm_shared::neon::uint64x1_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x1x2_t.html">core_arch::arm_shared::neon::uint64x1x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x1x3_t.html">core_arch::arm_shared::neon::uint64x1x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x1x4_t.html">core_arch::arm_shared::neon::uint64x1x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x2_t.html">core_arch::arm_shared::neon::uint64x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x2x2_t.html">core_arch::arm_shared::neon::uint64x2x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x2x3_t.html">core_arch::arm_shared::neon::uint64x2x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint64x2x4_t.html">core_arch::arm_shared::neon::uint64x2x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x16_t.html">core_arch::arm_shared::neon::uint8x16_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x16x2_t.html">core_arch::arm_shared::neon::uint8x16x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x16x3_t.html">core_arch::arm_shared::neon::uint8x16x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x16x4_t.html">core_arch::arm_shared::neon::uint8x16x4_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x8_t.html">core_arch::arm_shared::neon::uint8x8_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x8x2_t.html">core_arch::arm_shared::neon::uint8x8x2_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x8x3_t.html">core_arch::arm_shared::neon::uint8x8x3_t</a></li><li><a href="core_arch/arm_shared/neon/struct.uint8x8x4_t.html">core_arch::arm_shared::neon::uint8x8x4_t</a></li><li><a href="core_arch/arm_shared/registers/aarch32/struct.APSR.html">core_arch::arm_shared::registers::aarch32::APSR</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_bool_char.html">core_arch::powerpc::altivec::vector_bool_char</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_bool_int.html">core_arch::powerpc::altivec::vector_bool_int</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_bool_short.html">core_arch::powerpc::altivec::vector_bool_short</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_float.html">core_arch::powerpc::altivec::vector_float</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_signed_char.html">core_arch::powerpc::altivec::vector_signed_char</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_signed_int.html">core_arch::powerpc::altivec::vector_signed_int</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_signed_short.html">core_arch::powerpc::altivec::vector_signed_short</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_unsigned_char.html">core_arch::powerpc::altivec::vector_unsigned_char</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_unsigned_int.html">core_arch::powerpc::altivec::vector_unsigned_int</a></li><li><a href="core_arch/powerpc/altivec/struct.vector_unsigned_short.html">core_arch::powerpc::altivec::vector_unsigned_short</a></li><li><a href="core_arch/powerpc/vsx/struct.vector_bool_long.html">core_arch::powerpc::vsx::vector_bool_long</a></li><li><a href="core_arch/powerpc/vsx/struct.vector_double.html">core_arch::powerpc::vsx::vector_double</a></li><li><a href="core_arch/powerpc/vsx/struct.vector_signed_long.html">core_arch::powerpc::vsx::vector_signed_long</a></li><li><a href="core_arch/powerpc/vsx/struct.vector_unsigned_long.html">core_arch::powerpc::vsx::vector_unsigned_long</a></li><li><a href="core_arch/simd/struct.f32x16.html">core_arch::simd::f32x16</a></li><li><a href="core_arch/simd/struct.f32x2.html">core_arch::simd::f32x2</a></li><li><a href="core_arch/simd/struct.f32x4.html">core_arch::simd::f32x4</a></li><li><a href="core_arch/simd/struct.f32x8.html">core_arch::simd::f32x8</a></li><li><a href="core_arch/simd/struct.f64x1.html">core_arch::simd::f64x1</a></li><li><a href="core_arch/simd/struct.f64x2.html">core_arch::simd::f64x2</a></li><li><a href="core_arch/simd/struct.f64x4.html">core_arch::simd::f64x4</a></li><li><a href="core_arch/simd/struct.f64x8.html">core_arch::simd::f64x8</a></li><li><a href="core_arch/simd/struct.i16x16.html">core_arch::simd::i16x16</a></li><li><a href="core_arch/simd/struct.i16x2.html">core_arch::simd::i16x2</a></li><li><a href="core_arch/simd/struct.i16x32.html">core_arch::simd::i16x32</a></li><li><a href="core_arch/simd/struct.i16x4.html">core_arch::simd::i16x4</a></li><li><a href="core_arch/simd/struct.i16x8.html">core_arch::simd::i16x8</a></li><li><a href="core_arch/simd/struct.i32x16.html">core_arch::simd::i32x16</a></li><li><a href="core_arch/simd/struct.i32x2.html">core_arch::simd::i32x2</a></li><li><a href="core_arch/simd/struct.i32x4.html">core_arch::simd::i32x4</a></li><li><a href="core_arch/simd/struct.i32x8.html">core_arch::simd::i32x8</a></li><li><a href="core_arch/simd/struct.i64x1.html">core_arch::simd::i64x1</a></li><li><a href="core_arch/simd/struct.i64x2.html">core_arch::simd::i64x2</a></li><li><a href="core_arch/simd/struct.i64x4.html">core_arch::simd::i64x4</a></li><li><a href="core_arch/simd/struct.i64x8.html">core_arch::simd::i64x8</a></li><li><a href="core_arch/simd/struct.i8x16.html">core_arch::simd::i8x16</a></li><li><a href="core_arch/simd/struct.i8x2.html">core_arch::simd::i8x2</a></li><li><a href="core_arch/simd/struct.i8x32.html">core_arch::simd::i8x32</a></li><li><a href="core_arch/simd/struct.i8x4.html">core_arch::simd::i8x4</a></li><li><a href="core_arch/simd/struct.i8x64.html">core_arch::simd::i8x64</a></li><li><a href="core_arch/simd/struct.i8x8.html">core_arch::simd::i8x8</a></li><li><a href="core_arch/simd/struct.m16x8.html">core_arch::simd::m16x8</a></li><li><a href="core_arch/simd/struct.m32x4.html">core_arch::simd::m32x4</a></li><li><a href="core_arch/simd/struct.m64x2.html">core_arch::simd::m64x2</a></li><li><a href="core_arch/simd/struct.m8x16.html">core_arch::simd::m8x16</a></li><li><a href="core_arch/simd/struct.u16x16.html">core_arch::simd::u16x16</a></li><li><a href="core_arch/simd/struct.u16x2.html">core_arch::simd::u16x2</a></li><li><a href="core_arch/simd/struct.u16x32.html">core_arch::simd::u16x32</a></li><li><a href="core_arch/simd/struct.u16x4.html">core_arch::simd::u16x4</a></li><li><a href="core_arch/simd/struct.u16x8.html">core_arch::simd::u16x8</a></li><li><a href="core_arch/simd/struct.u32x16.html">core_arch::simd::u32x16</a></li><li><a href="core_arch/simd/struct.u32x2.html">core_arch::simd::u32x2</a></li><li><a href="core_arch/simd/struct.u32x4.html">core_arch::simd::u32x4</a></li><li><a href="core_arch/simd/struct.u32x8.html">core_arch::simd::u32x8</a></li><li><a href="core_arch/simd/struct.u64x1.html">core_arch::simd::u64x1</a></li><li><a href="core_arch/simd/struct.u64x2.html">core_arch::simd::u64x2</a></li><li><a href="core_arch/simd/struct.u64x4.html">core_arch::simd::u64x4</a></li><li><a href="core_arch/simd/struct.u64x8.html">core_arch::simd::u64x8</a></li><li><a href="core_arch/simd/struct.u8x16.html">core_arch::simd::u8x16</a></li><li><a href="core_arch/simd/struct.u8x2.html">core_arch::simd::u8x2</a></li><li><a href="core_arch/simd/struct.u8x32.html">core_arch::simd::u8x32</a></li><li><a href="core_arch/simd/struct.u8x4.html">core_arch::simd::u8x4</a></li><li><a href="core_arch/simd/struct.u8x64.html">core_arch::simd::u8x64</a></li><li><a href="core_arch/simd/struct.u8x8.html">core_arch::simd::u8x8</a></li><li><a href="core_arch/wasm32/simd128/struct.Unaligned.html">core_arch::wasm32::simd128::Unaligned</a></li><li><a href="core_arch/wasm32/simd128/struct.v128.html">core_arch::wasm32::simd128::v128</a></li><li><a href="core_arch/x86/struct.__m128.html">core_arch::x86::__m128</a></li><li><a href="core_arch/x86/struct.__m128bh.html">core_arch::x86::__m128bh</a></li><li><a href="core_arch/x86/struct.__m128d.html">core_arch::x86::__m128d</a></li><li><a href="core_arch/x86/struct.__m128i.html">core_arch::x86::__m128i</a></li><li><a href="core_arch/x86/struct.__m256.html">core_arch::x86::__m256</a></li><li><a href="core_arch/x86/struct.__m256bh.html">core_arch::x86::__m256bh</a></li><li><a href="core_arch/x86/struct.__m256d.html">core_arch::x86::__m256d</a></li><li><a href="core_arch/x86/struct.__m256i.html">core_arch::x86::__m256i</a></li><li><a href="core_arch/x86/struct.__m512.html">core_arch::x86::__m512</a></li><li><a href="core_arch/x86/struct.__m512bh.html">core_arch::x86::__m512bh</a></li><li><a href="core_arch/x86/struct.__m512d.html">core_arch::x86::__m512d</a></li><li><a href="core_arch/x86/struct.__m512i.html">core_arch::x86::__m512i</a></li><li><a href="core_arch/x86/cpuid/struct.CpuidResult.html">core_arch::x86::cpuid::CpuidResult</a></li><li><a href="core_simd/lane_count/struct.LaneCount.html">core_simd::lane_count::LaneCount</a></li><li><a href="core_simd/masks/struct.Mask.html">core_simd::masks::Mask</a></li><li><a href="core_simd/masks/mask_impl/struct.Mask.html">core_simd::masks::mask_impl::Mask</a></li><li><a href="core_simd/vector/struct.Simd.html">core_simd::vector::Simd</a></li><li><a href="error/struct.Source.html">error::Source</a></li><li><a href="error/private/struct.Internal.html">error::private::Internal</a></li><li><a href="escape/struct.EscapeIterInner.html">escape::EscapeIterInner</a></li><li><a href="ffi/struct.CStr.html">ffi::CStr</a></li><li><a href="ffi/struct.FromBytesUntilNulError.html">ffi::FromBytesUntilNulError</a></li><li><a href="ffi/struct.FromBytesWithNulError.html">ffi::FromBytesWithNulError</a></li><li><a href="ffi/struct.VaList.html">ffi::VaList</a></li><li><a href="ffi/struct.VaListImpl.html">ffi::VaListImpl</a></li><li><a href="ffi/c_str/struct.CStr.html">ffi::c_str::CStr</a></li><li><a href="ffi/c_str/struct.FromBytesUntilNulError.html">ffi::c_str::FromBytesUntilNulError</a></li><li><a href="ffi/c_str/struct.FromBytesWithNulError.html">ffi::c_str::FromBytesWithNulError</a></li><li><a href="fmt/struct.Arguments.html">fmt::Arguments</a></li><li><a href="fmt/struct.DebugList.html">fmt::DebugList</a></li><li><a href="fmt/struct.DebugMap.html">fmt::DebugMap</a></li><li><a href="fmt/struct.DebugSet.html">fmt::DebugSet</a></li><li><a href="fmt/struct.DebugStruct.html">fmt::DebugStruct</a></li><li><a href="fmt/struct.DebugTuple.html">fmt::DebugTuple</a></li><li><a href="fmt/struct.Error.html">fmt::Error</a></li><li><a href="fmt/struct.Formatter.html">fmt::Formatter</a></li><li><a href="fmt/struct.PostPadding.html">fmt::PostPadding</a></li><li><a href="fmt/builders/struct.DebugInner.html">fmt::builders::DebugInner</a></li><li><a href="fmt/builders/struct.DebugList.html">fmt::builders::DebugList</a></li><li><a href="fmt/builders/struct.DebugMap.html">fmt::builders::DebugMap</a></li><li><a href="fmt/builders/struct.DebugSet.html">fmt::builders::DebugSet</a></li><li><a href="fmt/builders/struct.DebugStruct.html">fmt::builders::DebugStruct</a></li><li><a href="fmt/builders/struct.DebugTuple.html">fmt::builders::DebugTuple</a></li><li><a href="fmt/builders/struct.PadAdapter.html">fmt::builders::PadAdapter</a></li><li><a href="fmt/builders/struct.PadAdapterState.html">fmt::builders::PadAdapterState</a></li><li><a href="fmt/num/struct.Binary.html">fmt::num::Binary</a></li><li><a href="fmt/num/struct.LowerHex.html">fmt::num::LowerHex</a></li><li><a href="fmt/num/struct.Octal.html">fmt::num::Octal</a></li><li><a href="fmt/num/struct.UpperHex.html">fmt::num::UpperHex</a></li><li><a href="fmt/rt/struct.Argument.html">fmt::rt::Argument</a></li><li><a href="fmt/rt/struct.Placeholder.html">fmt::rt::Placeholder</a></li><li><a href="fmt/rt/struct.UnsafeArg.html">fmt::rt::UnsafeArg</a></li><li><a href="future/struct.Pending.html">future::Pending</a></li><li><a href="future/struct.PollFn.html">future::PollFn</a></li><li><a href="future/struct.Ready.html">future::Ready</a></li><li><a href="future/struct.ResumeTy.html">future::ResumeTy</a></li><li><a href="future/pending/struct.Pending.html">future::pending::Pending</a></li><li><a href="future/poll_fn/struct.PollFn.html">future::poll_fn::PollFn</a></li><li><a href="future/ready/struct.Ready.html">future::ready::Ready</a></li><li><a href="hash/struct.BuildHasherDefault.html">hash::BuildHasherDefault</a></li><li><a href="hash/struct.SipHasher.html">hash::SipHasher</a></li><li><a href="hash/sip/struct.Hasher.html">hash::sip::Hasher</a></li><li><a href="hash/sip/struct.Sip13Rounds.html">hash::sip::Sip13Rounds</a></li><li><a href="hash/sip/struct.Sip24Rounds.html">hash::sip::Sip24Rounds</a></li><li><a href="hash/sip/struct.SipHasher.html">hash::sip::SipHasher</a></li><li><a href="hash/sip/struct.SipHasher13.html">hash::sip::SipHasher13</a></li><li><a href="hash/sip/struct.SipHasher24.html">hash::sip::SipHasher24</a></li><li><a href="hash/sip/struct.State.html">hash::sip::State</a></li><li><a href="intrinsics/mir/struct.BasicBlock.html">intrinsics::mir::BasicBlock</a></li><li><a href="iter/struct.ArrayChunks.html">iter::ArrayChunks</a></li><li><a href="iter/struct.ByRefSized.html">iter::ByRefSized</a></li><li><a href="iter/struct.Chain.html">iter::Chain</a></li><li><a href="iter/struct.Cloned.html">iter::Cloned</a></li><li><a href="iter/struct.Copied.html">iter::Copied</a></li><li><a href="iter/struct.Cycle.html">iter::Cycle</a></li><li><a href="iter/struct.Empty.html">iter::Empty</a></li><li><a href="iter/struct.Enumerate.html">iter::Enumerate</a></li><li><a href="iter/struct.Filter.html">iter::Filter</a></li><li><a href="iter/struct.FilterMap.html">iter::FilterMap</a></li><li><a href="iter/struct.FlatMap.html">iter::FlatMap</a></li><li><a href="iter/struct.Flatten.html">iter::Flatten</a></li><li><a href="iter/struct.FromFn.html">iter::FromFn</a></li><li><a href="iter/struct.Fuse.html">iter::Fuse</a></li><li><a href="iter/struct.Inspect.html">iter::Inspect</a></li><li><a href="iter/struct.Intersperse.html">iter::Intersperse</a></li><li><a href="iter/struct.IntersperseWith.html">iter::IntersperseWith</a></li><li><a href="iter/struct.Map.html">iter::Map</a></li><li><a href="iter/struct.MapWhile.html">iter::MapWhile</a></li><li><a href="iter/struct.Once.html">iter::Once</a></li><li><a href="iter/struct.OnceWith.html">iter::OnceWith</a></li><li><a href="iter/struct.Peekable.html">iter::Peekable</a></li><li><a href="iter/struct.Repeat.html">iter::Repeat</a></li><li><a href="iter/struct.RepeatWith.html">iter::RepeatWith</a></li><li><a href="iter/struct.Rev.html">iter::Rev</a></li><li><a href="iter/struct.Scan.html">iter::Scan</a></li><li><a href="iter/struct.Skip.html">iter::Skip</a></li><li><a href="iter/struct.SkipWhile.html">iter::SkipWhile</a></li><li><a href="iter/struct.StepBy.html">iter::StepBy</a></li><li><a href="iter/struct.Successors.html">iter::Successors</a></li><li><a href="iter/struct.Take.html">iter::Take</a></li><li><a href="iter/struct.TakeWhile.html">iter::TakeWhile</a></li><li><a href="iter/struct.Zip.html">iter::Zip</a></li><li><a href="iter/adapters/struct.GenericShunt.html">iter::adapters::GenericShunt</a></li><li><a href="iter/adapters/array_chunks/struct.ArrayChunks.html">iter::adapters::array_chunks::ArrayChunks</a></li><li><a href="iter/adapters/by_ref_sized/struct.ByRefSized.html">iter::adapters::by_ref_sized::ByRefSized</a></li><li><a href="iter/adapters/chain/struct.Chain.html">iter::adapters::chain::Chain</a></li><li><a href="iter/adapters/cloned/struct.Cloned.html">iter::adapters::cloned::Cloned</a></li><li><a href="iter/adapters/copied/struct.Copied.html">iter::adapters::copied::Copied</a></li><li><a href="iter/adapters/cycle/struct.Cycle.html">iter::adapters::cycle::Cycle</a></li><li><a href="iter/adapters/enumerate/struct.Enumerate.html">iter::adapters::enumerate::Enumerate</a></li><li><a href="iter/adapters/filter/struct.Filter.html">iter::adapters::filter::Filter</a></li><li><a href="iter/adapters/filter_map/struct.FilterMap.html">iter::adapters::filter_map::FilterMap</a></li><li><a href="iter/adapters/flatten/struct.FlatMap.html">iter::adapters::flatten::FlatMap</a></li><li><a href="iter/adapters/flatten/struct.Flatten.html">iter::adapters::flatten::Flatten</a></li><li><a href="iter/adapters/flatten/struct.FlattenCompat.html">iter::adapters::flatten::FlattenCompat</a></li><li><a href="iter/adapters/fuse/struct.Fuse.html">iter::adapters::fuse::Fuse</a></li><li><a href="iter/adapters/inspect/struct.Inspect.html">iter::adapters::inspect::Inspect</a></li><li><a href="iter/adapters/intersperse/struct.Intersperse.html">iter::adapters::intersperse::Intersperse</a></li><li><a href="iter/adapters/intersperse/struct.IntersperseWith.html">iter::adapters::intersperse::IntersperseWith</a></li><li><a href="iter/adapters/map/struct.Map.html">iter::adapters::map::Map</a></li><li><a href="iter/adapters/map_while/struct.MapWhile.html">iter::adapters::map_while::MapWhile</a></li><li><a href="iter/adapters/peekable/struct.Peekable.html">iter::adapters::peekable::Peekable</a></li><li><a href="iter/adapters/rev/struct.Rev.html">iter::adapters::rev::Rev</a></li><li><a href="iter/adapters/scan/struct.Scan.html">iter::adapters::scan::Scan</a></li><li><a href="iter/adapters/skip/struct.Skip.html">iter::adapters::skip::Skip</a></li><li><a href="iter/adapters/skip_while/struct.SkipWhile.html">iter::adapters::skip_while::SkipWhile</a></li><li><a href="iter/adapters/step_by/struct.StepBy.html">iter::adapters::step_by::StepBy</a></li><li><a href="iter/adapters/take/struct.Take.html">iter::adapters::take::Take</a></li><li><a href="iter/adapters/take_while/struct.TakeWhile.html">iter::adapters::take_while::TakeWhile</a></li><li><a href="iter/adapters/zip/struct.Zip.html">iter::adapters::zip::Zip</a></li><li><a href="iter/sources/empty/struct.Empty.html">iter::sources::empty::Empty</a></li><li><a href="iter/sources/from_fn/struct.FromFn.html">iter::sources::from_fn::FromFn</a></li><li><a href="iter/sources/from_generator/struct.FromGenerator.html">iter::sources::from_generator::FromGenerator</a></li><li><a href="iter/sources/once/struct.Once.html">iter::sources::once::Once</a></li><li><a href="iter/sources/once_with/struct.OnceWith.html">iter::sources::once_with::OnceWith</a></li><li><a href="iter/sources/repeat/struct.Repeat.html">iter::sources::repeat::Repeat</a></li><li><a href="iter/sources/repeat_n/struct.RepeatN.html">iter::sources::repeat_n::RepeatN</a></li><li><a href="iter/sources/repeat_with/struct.RepeatWith.html">iter::sources::repeat_with::RepeatWith</a></li><li><a href="iter/sources/successors/struct.Successors.html">iter::sources::successors::Successors</a></li><li><a href="marker/struct.PhantomData.html">marker::PhantomData</a></li><li><a href="marker/struct.PhantomPinned.html">marker::PhantomPinned</a></li><li><a href="mem/struct.Assume.html">mem::Assume</a></li><li><a href="mem/struct.Discriminant.html">mem::Discriminant</a></li><li><a href="mem/struct.ManuallyDrop.html">mem::ManuallyDrop</a></li><li><a href="mem/manually_drop/struct.ManuallyDrop.html">mem::manually_drop::ManuallyDrop</a></li><li><a href="mem/transmutability/struct.Assume.html">mem::transmutability::Assume</a></li><li><a href="net/struct.AddrParseError.html">net::AddrParseError</a></li><li><a href="net/struct.Ipv4Addr.html">net::Ipv4Addr</a></li><li><a href="net/struct.Ipv6Addr.html">net::Ipv6Addr</a></li><li><a href="net/struct.SocketAddrV4.html">net::SocketAddrV4</a></li><li><a href="net/struct.SocketAddrV6.html">net::SocketAddrV6</a></li><li><a href="net/display_buffer/struct.DisplayBuffer.html">net::display_buffer::DisplayBuffer</a></li><li><a href="net/ip_addr/struct.Ipv4Addr.html">net::ip_addr::Ipv4Addr</a></li><li><a href="net/ip_addr/struct.Ipv6Addr.html">net::ip_addr::Ipv6Addr</a></li><li><a href="net/parser/struct.AddrParseError.html">net::parser::AddrParseError</a></li><li><a href="net/parser/struct.Parser.html">net::parser::Parser</a></li><li><a href="net/socket_addr/struct.SocketAddrV4.html">net::socket_addr::SocketAddrV4</a></li><li><a href="net/socket_addr/struct.SocketAddrV6.html">net::socket_addr::SocketAddrV6</a></li><li><a href="num/struct.NonZeroI128.html">num::NonZeroI128</a></li><li><a href="num/struct.NonZeroI16.html">num::NonZeroI16</a></li><li><a href="num/struct.NonZeroI32.html">num::NonZeroI32</a></li><li><a href="num/struct.NonZeroI64.html">num::NonZeroI64</a></li><li><a href="num/struct.NonZeroI8.html">num::NonZeroI8</a></li><li><a href="num/struct.NonZeroIsize.html">num::NonZeroIsize</a></li><li><a href="num/struct.NonZeroU128.html">num::NonZeroU128</a></li><li><a href="num/struct.NonZeroU16.html">num::NonZeroU16</a></li><li><a href="num/struct.NonZeroU32.html">num::NonZeroU32</a></li><li><a href="num/struct.NonZeroU64.html">num::NonZeroU64</a></li><li><a href="num/struct.NonZeroU8.html">num::NonZeroU8</a></li><li><a href="num/struct.NonZeroUsize.html">num::NonZeroUsize</a></li><li><a href="num/struct.ParseFloatError.html">num::ParseFloatError</a></li><li><a href="num/struct.ParseIntError.html">num::ParseIntError</a></li><li><a href="num/struct.Saturating.html">num::Saturating</a></li><li><a href="num/struct.TryFromIntError.html">num::TryFromIntError</a></li><li><a href="num/struct.Wrapping.html">num::Wrapping</a></li><li><a href="num/bignum/struct.Big32x40.html">num::bignum::Big32x40</a></li><li><a href="num/bignum/tests/struct.Big8x3.html">num::bignum::tests::Big8x3</a></li><li><a href="num/dec2flt/struct.ParseFloatError.html">num::dec2flt::ParseFloatError</a></li><li><a href="num/dec2flt/common/struct.BiasedFp.html">num::dec2flt::common::BiasedFp</a></li><li><a href="num/dec2flt/decimal/struct.Decimal.html">num::dec2flt::decimal::Decimal</a></li><li><a href="num/dec2flt/number/struct.Number.html">num::dec2flt::number::Number</a></li><li><a href="num/diy_float/struct.Fp.html">num::diy_float::Fp</a></li><li><a href="num/error/struct.ParseIntError.html">num::error::ParseIntError</a></li><li><a href="num/error/struct.TryFromIntError.html">num::error::TryFromIntError</a></li><li><a href="num/flt2dec/struct.Decoded.html">num::flt2dec::Decoded</a></li><li><a href="num/flt2dec/decoder/struct.Decoded.html">num::flt2dec::decoder::Decoded</a></li><li><a href="num/fmt/struct.Formatted.html">num::fmt::Formatted</a></li><li><a href="num/nonzero/struct.NonZeroI128.html">num::nonzero::NonZeroI128</a></li><li><a href="num/nonzero/struct.NonZeroI16.html">num::nonzero::NonZeroI16</a></li><li><a href="num/nonzero/struct.NonZeroI32.html">num::nonzero::NonZeroI32</a></li><li><a href="num/nonzero/struct.NonZeroI64.html">num::nonzero::NonZeroI64</a></li><li><a href="num/nonzero/struct.NonZeroI8.html">num::nonzero::NonZeroI8</a></li><li><a href="num/nonzero/struct.NonZeroIsize.html">num::nonzero::NonZeroIsize</a></li><li><a href="num/nonzero/struct.NonZeroU128.html">num::nonzero::NonZeroU128</a></li><li><a href="num/nonzero/struct.NonZeroU16.html">num::nonzero::NonZeroU16</a></li><li><a href="num/nonzero/struct.NonZeroU32.html">num::nonzero::NonZeroU32</a></li><li><a href="num/nonzero/struct.NonZeroU64.html">num::nonzero::NonZeroU64</a></li><li><a href="num/nonzero/struct.NonZeroU8.html">num::nonzero::NonZeroU8</a></li><li><a href="num/nonzero/struct.NonZeroUsize.html">num::nonzero::NonZeroUsize</a></li><li><a href="num/saturating/struct.Saturating.html">num::saturating::Saturating</a></li><li><a href="num/wrapping/struct.Wrapping.html">num::wrapping::Wrapping</a></li><li><a href="ops/struct.Range.html">ops::Range</a></li><li><a href="ops/struct.RangeFrom.html">ops::RangeFrom</a></li><li><a href="ops/struct.RangeFull.html">ops::RangeFull</a></li><li><a href="ops/struct.RangeInclusive.html">ops::RangeInclusive</a></li><li><a href="ops/struct.RangeTo.html">ops::RangeTo</a></li><li><a href="ops/struct.RangeToInclusive.html">ops::RangeToInclusive</a></li><li><a href="ops/struct.Yeet.html">ops::Yeet</a></li><li><a href="ops/index_range/struct.IndexRange.html">ops::index_range::IndexRange</a></li><li><a href="ops/range/struct.Range.html">ops::range::Range</a></li><li><a href="ops/range/struct.RangeFrom.html">ops::range::RangeFrom</a></li><li><a href="ops/range/struct.RangeFull.html">ops::range::RangeFull</a></li><li><a href="ops/range/struct.RangeInclusive.html">ops::range::RangeInclusive</a></li><li><a href="ops/range/struct.RangeTo.html">ops::range::RangeTo</a></li><li><a href="ops/range/struct.RangeToInclusive.html">ops::range::RangeToInclusive</a></li><li><a href="ops/try_trait/struct.NeverShortCircuit.html">ops::try_trait::NeverShortCircuit</a></li><li><a href="ops/try_trait/struct.Yeet.html">ops::try_trait::Yeet</a></li><li><a href="option/struct.IntoIter.html">option::IntoIter</a></li><li><a href="option/struct.Item.html">option::Item</a></li><li><a href="option/struct.Iter.html">option::Iter</a></li><li><a href="option/struct.IterMut.html">option::IterMut</a></li><li><a href="panic/struct.AssertUnwindSafe.html">panic::AssertUnwindSafe</a></li><li><a href="panic/struct.Location.html">panic::Location</a></li><li><a href="panic/struct.PanicInfo.html">panic::PanicInfo</a></li><li><a href="panic/location/struct.Location.html">panic::location::Location</a></li><li><a href="panic/panic_info/struct.PanicInfo.html">panic::panic_info::PanicInfo</a></li><li><a href="panic/unwind_safe/struct.AssertUnwindSafe.html">panic::unwind_safe::AssertUnwindSafe</a></li><li><a href="pin/struct.Pin.html">pin::Pin</a></li><li><a href="ptr/struct.Alignment.html">ptr::Alignment</a></li><li><a href="ptr/struct.DynMetadata.html">ptr::DynMetadata</a></li><li><a href="ptr/struct.NonNull.html">ptr::NonNull</a></li><li><a href="ptr/alignment/struct.Alignment.html">ptr::alignment::Alignment</a></li><li><a href="ptr/metadata/struct.DynMetadata.html">ptr::metadata::DynMetadata</a></li><li><a href="ptr/metadata/struct.PtrComponents.html">ptr::metadata::PtrComponents</a></li><li><a href="ptr/non_null/struct.NonNull.html">ptr::non_null::NonNull</a></li><li><a href="ptr/unique/struct.Unique.html">ptr::unique::Unique</a></li><li><a href="result/struct.IntoIter.html">result::IntoIter</a></li><li><a href="result/struct.Iter.html">result::Iter</a></li><li><a href="result/struct.IterMut.html">result::IterMut</a></li><li><a href="simd/struct.LaneCount.html">simd::LaneCount</a></li><li><a href="simd/struct.Mask.html">simd::Mask</a></li><li><a href="simd/struct.Simd.html">simd::Simd</a></li><li><a href="slice/struct.ArrayChunks.html">slice::ArrayChunks</a></li><li><a href="slice/struct.ArrayChunksMut.html">slice::ArrayChunksMut</a></li><li><a href="slice/struct.ArrayWindows.html">slice::ArrayWindows</a></li><li><a href="slice/struct.Chunks.html">slice::Chunks</a></li><li><a href="slice/struct.ChunksExact.html">slice::ChunksExact</a></li><li><a href="slice/struct.ChunksExactMut.html">slice::ChunksExactMut</a></li><li><a href="slice/struct.ChunksMut.html">slice::ChunksMut</a></li><li><a href="slice/struct.EscapeAscii.html">slice::EscapeAscii</a></li><li><a href="slice/struct.GetManyMutError.html">slice::GetManyMutError</a></li><li><a href="slice/struct.GroupBy.html">slice::GroupBy</a></li><li><a href="slice/struct.GroupByMut.html">slice::GroupByMut</a></li><li><a href="slice/struct.Iter.html">slice::Iter</a></li><li><a href="slice/struct.IterMut.html">slice::IterMut</a></li><li><a href="slice/struct.RChunks.html">slice::RChunks</a></li><li><a href="slice/struct.RChunksExact.html">slice::RChunksExact</a></li><li><a href="slice/struct.RChunksExactMut.html">slice::RChunksExactMut</a></li><li><a href="slice/struct.RChunksMut.html">slice::RChunksMut</a></li><li><a href="slice/struct.RSplit.html">slice::RSplit</a></li><li><a href="slice/struct.RSplitMut.html">slice::RSplitMut</a></li><li><a href="slice/struct.RSplitN.html">slice::RSplitN</a></li><li><a href="slice/struct.RSplitNMut.html">slice::RSplitNMut</a></li><li><a href="slice/struct.Split.html">slice::Split</a></li><li><a href="slice/struct.SplitInclusive.html">slice::SplitInclusive</a></li><li><a href="slice/struct.SplitInclusiveMut.html">slice::SplitInclusiveMut</a></li><li><a href="slice/struct.SplitMut.html">slice::SplitMut</a></li><li><a href="slice/struct.SplitN.html">slice::SplitN</a></li><li><a href="slice/struct.SplitNMut.html">slice::SplitNMut</a></li><li><a href="slice/struct.Windows.html">slice::Windows</a></li><li><a href="slice/ascii/struct.EscapeAscii.html">slice::ascii::EscapeAscii</a></li><li><a href="slice/ascii/struct.EscapeByte.html">slice::ascii::EscapeByte</a></li><li><a href="slice/iter/struct.ArrayChunks.html">slice::iter::ArrayChunks</a></li><li><a href="slice/iter/struct.ArrayChunksMut.html">slice::iter::ArrayChunksMut</a></li><li><a href="slice/iter/struct.ArrayWindows.html">slice::iter::ArrayWindows</a></li><li><a href="slice/iter/struct.Chunks.html">slice::iter::Chunks</a></li><li><a href="slice/iter/struct.ChunksExact.html">slice::iter::ChunksExact</a></li><li><a href="slice/iter/struct.ChunksExactMut.html">slice::iter::ChunksExactMut</a></li><li><a href="slice/iter/struct.ChunksMut.html">slice::iter::ChunksMut</a></li><li><a href="slice/iter/struct.GenericSplitN.html">slice::iter::GenericSplitN</a></li><li><a href="slice/iter/struct.GroupBy.html">slice::iter::GroupBy</a></li><li><a href="slice/iter/struct.GroupByMut.html">slice::iter::GroupByMut</a></li><li><a href="slice/iter/struct.Iter.html">slice::iter::Iter</a></li><li><a href="slice/iter/struct.IterMut.html">slice::iter::IterMut</a></li><li><a href="slice/iter/struct.RChunks.html">slice::iter::RChunks</a></li><li><a href="slice/iter/struct.RChunksExact.html">slice::iter::RChunksExact</a></li><li><a href="slice/iter/struct.RChunksExactMut.html">slice::iter::RChunksExactMut</a></li><li><a href="slice/iter/struct.RChunksMut.html">slice::iter::RChunksMut</a></li><li><a href="slice/iter/struct.RSplit.html">slice::iter::RSplit</a></li><li><a href="slice/iter/struct.RSplitMut.html">slice::iter::RSplitMut</a></li><li><a href="slice/iter/struct.RSplitN.html">slice::iter::RSplitN</a></li><li><a href="slice/iter/struct.RSplitNMut.html">slice::iter::RSplitNMut</a></li><li><a href="slice/iter/struct.Split.html">slice::iter::Split</a></li><li><a href="slice/iter/struct.SplitInclusive.html">slice::iter::SplitInclusive</a></li><li><a href="slice/iter/struct.SplitInclusiveMut.html">slice::iter::SplitInclusiveMut</a></li><li><a href="slice/iter/struct.SplitMut.html">slice::iter::SplitMut</a></li><li><a href="slice/iter/struct.SplitN.html">slice::iter::SplitN</a></li><li><a href="slice/iter/struct.SplitNMut.html">slice::iter::SplitNMut</a></li><li><a href="slice/iter/struct.Windows.html">slice::iter::Windows</a></li><li><a href="slice/sort/struct.InsertionHole.html">slice::sort::InsertionHole</a></li><li><a href="slice/sort/struct.TimSortRun.html">slice::sort::TimSortRun</a></li><li><a href="str/struct.Bytes.html">str::Bytes</a></li><li><a href="str/struct.BytesIsNotEmpty.html">str::BytesIsNotEmpty</a></li><li><a href="str/struct.CharEscapeDebugContinue.html">str::CharEscapeDebugContinue</a></li><li><a href="str/struct.CharEscapeDefault.html">str::CharEscapeDefault</a></li><li><a href="str/struct.CharEscapeUnicode.html">str::CharEscapeUnicode</a></li><li><a href="str/struct.CharIndices.html">str::CharIndices</a></li><li><a href="str/struct.Chars.html">str::Chars</a></li><li><a href="str/struct.EncodeUtf16.html">str::EncodeUtf16</a></li><li><a href="str/struct.EscapeDebug.html">str::EscapeDebug</a></li><li><a href="str/struct.EscapeDefault.html">str::EscapeDefault</a></li><li><a href="str/struct.EscapeUnicode.html">str::EscapeUnicode</a></li><li><a href="str/struct.IsAsciiWhitespace.html">str::IsAsciiWhitespace</a></li><li><a href="str/struct.IsNotEmpty.html">str::IsNotEmpty</a></li><li><a href="str/struct.IsWhitespace.html">str::IsWhitespace</a></li><li><a href="str/struct.Lines.html">str::Lines</a></li><li><a href="str/struct.LinesAny.html">str::LinesAny</a></li><li><a href="str/struct.LinesMap.html">str::LinesMap</a></li><li><a href="str/struct.MatchIndices.html">str::MatchIndices</a></li><li><a href="str/struct.Matches.html">str::Matches</a></li><li><a href="str/struct.ParseBoolError.html">str::ParseBoolError</a></li><li><a href="str/struct.RMatchIndices.html">str::RMatchIndices</a></li><li><a href="str/struct.RMatches.html">str::RMatches</a></li><li><a href="str/struct.RSplit.html">str::RSplit</a></li><li><a href="str/struct.RSplitN.html">str::RSplitN</a></li><li><a href="str/struct.RSplitTerminator.html">str::RSplitTerminator</a></li><li><a href="str/struct.Split.html">str::Split</a></li><li><a href="str/struct.SplitAsciiWhitespace.html">str::SplitAsciiWhitespace</a></li><li><a href="str/struct.SplitInclusive.html">str::SplitInclusive</a></li><li><a href="str/struct.SplitN.html">str::SplitN</a></li><li><a href="str/struct.SplitTerminator.html">str::SplitTerminator</a></li><li><a href="str/struct.SplitWhitespace.html">str::SplitWhitespace</a></li><li><a href="str/struct.UnsafeBytesToStr.html">str::UnsafeBytesToStr</a></li><li><a href="str/struct.Utf8Chunk.html">str::Utf8Chunk</a></li><li><a href="str/struct.Utf8Chunks.html">str::Utf8Chunks</a></li><li><a href="str/struct.Utf8Error.html">str::Utf8Error</a></li><li><a href="str/error/struct.ParseBoolError.html">str::error::ParseBoolError</a></li><li><a href="str/error/struct.Utf8Error.html">str::error::Utf8Error</a></li><li><a href="str/iter/struct.Bytes.html">str::iter::Bytes</a></li><li><a href="str/iter/struct.CharIndices.html">str::iter::CharIndices</a></li><li><a href="str/iter/struct.Chars.html">str::iter::Chars</a></li><li><a href="str/iter/struct.EncodeUtf16.html">str::iter::EncodeUtf16</a></li><li><a href="str/iter/struct.EscapeDebug.html">str::iter::EscapeDebug</a></li><li><a href="str/iter/struct.EscapeDefault.html">str::iter::EscapeDefault</a></li><li><a href="str/iter/struct.EscapeUnicode.html">str::iter::EscapeUnicode</a></li><li><a href="str/iter/struct.Lines.html">str::iter::Lines</a></li><li><a href="str/iter/struct.LinesAny.html">str::iter::LinesAny</a></li><li><a href="str/iter/struct.MatchIndices.html">str::iter::MatchIndices</a></li><li><a href="str/iter/struct.MatchIndicesInternal.html">str::iter::MatchIndicesInternal</a></li><li><a href="str/iter/struct.Matches.html">str::iter::Matches</a></li><li><a href="str/iter/struct.MatchesInternal.html">str::iter::MatchesInternal</a></li><li><a href="str/iter/struct.RMatchIndices.html">str::iter::RMatchIndices</a></li><li><a href="str/iter/struct.RMatches.html">str::iter::RMatches</a></li><li><a href="str/iter/struct.RSplit.html">str::iter::RSplit</a></li><li><a href="str/iter/struct.RSplitN.html">str::iter::RSplitN</a></li><li><a href="str/iter/struct.RSplitTerminator.html">str::iter::RSplitTerminator</a></li><li><a href="str/iter/struct.Split.html">str::iter::Split</a></li><li><a href="str/iter/struct.SplitAsciiWhitespace.html">str::iter::SplitAsciiWhitespace</a></li><li><a href="str/iter/struct.SplitInclusive.html">str::iter::SplitInclusive</a></li><li><a href="str/iter/struct.SplitInternal.html">str::iter::SplitInternal</a></li><li><a href="str/iter/struct.SplitN.html">str::iter::SplitN</a></li><li><a href="str/iter/struct.SplitNInternal.html">str::iter::SplitNInternal</a></li><li><a href="str/iter/struct.SplitTerminator.html">str::iter::SplitTerminator</a></li><li><a href="str/iter/struct.SplitWhitespace.html">str::iter::SplitWhitespace</a></li><li><a href="str/lossy/struct.Debug.html">str::lossy::Debug</a></li><li><a href="str/lossy/struct.Utf8Chunk.html">str::lossy::Utf8Chunk</a></li><li><a href="str/lossy/struct.Utf8Chunks.html">str::lossy::Utf8Chunks</a></li><li><a href="str/pattern/struct.CharArrayRefSearcher.html">str::pattern::CharArrayRefSearcher</a></li><li><a href="str/pattern/struct.CharArraySearcher.html">str::pattern::CharArraySearcher</a></li><li><a href="str/pattern/struct.CharPredicateSearcher.html">str::pattern::CharPredicateSearcher</a></li><li><a href="str/pattern/struct.CharSearcher.html">str::pattern::CharSearcher</a></li><li><a href="str/pattern/struct.CharSliceSearcher.html">str::pattern::CharSliceSearcher</a></li><li><a href="str/pattern/struct.EmptyNeedle.html">str::pattern::EmptyNeedle</a></li><li><a href="str/pattern/struct.MultiCharEqPattern.html">str::pattern::MultiCharEqPattern</a></li><li><a href="str/pattern/struct.MultiCharEqSearcher.html">str::pattern::MultiCharEqSearcher</a></li><li><a href="str/pattern/struct.StrSearcher.html">str::pattern::StrSearcher</a></li><li><a href="str/pattern/struct.TwoWaySearcher.html">str::pattern::TwoWaySearcher</a></li><li><a href="sync/struct.Exclusive.html">sync::Exclusive</a></li><li><a href="sync/atomic/struct.AtomicBool.html">sync::atomic::AtomicBool</a></li><li><a href="sync/atomic/struct.AtomicI128.html">sync::atomic::AtomicI128</a></li><li><a href="sync/atomic/struct.AtomicI16.html">sync::atomic::AtomicI16</a></li><li><a href="sync/atomic/struct.AtomicI32.html">sync::atomic::AtomicI32</a></li><li><a href="sync/atomic/struct.AtomicI64.html">sync::atomic::AtomicI64</a></li><li><a href="sync/atomic/struct.AtomicI8.html">sync::atomic::AtomicI8</a></li><li><a href="sync/atomic/struct.AtomicIsize.html">sync::atomic::AtomicIsize</a></li><li><a href="sync/atomic/struct.AtomicPtr.html">sync::atomic::AtomicPtr</a></li><li><a href="sync/atomic/struct.AtomicU128.html">sync::atomic::AtomicU128</a></li><li><a href="sync/atomic/struct.AtomicU16.html">sync::atomic::AtomicU16</a></li><li><a href="sync/atomic/struct.AtomicU32.html">sync::atomic::AtomicU32</a></li><li><a href="sync/atomic/struct.AtomicU64.html">sync::atomic::AtomicU64</a></li><li><a href="sync/atomic/struct.AtomicU8.html">sync::atomic::AtomicU8</a></li><li><a href="sync/atomic/struct.AtomicUsize.html">sync::atomic::AtomicUsize</a></li><li><a href="sync/exclusive/struct.Exclusive.html">sync::exclusive::Exclusive</a></li><li><a href="task/struct.Context.html">task::Context</a></li><li><a href="task/struct.RawWaker.html">task::RawWaker</a></li><li><a href="task/struct.RawWakerVTable.html">task::RawWakerVTable</a></li><li><a href="task/struct.Waker.html">task::Waker</a></li><li><a href="task/wake/struct.Context.html">task::wake::Context</a></li><li><a href="task/wake/struct.RawWaker.html">task::wake::RawWaker</a></li><li><a href="task/wake/struct.RawWakerVTable.html">task::wake::RawWakerVTable</a></li><li><a href="task/wake/struct.Waker.html">task::wake::Waker</a></li><li><a href="time/struct.Duration.html">time::Duration</a></li><li><a href="time/struct.Nanoseconds.html">time::Nanoseconds</a></li><li><a href="time/struct.TryFromFloatSecsError.html">time::TryFromFloatSecsError</a></li></ul><h3 id="enums">Enums</h3><ul class="all-items"><li><a href="ascii/enum.Char.html">ascii::Char</a></li><li><a href="ascii/ascii_char/enum.AsciiChar.html">ascii::ascii_char::AsciiChar</a></li><li><a href="cell/lazy/enum.State.html">cell::lazy::State</a></li><li><a href="char/enum.CaseMappingIter.html">char::CaseMappingIter</a></li><li><a href="char/enum.EscapeDebugInner.html">char::EscapeDebugInner</a></li><li><a href="char/convert/enum.CharErrorKind.html">char::convert::CharErrorKind</a></li><li><a href="cmp/enum.Ordering.html">cmp::Ordering</a></li><li><a href="convert/enum.Infallible.html">convert::Infallible</a></li><li><a href="core_simd/swizzle/enum.Which.html">core_simd::swizzle::Which</a></li><li><a href="ffi/c_str/enum.FromBytesWithNulErrorKind.html">ffi::c_str::FromBytesWithNulErrorKind</a></li><li><a href="ffi/enum.c_void.html">ffi::c_void</a></li><li><a href="fmt/enum.Alignment.html">fmt::Alignment</a></li><li><a href="fmt/rt/enum.Alignment.html">fmt::rt::Alignment</a></li><li><a href="fmt/rt/enum.Count.html">fmt::rt::Count</a></li><li><a href="fmt/rt/enum.Flag.html">fmt::rt::Flag</a></li><li><a href="future/join/enum.MaybeDone.html">future::join::MaybeDone</a></li><li><a href="net/enum.IpAddr.html">net::IpAddr</a></li><li><a href="net/enum.Ipv6MulticastScope.html">net::Ipv6MulticastScope</a></li><li><a href="net/enum.SocketAddr.html">net::SocketAddr</a></li><li><a href="net/ip_addr/enum.IpAddr.html">net::ip_addr::IpAddr</a></li><li><a href="net/ip_addr/enum.Ipv6MulticastScope.html">net::ip_addr::Ipv6MulticastScope</a></li><li><a href="net/parser/enum.AddrKind.html">net::parser::AddrKind</a></li><li><a href="net/socket_addr/enum.SocketAddr.html">net::socket_addr::SocketAddr</a></li><li><a href="num/enum.FpCategory.html">num::FpCategory</a></li><li><a href="num/enum.IntErrorKind.html">num::IntErrorKind</a></li><li><a href="num/dec2flt/enum.FloatErrorKind.html">num::dec2flt::FloatErrorKind</a></li><li><a href="num/error/enum.IntErrorKind.html">num::error::IntErrorKind</a></li><li><a href="num/flt2dec/enum.FullDecoded.html">num::flt2dec::FullDecoded</a></li><li><a href="num/flt2dec/enum.Sign.html">num::flt2dec::Sign</a></li><li><a href="num/flt2dec/decoder/enum.FullDecoded.html">num::flt2dec::decoder::FullDecoded</a></li><li><a href="num/fmt/enum.Part.html">num::fmt::Part</a></li><li><a href="ops/enum.Bound.html">ops::Bound</a></li><li><a href="ops/enum.ControlFlow.html">ops::ControlFlow</a></li><li><a href="ops/enum.GeneratorState.html">ops::GeneratorState</a></li><li><a href="ops/control_flow/enum.ControlFlow.html">ops::control_flow::ControlFlow</a></li><li><a href="ops/generator/enum.GeneratorState.html">ops::generator::GeneratorState</a></li><li><a href="ops/range/enum.Bound.html">ops::range::Bound</a></li><li><a href="ops/try_trait/enum.NeverShortCircuitResidual.html">ops::try_trait::NeverShortCircuitResidual</a></li><li><a href="option/enum.Option.html">option::Option</a></li><li><a href="panicking/enum.AssertKind.html">panicking::AssertKind</a></li><li><a href="ptr/alignment/enum.AlignmentEnum16.html">ptr::alignment::AlignmentEnum16</a></li><li><a href="ptr/alignment/enum.AlignmentEnum32.html">ptr::alignment::AlignmentEnum32</a></li><li><a href="ptr/alignment/enum.AlignmentEnum64.html">ptr::alignment::AlignmentEnum64</a></li><li><a href="result/enum.Result.html">result::Result</a></li><li><a href="simd/enum.Which.html">simd::Which</a></li><li><a href="slice/enum.Direction.html">slice::Direction</a></li><li><a href="str/pattern/enum.MatchOnly.html">str::pattern::MatchOnly</a></li><li><a href="str/pattern/enum.RejectAndMatch.html">str::pattern::RejectAndMatch</a></li><li><a href="str/pattern/enum.SearchStep.html">str::pattern::SearchStep</a></li><li><a href="str/pattern/enum.StrSearcherImpl.html">str::pattern::StrSearcherImpl</a></li><li><a href="sync/atomic/enum.Ordering.html">sync::atomic::Ordering</a></li><li><a href="task/enum.Poll.html">task::Poll</a></li><li><a href="task/poll/enum.Poll.html">task::poll::Poll</a></li><li><a href="time/enum.TryFromFloatSecsErrorKind.html">time::TryFromFloatSecsErrorKind</a></li></ul><h3 id="unions">Unions</h3><ul class="all-items"><li><a href="mem/union.MaybeUninit.html">mem::MaybeUninit</a></li><li><a href="mem/maybe_uninit/union.MaybeUninit.html">mem::maybe_uninit::MaybeUninit</a></li><li><a href="ptr/metadata/union.PtrRepr.html">ptr::metadata::PtrRepr</a></li></ul><h3 id="primitives">Primitive Types</h3><ul class="all-items"><li><a href="primitive.array.html">array</a></li><li><a href="primitive.bool.html">bool</a></li><li><a href="primitive.char.html">char</a></li><li><a href="primitive.f32.html">f32</a></li><li><a href="primitive.f64.html">f64</a></li><li><a href="primitive.fn.html">fn</a></li><li><a href="primitive.i128.html">i128</a></li><li><a href="primitive.i16.html">i16</a></li><li><a href="primitive.i32.html">i32</a></li><li><a href="primitive.i64.html">i64</a></li><li><a href="primitive.i8.html">i8</a></li><li><a href="primitive.isize.html">isize</a></li><li><a href="primitive.never.html">never</a></li><li><a href="primitive.pointer.html">pointer</a></li><li><a href="primitive.reference.html">reference</a></li><li><a href="primitive.slice.html">slice</a></li><li><a href="primitive.str.html">str</a></li><li><a href="primitive.tuple.html">tuple</a></li><li><a href="primitive.u128.html">u128</a></li><li><a href="primitive.u16.html">u16</a></li><li><a href="primitive.u32.html">u32</a></li><li><a href="primitive.u64.html">u64</a></li><li><a href="primitive.u8.html">u8</a></li><li><a href="primitive.unit.html">unit</a></li><li><a href="primitive.usize.html">usize</a></li></ul><h3 id="traits">Traits</h3><ul class="all-items"><li><a href="alloc/trait.Allocator.html">alloc::Allocator</a></li><li><a href="alloc/trait.GlobalAlloc.html">alloc::GlobalAlloc</a></li><li><a href="alloc/global/trait.GlobalAlloc.html">alloc::global::GlobalAlloc</a></li><li><a href="any/trait.Any.html">any::Any</a></li><li><a href="any/trait.Erased.html">any::Erased</a></li><li><a href="any/trait.Provider.html">any::Provider</a></li><li><a href="any/tags/trait.MaybeSizedType.html">any::tags::MaybeSizedType</a></li><li><a href="any/tags/trait.Type.html">any::tags::Type</a></li><li><a href="array/trait.SpecArrayClone.html">array::SpecArrayClone</a></li><li><a href="array/equality/trait.SpecArrayEq.html">array::equality::SpecArrayEq</a></li><li><a href="asserting/trait.Printable.html">asserting::Printable</a></li><li><a href="asserting/trait.TryCaptureGeneric.html">asserting::TryCaptureGeneric</a></li><li><a href="asserting/trait.TryCapturePrintable.html">asserting::TryCapturePrintable</a></li><li><a href="async_iter/trait.AsyncIterator.html">async_iter::AsyncIterator</a></li><li><a href="async_iter/async_iter/trait.AsyncIterator.html">async_iter::async_iter::AsyncIterator</a></li><li><a href="borrow/trait.Borrow.html">borrow::Borrow</a></li><li><a href="borrow/trait.BorrowMut.html">borrow::BorrowMut</a></li><li><a href="clone/trait.Clone.html">clone::Clone</a></li><li><a href="cmp/trait.Eq.html">cmp::Eq</a></li><li><a href="cmp/trait.Ord.html">cmp::Ord</a></li><li><a href="cmp/trait.PartialEq.html">cmp::PartialEq</a></li><li><a href="cmp/trait.PartialOrd.html">cmp::PartialOrd</a></li><li><a href="cmp/bytewise/trait.BytewiseEq.html">cmp::bytewise::BytewiseEq</a></li><li><a href="convert/trait.AsMut.html">convert::AsMut</a></li><li><a href="convert/trait.AsRef.html">convert::AsRef</a></li><li><a href="convert/trait.FloatToInt.html">convert::FloatToInt</a></li><li><a href="convert/trait.From.html">convert::From</a></li><li><a href="convert/trait.Into.html">convert::Into</a></li><li><a href="convert/trait.TryFrom.html">convert::TryFrom</a></li><li><a href="convert/trait.TryInto.html">convert::TryInto</a></li><li><a href="convert/num/trait.FloatToInt.html">convert::num::FloatToInt</a></li><li><a href="convert/num/private/trait.Sealed.html">convert::num::private::Sealed</a></li><li><a href="core_arch/arm_shared/sealed/trait.Dmb.html">core_arch::arm_shared::sealed::Dmb</a></li><li><a href="core_arch/arm_shared/sealed/trait.Dsb.html">core_arch::arm_shared::sealed::Dsb</a></li><li><a href="core_arch/arm_shared/sealed/trait.Isb.html">core_arch::arm_shared::sealed::Isb</a></li><li><a href="core_arch/arm_shared/sealed/trait.Rsr.html">core_arch::arm_shared::sealed::Rsr</a></li><li><a href="core_arch/arm_shared/sealed/trait.Rsr64.html">core_arch::arm_shared::sealed::Rsr64</a></li><li><a href="core_arch/arm_shared/sealed/trait.Rsrp.html">core_arch::arm_shared::sealed::Rsrp</a></li><li><a href="core_arch/arm_shared/sealed/trait.Wsr.html">core_arch::arm_shared::sealed::Wsr</a></li><li><a href="core_arch/arm_shared/sealed/trait.Wsr64.html">core_arch::arm_shared::sealed::Wsr64</a></li><li><a href="core_arch/arm_shared/sealed/trait.Wsrp.html">core_arch::arm_shared::sealed::Wsrp</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAbs.html">core_arch::powerpc::altivec::sealed::VectorAbs</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAbss.html">core_arch::powerpc::altivec::sealed::VectorAbss</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAdd.html">core_arch::powerpc::altivec::sealed::VectorAdd</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAdds.html">core_arch::powerpc::altivec::sealed::VectorAdds</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAllEq.html">core_arch::powerpc::altivec::sealed::VectorAllEq</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAllGe.html">core_arch::powerpc::altivec::sealed::VectorAllGe</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAllGt.html">core_arch::powerpc::altivec::sealed::VectorAllGt</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAllNe.html">core_arch::powerpc::altivec::sealed::VectorAllNe</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAnd.html">core_arch::powerpc::altivec::sealed::VectorAnd</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAndc.html">core_arch::powerpc::altivec::sealed::VectorAndc</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAnyEq.html">core_arch::powerpc::altivec::sealed::VectorAnyEq</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAnyGe.html">core_arch::powerpc::altivec::sealed::VectorAnyGe</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAnyGt.html">core_arch::powerpc::altivec::sealed::VectorAnyGt</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAnyNe.html">core_arch::powerpc::altivec::sealed::VectorAnyNe</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorAvg.html">core_arch::powerpc::altivec::sealed::VectorAvg</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorCmpEq.html">core_arch::powerpc::altivec::sealed::VectorCmpEq</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorCmpGt.html">core_arch::powerpc::altivec::sealed::VectorCmpGt</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorCtf.html">core_arch::powerpc::altivec::sealed::VectorCtf</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorLd.html">core_arch::powerpc::altivec::sealed::VectorLd</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorLde.html">core_arch::powerpc::altivec::sealed::VectorLde</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorMax.html">core_arch::powerpc::altivec::sealed::VectorMax</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorMin.html">core_arch::powerpc::altivec::sealed::VectorMin</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorMladd.html">core_arch::powerpc::altivec::sealed::VectorMladd</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorMsum.html">core_arch::powerpc::altivec::sealed::VectorMsum</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorMsums.html">core_arch::powerpc::altivec::sealed::VectorMsums</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorMule.html">core_arch::powerpc::altivec::sealed::VectorMule</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorMulo.html">core_arch::powerpc::altivec::sealed::VectorMulo</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorNor.html">core_arch::powerpc::altivec::sealed::VectorNor</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorOr.html">core_arch::powerpc::altivec::sealed::VectorOr</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorPerm.html">core_arch::powerpc::altivec::sealed::VectorPerm</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorSplats.html">core_arch::powerpc::altivec::sealed::VectorSplats</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorSub.html">core_arch::powerpc::altivec::sealed::VectorSub</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorSubs.html">core_arch::powerpc::altivec::sealed::VectorSubs</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorSum4s.html">core_arch::powerpc::altivec::sealed::VectorSum4s</a></li><li><a href="core_arch/powerpc/altivec/sealed/trait.VectorXor.html">core_arch::powerpc::altivec::sealed::VectorXor</a></li><li><a href="core_arch/powerpc/vsx/sealed/trait.VectorPermDI.html">core_arch::powerpc::vsx::sealed::VectorPermDI</a></li><li><a href="core_arch/x86/trait.m128Ext.html">core_arch::x86::m128Ext</a></li><li><a href="core_arch/x86/trait.m128bhExt.html">core_arch::x86::m128bhExt</a></li><li><a href="core_arch/x86/trait.m128dExt.html">core_arch::x86::m128dExt</a></li><li><a href="core_arch/x86/trait.m128iExt.html">core_arch::x86::m128iExt</a></li><li><a href="core_arch/x86/trait.m256Ext.html">core_arch::x86::m256Ext</a></li><li><a href="core_arch/x86/trait.m256bhExt.html">core_arch::x86::m256bhExt</a></li><li><a href="core_arch/x86/trait.m256dExt.html">core_arch::x86::m256dExt</a></li><li><a href="core_arch/x86/trait.m256iExt.html">core_arch::x86::m256iExt</a></li><li><a href="core_arch/x86/trait.m512Ext.html">core_arch::x86::m512Ext</a></li><li><a href="core_arch/x86/trait.m512bhExt.html">core_arch::x86::m512bhExt</a></li><li><a href="core_arch/x86/trait.m512dExt.html">core_arch::x86::m512dExt</a></li><li><a href="core_arch/x86/trait.m512iExt.html">core_arch::x86::m512iExt</a></li><li><a href="core_simd/cast/trait.SimdCast.html">core_simd::cast::SimdCast</a></li><li><a href="core_simd/cast/trait.SimdCastPtr.html">core_simd::cast::SimdCastPtr</a></li><li><a href="core_simd/elements/const_ptr/trait.SimdConstPtr.html">core_simd::elements::const_ptr::SimdConstPtr</a></li><li><a href="core_simd/elements/float/trait.SimdFloat.html">core_simd::elements::float::SimdFloat</a></li><li><a href="core_simd/elements/int/trait.SimdInt.html">core_simd::elements::int::SimdInt</a></li><li><a href="core_simd/elements/mut_ptr/trait.SimdMutPtr.html">core_simd::elements::mut_ptr::SimdMutPtr</a></li><li><a href="core_simd/elements/sealed/trait.Sealed.html">core_simd::elements::sealed::Sealed</a></li><li><a href="core_simd/elements/uint/trait.SimdUint.html">core_simd::elements::uint::SimdUint</a></li><li><a href="core_simd/eq/trait.SimdPartialEq.html">core_simd::eq::SimdPartialEq</a></li><li><a href="core_simd/lane_count/trait.SupportedLaneCount.html">core_simd::lane_count::SupportedLaneCount</a></li><li><a href="core_simd/lane_count/sealed/trait.Sealed.html">core_simd::lane_count::sealed::Sealed</a></li><li><a href="core_simd/masks/trait.MaskElement.html">core_simd::masks::MaskElement</a></li><li><a href="core_simd/masks/mask_impl/trait.ReverseBits.html">core_simd::masks::mask_impl::ReverseBits</a></li><li><a href="core_simd/masks/sealed/trait.Sealed.html">core_simd::masks::sealed::Sealed</a></li><li><a href="core_simd/masks/to_bitmask/trait.ToBitMask.html">core_simd::masks::to_bitmask::ToBitMask</a></li><li><a href="core_simd/masks/to_bitmask/sealed/trait.Sealed.html">core_simd::masks::to_bitmask::sealed::Sealed</a></li><li><a href="core_simd/ord/trait.SimdOrd.html">core_simd::ord::SimdOrd</a></li><li><a href="core_simd/ord/trait.SimdPartialOrd.html">core_simd::ord::SimdPartialOrd</a></li><li><a href="core_simd/swizzle/trait.Swizzle.html">core_simd::swizzle::Swizzle</a></li><li><a href="core_simd/swizzle/trait.Swizzle2.html">core_simd::swizzle::Swizzle2</a></li><li><a href="core_simd/swizzle/trait.Swizzle2Impl.html">core_simd::swizzle::Swizzle2Impl</a></li><li><a href="core_simd/swizzle/trait.SwizzleImpl.html">core_simd::swizzle::SwizzleImpl</a></li><li><a href="core_simd/vector/trait.SimdElement.html">core_simd::vector::SimdElement</a></li><li><a href="core_simd/vector/sealed/trait.Sealed.html">core_simd::vector::sealed::Sealed</a></li><li><a href="default/trait.Default.html">default::Default</a></li><li><a href="error/trait.Error.html">error::Error</a></li><li><a href="ffi/sealed_trait/trait.VaArgSafe.html">ffi::sealed_trait::VaArgSafe</a></li><li><a href="fmt/trait.Binary.html">fmt::Binary</a></li><li><a href="fmt/trait.Debug.html">fmt::Debug</a></li><li><a href="fmt/trait.Display.html">fmt::Display</a></li><li><a href="fmt/trait.LowerExp.html">fmt::LowerExp</a></li><li><a href="fmt/trait.LowerHex.html">fmt::LowerHex</a></li><li><a href="fmt/trait.Octal.html">fmt::Octal</a></li><li><a href="fmt/trait.Pointer.html">fmt::Pointer</a></li><li><a href="fmt/trait.UpperExp.html">fmt::UpperExp</a></li><li><a href="fmt/trait.UpperHex.html">fmt::UpperHex</a></li><li><a href="fmt/trait.Write.html">fmt::Write</a></li><li><a href="fmt/float/trait.GeneralFormat.html">fmt::float::GeneralFormat</a></li><li><a href="fmt/num/trait.DisplayInt.html">fmt::num::DisplayInt</a></li><li><a href="fmt/num/trait.GenericRadix.html">fmt::num::GenericRadix</a></li><li><a href="future/trait.Future.html">future::Future</a></li><li><a href="future/trait.IntoFuture.html">future::IntoFuture</a></li><li><a href="future/future/trait.Future.html">future::future::Future</a></li><li><a href="future/into_future/trait.IntoFuture.html">future::into_future::IntoFuture</a></li><li><a href="hash/trait.BuildHasher.html">hash::BuildHasher</a></li><li><a href="hash/trait.Hash.html">hash::Hash</a></li><li><a href="hash/trait.Hasher.html">hash::Hasher</a></li><li><a href="hash/sip/trait.Sip.html">hash::sip::Sip</a></li><li><a href="iter/trait.DoubleEndedIterator.html">iter::DoubleEndedIterator</a></li><li><a href="iter/trait.ExactSizeIterator.html">iter::ExactSizeIterator</a></li><li><a href="iter/trait.Extend.html">iter::Extend</a></li><li><a href="iter/trait.FromIterator.html">iter::FromIterator</a></li><li><a href="iter/trait.FusedIterator.html">iter::FusedIterator</a></li><li><a href="iter/trait.IntoIterator.html">iter::IntoIterator</a></li><li><a href="iter/trait.Iterator.html">iter::Iterator</a></li><li><a href="iter/trait.Product.html">iter::Product</a></li><li><a href="iter/trait.Step.html">iter::Step</a></li><li><a href="iter/trait.Sum.html">iter::Sum</a></li><li><a href="iter/trait.TrustedLen.html">iter::TrustedLen</a></li><li><a href="iter/trait.TrustedStep.html">iter::TrustedStep</a></li><li><a href="iter/adapters/trait.SourceIter.html">iter::adapters::SourceIter</a></li><li><a href="iter/adapters/array_chunks/trait.SpecFold.html">iter::adapters::array_chunks::SpecFold</a></li><li><a href="iter/adapters/copied/trait.SpecNextChunk.html">iter::adapters::copied::SpecNextChunk</a></li><li><a href="iter/adapters/flatten/trait.ConstSizeIntoIterator.html">iter::adapters::flatten::ConstSizeIntoIterator</a></li><li><a href="iter/adapters/fuse/trait.FuseImpl.html">iter::adapters::fuse::FuseImpl</a></li><li><a href="iter/adapters/zip/trait.SpecTrustedRandomAccess.html">iter::adapters::zip::SpecTrustedRandomAccess</a></li><li><a href="iter/adapters/zip/trait.TrustedRandomAccess.html">iter::adapters::zip::TrustedRandomAccess</a></li><li><a href="iter/adapters/zip/trait.TrustedRandomAccessNoCoerce.html">iter::adapters::zip::TrustedRandomAccessNoCoerce</a></li><li><a href="iter/adapters/zip/trait.ZipFmt.html">iter::adapters::zip::ZipFmt</a></li><li><a href="iter/adapters/zip/trait.ZipImpl.html">iter::adapters::zip::ZipImpl</a></li><li><a href="iter/range/trait.RangeInclusiveIteratorImpl.html">iter::range::RangeInclusiveIteratorImpl</a></li><li><a href="iter/range/trait.RangeIteratorImpl.html">iter::range::RangeIteratorImpl</a></li><li><a href="iter/range/trait.Step.html">iter::range::Step</a></li><li><a href="iter/traits/accum/trait.Product.html">iter::traits::accum::Product</a></li><li><a href="iter/traits/accum/trait.Sum.html">iter::traits::accum::Sum</a></li><li><a href="iter/traits/collect/trait.Extend.html">iter::traits::collect::Extend</a></li><li><a href="iter/traits/collect/trait.FromIterator.html">iter::traits::collect::FromIterator</a></li><li><a href="iter/traits/collect/trait.IntoIterator.html">iter::traits::collect::IntoIterator</a></li><li><a href="iter/traits/double_ended/trait.DoubleEndedIterator.html">iter::traits::double_ended::DoubleEndedIterator</a></li><li><a href="iter/traits/exact_size/trait.ExactSizeIterator.html">iter::traits::exact_size::ExactSizeIterator</a></li><li><a href="iter/traits/iterator/trait.Iterator.html">iter::traits::iterator::Iterator</a></li><li><a href="iter/traits/marker/trait.FusedIterator.html">iter::traits::marker::FusedIterator</a></li><li><a href="iter/traits/marker/trait.InPlaceIterable.html">iter::traits::marker::InPlaceIterable</a></li><li><a href="iter/traits/marker/trait.TrustedLen.html">iter::traits::marker::TrustedLen</a></li><li><a href="iter/traits/marker/trait.TrustedStep.html">iter::traits::marker::TrustedStep</a></li><li><a href="iter/traits/unchecked_iterator/trait.UncheckedIterator.html">iter::traits::unchecked_iterator::UncheckedIterator</a></li><li><a href="marker/trait.ConstParamTy.html">marker::ConstParamTy</a></li><li><a href="marker/trait.Copy.html">marker::Copy</a></li><li><a href="marker/trait.Destruct.html">marker::Destruct</a></li><li><a href="marker/trait.DiscriminantKind.html">marker::DiscriminantKind</a></li><li><a href="marker/trait.FnPtr.html">marker::FnPtr</a></li><li><a href="marker/trait.Freeze.html">marker::Freeze</a></li><li><a href="marker/trait.PointerLike.html">marker::PointerLike</a></li><li><a href="marker/trait.Send.html">marker::Send</a></li><li><a href="marker/trait.Sized.html">marker::Sized</a></li><li><a href="marker/trait.StructuralEq.html">marker::StructuralEq</a></li><li><a href="marker/trait.StructuralPartialEq.html">marker::StructuralPartialEq</a></li><li><a href="marker/trait.Sync.html">marker::Sync</a></li><li><a href="marker/trait.Tuple.html">marker::Tuple</a></li><li><a href="marker/trait.Unpin.html">marker::Unpin</a></li><li><a href="marker/trait.Unsize.html">marker::Unsize</a></li><li><a href="mem/trait.BikeshedIntrinsicFrom.html">mem::BikeshedIntrinsicFrom</a></li><li><a href="mem/trait.SizedTypeProperties.html">mem::SizedTypeProperties</a></li><li><a href="mem/transmutability/trait.BikeshedIntrinsicFrom.html">mem::transmutability::BikeshedIntrinsicFrom</a></li><li><a href="net/parser/trait.ReadNumberHelper.html">net::parser::ReadNumberHelper</a></li><li><a href="num/trait.FromStrRadixHelper.html">num::FromStrRadixHelper</a></li><li><a href="num/bignum/trait.FullOps.html">num::bignum::FullOps</a></li><li><a href="num/dec2flt/common/trait.ByteSlice.html">num::dec2flt::common::ByteSlice</a></li><li><a href="num/dec2flt/float/trait.RawFloat.html">num::dec2flt::float::RawFloat</a></li><li><a href="num/flt2dec/trait.DecodableFloat.html">num::flt2dec::DecodableFloat</a></li><li><a href="num/flt2dec/decoder/trait.DecodableFloat.html">num::flt2dec::decoder::DecodableFloat</a></li><li><a href="ops/trait.Add.html">ops::Add</a></li><li><a href="ops/trait.AddAssign.html">ops::AddAssign</a></li><li><a href="ops/trait.BitAnd.html">ops::BitAnd</a></li><li><a href="ops/trait.BitAndAssign.html">ops::BitAndAssign</a></li><li><a href="ops/trait.BitOr.html">ops::BitOr</a></li><li><a href="ops/trait.BitOrAssign.html">ops::BitOrAssign</a></li><li><a href="ops/trait.BitXor.html">ops::BitXor</a></li><li><a href="ops/trait.BitXorAssign.html">ops::BitXorAssign</a></li><li><a href="ops/trait.CoerceUnsized.html">ops::CoerceUnsized</a></li><li><a href="ops/trait.Deref.html">ops::Deref</a></li><li><a href="ops/trait.DerefMut.html">ops::DerefMut</a></li><li><a href="ops/trait.DispatchFromDyn.html">ops::DispatchFromDyn</a></li><li><a href="ops/trait.Div.html">ops::Div</a></li><li><a href="ops/trait.DivAssign.html">ops::DivAssign</a></li><li><a href="ops/trait.Drop.html">ops::Drop</a></li><li><a href="ops/trait.Fn.html">ops::Fn</a></li><li><a href="ops/trait.FnMut.html">ops::FnMut</a></li><li><a href="ops/trait.FnOnce.html">ops::FnOnce</a></li><li><a href="ops/trait.FromResidual.html">ops::FromResidual</a></li><li><a href="ops/trait.Generator.html">ops::Generator</a></li><li><a href="ops/trait.Index.html">ops::Index</a></li><li><a href="ops/trait.IndexMut.html">ops::IndexMut</a></li><li><a href="ops/trait.Mul.html">ops::Mul</a></li><li><a href="ops/trait.MulAssign.html">ops::MulAssign</a></li><li><a href="ops/trait.Neg.html">ops::Neg</a></li><li><a href="ops/trait.Not.html">ops::Not</a></li><li><a href="ops/trait.OneSidedRange.html">ops::OneSidedRange</a></li><li><a href="ops/trait.RangeBounds.html">ops::RangeBounds</a></li><li><a href="ops/trait.Rem.html">ops::Rem</a></li><li><a href="ops/trait.RemAssign.html">ops::RemAssign</a></li><li><a href="ops/trait.Residual.html">ops::Residual</a></li><li><a href="ops/trait.Shl.html">ops::Shl</a></li><li><a href="ops/trait.ShlAssign.html">ops::ShlAssign</a></li><li><a href="ops/trait.Shr.html">ops::Shr</a></li><li><a href="ops/trait.ShrAssign.html">ops::ShrAssign</a></li><li><a href="ops/trait.Sub.html">ops::Sub</a></li><li><a href="ops/trait.SubAssign.html">ops::SubAssign</a></li><li><a href="ops/trait.Try.html">ops::Try</a></li><li><a href="ops/arith/trait.Add.html">ops::arith::Add</a></li><li><a href="ops/arith/trait.AddAssign.html">ops::arith::AddAssign</a></li><li><a href="ops/arith/trait.Div.html">ops::arith::Div</a></li><li><a href="ops/arith/trait.DivAssign.html">ops::arith::DivAssign</a></li><li><a href="ops/arith/trait.Mul.html">ops::arith::Mul</a></li><li><a href="ops/arith/trait.MulAssign.html">ops::arith::MulAssign</a></li><li><a href="ops/arith/trait.Neg.html">ops::arith::Neg</a></li><li><a href="ops/arith/trait.Rem.html">ops::arith::Rem</a></li><li><a href="ops/arith/trait.RemAssign.html">ops::arith::RemAssign</a></li><li><a href="ops/arith/trait.Sub.html">ops::arith::Sub</a></li><li><a href="ops/arith/trait.SubAssign.html">ops::arith::SubAssign</a></li><li><a href="ops/bit/trait.BitAnd.html">ops::bit::BitAnd</a></li><li><a href="ops/bit/trait.BitAndAssign.html">ops::bit::BitAndAssign</a></li><li><a href="ops/bit/trait.BitOr.html">ops::bit::BitOr</a></li><li><a href="ops/bit/trait.BitOrAssign.html">ops::bit::BitOrAssign</a></li><li><a href="ops/bit/trait.BitXor.html">ops::bit::BitXor</a></li><li><a href="ops/bit/trait.BitXorAssign.html">ops::bit::BitXorAssign</a></li><li><a href="ops/bit/trait.Not.html">ops::bit::Not</a></li><li><a href="ops/bit/trait.Shl.html">ops::bit::Shl</a></li><li><a href="ops/bit/trait.ShlAssign.html">ops::bit::ShlAssign</a></li><li><a href="ops/bit/trait.Shr.html">ops::bit::Shr</a></li><li><a href="ops/bit/trait.ShrAssign.html">ops::bit::ShrAssign</a></li><li><a href="ops/deref/trait.Deref.html">ops::deref::Deref</a></li><li><a href="ops/deref/trait.DerefMut.html">ops::deref::DerefMut</a></li><li><a href="ops/deref/trait.Receiver.html">ops::deref::Receiver</a></li><li><a href="ops/drop/trait.Drop.html">ops::drop::Drop</a></li><li><a href="ops/function/trait.Fn.html">ops::function::Fn</a></li><li><a href="ops/function/trait.FnMut.html">ops::function::FnMut</a></li><li><a href="ops/function/trait.FnOnce.html">ops::function::FnOnce</a></li><li><a href="ops/generator/trait.Generator.html">ops::generator::Generator</a></li><li><a href="ops/index/trait.Index.html">ops::index::Index</a></li><li><a href="ops/index/trait.IndexMut.html">ops::index::IndexMut</a></li><li><a href="ops/range/trait.OneSidedRange.html">ops::range::OneSidedRange</a></li><li><a href="ops/range/trait.RangeBounds.html">ops::range::RangeBounds</a></li><li><a href="ops/try_trait/trait.FromResidual.html">ops::try_trait::FromResidual</a></li><li><a href="ops/try_trait/trait.Residual.html">ops::try_trait::Residual</a></li><li><a href="ops/try_trait/trait.Try.html">ops::try_trait::Try</a></li><li><a href="ops/unsize/trait.CoerceUnsized.html">ops::unsize::CoerceUnsized</a></li><li><a href="ops/unsize/trait.DispatchFromDyn.html">ops::unsize::DispatchFromDyn</a></li><li><a href="option/trait.SpecOptionPartialEq.html">option::SpecOptionPartialEq</a></li><li><a href="panic/trait.BoxMeUp.html">panic::BoxMeUp</a></li><li><a href="panic/trait.RefUnwindSafe.html">panic::RefUnwindSafe</a></li><li><a href="panic/trait.UnwindSafe.html">panic::UnwindSafe</a></li><li><a href="panic/unwind_safe/trait.RefUnwindSafe.html">panic::unwind_safe::RefUnwindSafe</a></li><li><a href="panic/unwind_safe/trait.UnwindSafe.html">panic::unwind_safe::UnwindSafe</a></li><li><a href="ptr/trait.Pointee.html">ptr::Pointee</a></li><li><a href="ptr/metadata/trait.Pointee.html">ptr::metadata::Pointee</a></li><li><a href="simd/trait.MaskElement.html">simd::MaskElement</a></li><li><a href="simd/trait.SimdCast.html">simd::SimdCast</a></li><li><a href="simd/trait.SimdCastPtr.html">simd::SimdCastPtr</a></li><li><a href="simd/trait.SimdConstPtr.html">simd::SimdConstPtr</a></li><li><a href="simd/trait.SimdElement.html">simd::SimdElement</a></li><li><a href="simd/trait.SimdFloat.html">simd::SimdFloat</a></li><li><a href="simd/trait.SimdInt.html">simd::SimdInt</a></li><li><a href="simd/trait.SimdMutPtr.html">simd::SimdMutPtr</a></li><li><a href="simd/trait.SimdOrd.html">simd::SimdOrd</a></li><li><a href="simd/trait.SimdPartialEq.html">simd::SimdPartialEq</a></li><li><a href="simd/trait.SimdPartialOrd.html">simd::SimdPartialOrd</a></li><li><a href="simd/trait.SimdUint.html">simd::SimdUint</a></li><li><a href="simd/trait.SupportedLaneCount.html">simd::SupportedLaneCount</a></li><li><a href="simd/trait.Swizzle.html">simd::Swizzle</a></li><li><a href="simd/trait.Swizzle2.html">simd::Swizzle2</a></li><li><a href="simd/trait.ToBitMask.html">simd::ToBitMask</a></li><li><a href="slice/trait.CloneFromSpec.html">slice::CloneFromSpec</a></li><li><a href="slice/trait.SliceIndex.html">slice::SliceIndex</a></li><li><a href="slice/trait.SlicePattern.html">slice::SlicePattern</a></li><li><a href="slice/cmp/trait.AlwaysApplicableOrd.html">slice::cmp::AlwaysApplicableOrd</a></li><li><a href="slice/cmp/trait.SliceContains.html">slice::cmp::SliceContains</a></li><li><a href="slice/cmp/trait.SliceOrd.html">slice::cmp::SliceOrd</a></li><li><a href="slice/cmp/trait.SlicePartialEq.html">slice::cmp::SlicePartialEq</a></li><li><a href="slice/cmp/trait.SlicePartialOrd.html">slice::cmp::SlicePartialOrd</a></li><li><a href="slice/index/trait.SliceIndex.html">slice::index::SliceIndex</a></li><li><a href="slice/index/private_slice_index/trait.Sealed.html">slice::index::private_slice_index::Sealed</a></li><li><a href="slice/iter/trait.SplitIter.html">slice::iter::SplitIter</a></li><li><a href="slice/specialize/trait.SpecFill.html">slice::specialize::SpecFill</a></li><li><a href="str/trait.FromStr.html">str::FromStr</a></li><li><a href="str/pattern/trait.DoubleEndedSearcher.html">str::pattern::DoubleEndedSearcher</a></li><li><a href="str/pattern/trait.MultiCharEq.html">str::pattern::MultiCharEq</a></li><li><a href="str/pattern/trait.Pattern.html">str::pattern::Pattern</a></li><li><a href="str/pattern/trait.ReverseSearcher.html">str::pattern::ReverseSearcher</a></li><li><a href="str/pattern/trait.Searcher.html">str::pattern::Searcher</a></li><li><a href="str/pattern/trait.TwoWayStrategy.html">str::pattern::TwoWayStrategy</a></li><li><a href="str/traits/trait.FromStr.html">str::traits::FromStr</a></li></ul><h3 id="macros">Macros</h3><ul class="all-items"><li><a href="arch/macro.asm.html">arch::asm</a></li><li><a href="arch/macro.global_asm.html">arch::global_asm</a></li><li><a href="array/macro.array_impl_default.html">array::array_impl_default</a></li><li><a href="macro.assert.html">assert</a></li><li><a href="macro.assert_eq.html">assert_eq</a></li><li><a href="assert_matches/macro.assert_matches.html">assert_matches::assert_matches</a></li><li><a href="assert_matches/macro.debug_assert_matches.html">assert_matches::debug_assert_matches</a></li><li><a href="macro.assert_ne.html">assert_ne</a></li><li><a href="macro.cfg.html">cfg</a></li><li><a href="clone/impls/macro.impl_clone.html">clone::impls::impl_clone</a></li><li><a href="cmp/bytewise/macro.is_bytewise_comparable.html">cmp::bytewise::is_bytewise_comparable</a></li><li><a href="cmp/bytewise/macro.is_bytewise_comparable_array_length.html">cmp::bytewise::is_bytewise_comparable_array_length</a></li><li><a href="cmp/impls/macro.eq_impl.html">cmp::impls::eq_impl</a></li><li><a href="cmp/impls/macro.ord_impl.html">cmp::impls::ord_impl</a></li><li><a href="cmp/impls/macro.partial_eq_impl.html">cmp::impls::partial_eq_impl</a></li><li><a href="cmp/impls/macro.partial_ord_impl.html">cmp::impls::partial_ord_impl</a></li><li><a href="macro.column.html">column</a></li><li><a href="macro.compile_error.html">compile_error</a></li><li><a href="macro.concat.html">concat</a></li><li><a href="macro.concat_bytes.html">concat_bytes</a></li><li><a href="macro.concat_idents.html">concat_idents</a></li><li><a href="macro.const_format_args.html">const_format_args</a></li><li><a href="convert/num/macro.impl_float_to_int.html">convert::num::impl_float_to_int</a></li><li><a href="convert/num/macro.impl_from.html">convert::num::impl_from</a></li><li><a href="convert/num/macro.impl_from_bool.html">convert::num::impl_from_bool</a></li><li><a href="convert/num/macro.nzint_impl_from.html">convert::num::nzint_impl_from</a></li><li><a href="convert/num/macro.nzint_impl_try_from_int.html">convert::num::nzint_impl_try_from_int</a></li><li><a href="convert/num/macro.nzint_impl_try_from_nzint.html">convert::num::nzint_impl_try_from_nzint</a></li><li><a href="convert/num/macro.rev.html">convert::num::rev</a></li><li><a href="convert/num/macro.try_from_both_bounded.html">convert::num::try_from_both_bounded</a></li><li><a href="convert/num/macro.try_from_lower_bounded.html">convert::num::try_from_lower_bounded</a></li><li><a href="convert/num/macro.try_from_unbounded.html">convert::num::try_from_unbounded</a></li><li><a href="convert/num/macro.try_from_upper_bounded.html">convert::num::try_from_upper_bounded</a></li><li><a href="core_arch/arm/simd32/macro.dsp_call.html">core_arch::arm::simd32::dsp_call</a></li><li><a href="core_arch/arm_shared/registers/macro.rsr.html">core_arch::arm_shared::registers::rsr</a></li><li><a href="core_arch/arm_shared/registers/macro.rsrp.html">core_arch::arm_shared::registers::rsrp</a></li><li><a href="core_arch/arm_shared/registers/macro.wsr.html">core_arch::arm_shared::registers::wsr</a></li><li><a href="core_arch/arm_shared/registers/macro.wsrp.html">core_arch::arm_shared::registers::wsrp</a></li><li><a href="core_arch/macros/macro.simd_shuffle.html">core_arch::macros::simd_shuffle</a></li><li><a href="core_arch/macros/macro.static_assert.html">core_arch::macros::static_assert</a></li><li><a href="core_arch/macros/macro.static_assert_simm_bits.html">core_arch::macros::static_assert_simm_bits</a></li><li><a href="core_arch/macros/macro.static_assert_uimm_bits.html">core_arch::macros::static_assert_uimm_bits</a></li><li><a href="core_arch/macros/macro.types.html">core_arch::macros::types</a></li><li><a href="core_arch/powerpc/altivec/macro.impl_from.html">core_arch::powerpc::altivec::impl_from</a></li><li><a href="core_arch/powerpc/altivec/macro.impl_neg.html">core_arch::powerpc::altivec::impl_neg</a></li><li><a href="core_arch/powerpc/altivec/macro.s_t_l.html">core_arch::powerpc::altivec::s_t_l</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_abs.html">core_arch::powerpc::altivec::sealed::impl_abs</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_abss.html">core_arch::powerpc::altivec::sealed::impl_abss</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_vec_andc.html">core_arch::powerpc::altivec::sealed::impl_vec_andc</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_vec_any_all.html">core_arch::powerpc::altivec::sealed::impl_vec_any_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_vec_cmp.html">core_arch::powerpc::altivec::sealed::impl_vec_cmp</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_vec_ld.html">core_arch::powerpc::altivec::sealed::impl_vec_ld</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_vec_lde.html">core_arch::powerpc::altivec::sealed::impl_vec_lde</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.impl_vec_splats.html">core_arch::powerpc::altivec::sealed::impl_vec_splats</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.splats.html">core_arch::powerpc::altivec::sealed::splats</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.vector_mladd.html">core_arch::powerpc::altivec::sealed::vector_mladd</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.vector_perm.html">core_arch::powerpc::altivec::sealed::vector_perm</a></li><li><a href="core_arch/powerpc/altivec/sealed/macro.vector_vnor.html">core_arch::powerpc::altivec::sealed::vector_vnor</a></li><li><a href="core_arch/powerpc/altivec/macro.t_t_l.html">core_arch::powerpc::altivec::t_t_l</a></li><li><a href="core_arch/powerpc/macros/macro.impl_vec_trait.html">core_arch::powerpc::macros::impl_vec_trait</a></li><li><a href="core_arch/powerpc/macros/macro.test_impl.html">core_arch::powerpc::macros::test_impl</a></li><li><a href="core_arch/powerpc/vsx/sealed/macro.vec_xxpermdi.html">core_arch::powerpc::vsx::sealed::vec_xxpermdi</a></li><li><a href="core_arch/simd/macro.simd_m_ty.html">core_arch::simd::simd_m_ty</a></li><li><a href="core_arch/simd/macro.simd_ty.html">core_arch::simd::simd_ty</a></li><li><a href="core_arch/wasm32/simd128/macro.conversions.html">core_arch::wasm32::simd128::conversions</a></li><li><a href="core_arch/x86/avx512f/macro.vpl.html">core_arch::x86::avx512f::vpl</a></li><li><a href="core_arch/x86/avx512f/macro.vps.html">core_arch::x86::avx512f::vps</a></li><li><a href="core_arch/x86/bt/macro.bt.html">core_arch::x86::bt::bt</a></li><li><a href="core_arch/x86/macros/macro.static_assert_imm8_scale.html">core_arch::x86::macros::static_assert_imm8_scale</a></li><li><a href="core_arch/x86/macros/macro.static_assert_mantissas_sae.html">core_arch::x86::macros::static_assert_mantissas_sae</a></li><li><a href="core_arch/x86/macros/macro.static_assert_rounding.html">core_arch::x86::macros::static_assert_rounding</a></li><li><a href="core_arch/x86/macros/macro.static_assert_sae.html">core_arch::x86::macros::static_assert_sae</a></li><li><a href="core_arch/x86_64/bt/macro.bt.html">core_arch::x86_64::bt::bt</a></li><li><a href="core_arch/x86_64/macros/macro.static_assert_rounding.html">core_arch::x86_64::macros::static_assert_rounding</a></li><li><a href="core_arch/x86_64/macros/macro.static_assert_sae.html">core_arch::x86_64::macros::static_assert_sae</a></li><li><a href="core_simd/alias/macro.alias.html">core_simd::alias::alias</a></li><li><a href="core_simd/alias/macro.mask_alias.html">core_simd::alias::mask_alias</a></li><li><a href="core_simd/alias/macro.number.html">core_simd::alias::number</a></li><li><a href="core_simd/alias/macro.plural.html">core_simd::alias::plural</a></li><li><a href="core_simd/elements/float/macro.impl_trait.html">core_simd::elements::float::impl_trait</a></li><li><a href="core_simd/elements/int/macro.impl_trait.html">core_simd::elements::int::impl_trait</a></li><li><a href="core_simd/elements/uint/macro.impl_trait.html">core_simd::elements::uint::impl_trait</a></li><li><a href="core_simd/eq/macro.impl_mask.html">core_simd::eq::impl_mask</a></li><li><a href="core_simd/eq/macro.impl_number.html">core_simd::eq::impl_number</a></li><li><a href="core_simd/iter/macro.impl_traits.html">core_simd::iter::impl_traits</a></li><li><a href="core_simd/lane_count/macro.supported_lane_count.html">core_simd::lane_count::supported_lane_count</a></li><li><a href="core_simd/masks/macro.impl_element.html">core_simd::masks::impl_element</a></li><li><a href="core_simd/masks/macro.impl_from.html">core_simd::masks::impl_from</a></li><li><a href="core_simd/masks/mask_impl/macro.impl_reverse_bits.html">core_simd::masks::mask_impl::impl_reverse_bits</a></li><li><a href="core_simd/masks/to_bitmask/macro.impl_integer_intrinsic.html">core_simd::masks::to_bitmask::impl_integer_intrinsic</a></li><li><a href="core_simd/ops/assign/macro.assign_ops.html">core_simd::ops::assign::assign_ops</a></li><li><a href="core_simd/ops/deref/macro.deref_lhs.html">core_simd::ops::deref::deref_lhs</a></li><li><a href="core_simd/ops/deref/macro.deref_ops.html">core_simd::ops::deref::deref_ops</a></li><li><a href="core_simd/ops/deref/macro.deref_rhs.html">core_simd::ops::deref::deref_rhs</a></li><li><a href="core_simd/ops/macro.for_base_ops.html">core_simd::ops::for_base_ops</a></li><li><a href="core_simd/ops/macro.for_base_types.html">core_simd::ops::for_base_types</a></li><li><a href="core_simd/ops/macro.int_divrem_guard.html">core_simd::ops::int_divrem_guard</a></li><li><a href="core_simd/ops/unary/macro.neg.html">core_simd::ops::unary::neg</a></li><li><a href="core_simd/ops/unary/macro.not.html">core_simd::ops::unary::not</a></li><li><a href="core_simd/ops/macro.unsafe_base.html">core_simd::ops::unsafe_base</a></li><li><a href="core_simd/ops/macro.wrap_bitshift.html">core_simd::ops::wrap_bitshift</a></li><li><a href="core_simd/ord/macro.impl_float.html">core_simd::ord::impl_float</a></li><li><a href="core_simd/ord/macro.impl_integer.html">core_simd::ord::impl_integer</a></li><li><a href="core_simd/ord/macro.impl_mask.html">core_simd::ord::impl_mask</a></li><li><a href="core_simd/swizzle/macro.simd_swizzle.html">core_simd::swizzle::simd_swizzle</a></li><li><a href="core_simd/vendor/macro.from_transmute.html">core_simd::vendor::from_transmute</a></li><li><a href="macro.debug_assert.html">debug_assert</a></li><li><a href="macro.debug_assert_eq.html">debug_assert_eq</a></li><li><a href="macro.debug_assert_ne.html">debug_assert_ne</a></li><li><a href="default/macro.default_impl.html">default::default_impl</a></li><li><a href="macro.env.html">env</a></li><li><a href="ffi/macro.impl_va_arg_safe.html">ffi::impl_va_arg_safe</a></li><li><a href="ffi/macro.type_alias.html">ffi::type_alias</a></li><li><a href="ffi/macro.type_alias_no_nz.html">ffi::type_alias_no_nz</a></li><li><a href="macro.file.html">file</a></li><li><a href="fmt/float/macro.floating.html">fmt::float::floating</a></li><li><a href="fmt/float/macro.impl_general_format.html">fmt::float::impl_general_format</a></li><li><a href="fmt/macro.fmt_refs.html">fmt::fmt_refs</a></li><li><a href="fmt/macro.last_type.html">fmt::last_type</a></li><li><a href="fmt/macro.maybe_tuple_doc.html">fmt::maybe_tuple_doc</a></li><li><a href="fmt/num/macro.debug.html">fmt::num::debug</a></li><li><a href="fmt/num/macro.impl_Display.html">fmt::num::impl_Display</a></li><li><a href="fmt/num/macro.impl_Exp.html">fmt::num::impl_Exp</a></li><li><a href="fmt/num/macro.impl_int.html">fmt::num::impl_int</a></li><li><a href="fmt/num/macro.impl_uint.html">fmt::num::impl_uint</a></li><li><a href="fmt/num/macro.int_base.html">fmt::num::int_base</a></li><li><a href="fmt/num/macro.integer.html">fmt::num::integer</a></li><li><a href="fmt/num/macro.radix.html">fmt::num::radix</a></li><li><a href="fmt/macro.peel.html">fmt::peel</a></li><li><a href="fmt/macro.tuple.html">fmt::tuple</a></li><li><a href="macro.format_args.html">format_args</a></li><li><a href="macro.format_args_nl.html">format_args_nl</a></li><li><a href="future/macro.join.html">future::join</a></li><li><a href="future/join/macro.join.html">future::join::join</a></li><li><a href="future/join/macro.join_internal.html">future::join::join_internal</a></li><li><a href="hash/impls/macro.impl_hash_tuple.html">hash::impls::impl_hash_tuple</a></li><li><a href="hash/impls/macro.impl_write.html">hash::impls::impl_write</a></li><li><a href="hash/impls/macro.last_type.html">hash::impls::last_type</a></li><li><a href="hash/impls/macro.maybe_tuple_doc.html">hash::impls::maybe_tuple_doc</a></li><li><a href="hash/sip/macro.compress.html">hash::sip::compress</a></li><li><a href="hash/sip/macro.load_int_le.html">hash::sip::load_int_le</a></li><li><a href="macro.include.html">include</a></li><li><a href="macro.include_bytes.html">include_bytes</a></li><li><a href="macro.include_str.html">include_str</a></li><li><a href="int_macros/macro.int_module.html">int_macros::int_module</a></li><li><a href="internal_macros/macro.cfg_if.html">internal_macros::cfg_if</a></li><li><a href="internal_macros/macro.forward_ref_binop.html">internal_macros::forward_ref_binop</a></li><li><a href="internal_macros/macro.forward_ref_op_assign.html">internal_macros::forward_ref_op_assign</a></li><li><a href="internal_macros/macro.forward_ref_unop.html">internal_macros::forward_ref_unop</a></li><li><a href="internal_macros/macro.impl_fn_for_zst.html">internal_macros::impl_fn_for_zst</a></li><li><a href="intrinsics/macro.assert_unsafe_precondition.html">intrinsics::assert_unsafe_precondition</a></li><li><a href="intrinsics/mir/macro.__internal_extract_let.html">intrinsics::mir::__internal_extract_let</a></li><li><a href="intrinsics/mir/macro.__internal_remove_let.html">intrinsics::mir::__internal_remove_let</a></li><li><a href="intrinsics/mir/macro.define.html">intrinsics::mir::define</a></li><li><a href="intrinsics/mir/macro.mir.html">intrinsics::mir::mir</a></li><li><a href="intrinsics/mir/macro.place.html">intrinsics::mir::place</a></li><li><a href="iter/adapters/zip/macro.zip_impl_general_defaults.html">iter::adapters::zip::zip_impl_general_defaults</a></li><li><a href="iter/macro.impl_fold_via_try_fold.html">iter::impl_fold_via_try_fold</a></li><li><a href="iter/range/macro.range_exact_iter_impl.html">iter::range::range_exact_iter_impl</a></li><li><a href="iter/range/macro.range_incl_exact_iter_impl.html">iter::range::range_incl_exact_iter_impl</a></li><li><a href="iter/range/macro.step_identical_methods.html">iter::range::step_identical_methods</a></li><li><a href="iter/range/macro.step_integer_impls.html">iter::range::step_integer_impls</a></li><li><a href="iter/range/macro.unsafe_impl_trusted_step.html">iter::range::unsafe_impl_trusted_step</a></li><li><a href="iter/range/macro.unsafe_range_trusted_random_access_impl.html">iter::range::unsafe_range_trusted_random_access_impl</a></li><li><a href="iter/traits/accum/macro.float_sum_product.html">iter::traits::accum::float_sum_product</a></li><li><a href="iter/traits/accum/macro.integer_sum_product.html">iter::traits::accum::integer_sum_product</a></li><li><a href="macro.line.html">line</a></li><li><a href="macro.log_syntax.html">log_syntax</a></li><li><a href="macros/macro.assert_matches.html">macros::assert_matches</a></li><li><a href="macros/builtin/macro.type_ascribe.html">macros::builtin::type_ascribe</a></li><li><a href="macros/macro.debug_assert_matches.html">macros::debug_assert_matches</a></li><li><a href="marker/macro.marker_impls.html">marker::marker_impls</a></li><li><a href="macro.matches.html">matches</a></li><li><a href="mem/macro.offset_of.html">mem::offset_of</a></li><li><a href="macro.module_path.html">module_path</a></li><li><a href="net/parser/macro.impl_helper.html">net::parser::impl_helper</a></li><li><a href="num/bignum/macro.define_bignum.html">num::bignum::define_bignum</a></li><li><a href="num/bignum/macro.impl_full_ops.html">num::bignum::impl_full_ops</a></li><li><a href="num/macro.conv_rhs_for_unchecked_shift.html">num::conv_rhs_for_unchecked_shift</a></li><li><a href="num/dec2flt/macro.from_str_float_impl.html">num::dec2flt::from_str_float_impl</a></li><li><a href="num/macro.from_str_radix_int_impl.html">num::from_str_radix_int_impl</a></li><li><a href="num/macro.impl_helper_for.html">num::impl_helper_for</a></li><li><a href="num/int_macros/macro.int_impl.html">num::int_macros::int_impl</a></li><li><a href="num/macro.midpoint_impl.html">num::midpoint_impl</a></li><li><a href="num/nonzero/macro.from_str_radix_nzint_impl.html">num::nonzero::from_str_radix_nzint_impl</a></li><li><a href="num/nonzero/macro.impl_nonzero_fmt.html">num::nonzero::impl_nonzero_fmt</a></li><li><a href="num/nonzero/macro.nonzero_bits.html">num::nonzero::nonzero_bits</a></li><li><a href="num/nonzero/macro.nonzero_integers.html">num::nonzero::nonzero_integers</a></li><li><a href="num/nonzero/macro.nonzero_integers_div.html">num::nonzero::nonzero_integers_div</a></li><li><a href="num/nonzero/macro.nonzero_leading_trailing_zeros.html">num::nonzero::nonzero_leading_trailing_zeros</a></li><li><a href="num/nonzero/macro.nonzero_min_max_signed.html">num::nonzero::nonzero_min_max_signed</a></li><li><a href="num/nonzero/macro.nonzero_min_max_unsigned.html">num::nonzero::nonzero_min_max_unsigned</a></li><li><a href="num/nonzero/macro.nonzero_signed_operations.html">num::nonzero::nonzero_signed_operations</a></li><li><a href="num/nonzero/macro.nonzero_unsigned_is_power_of_two.html">num::nonzero::nonzero_unsigned_is_power_of_two</a></li><li><a href="num/nonzero/macro.nonzero_unsigned_operations.html">num::nonzero::nonzero_unsigned_operations</a></li><li><a href="num/nonzero/macro.nonzero_unsigned_signed_operations.html">num::nonzero::nonzero_unsigned_signed_operations</a></li><li><a href="num/nonzero/macro.sign_dependent_expr.html">num::nonzero::sign_dependent_expr</a></li><li><a href="num/saturating/macro.saturating_impl.html">num::saturating::saturating_impl</a></li><li><a href="num/saturating/macro.saturating_int_impl.html">num::saturating::saturating_int_impl</a></li><li><a href="num/saturating/macro.saturating_int_impl_signed.html">num::saturating::saturating_int_impl_signed</a></li><li><a href="num/saturating/macro.saturating_int_impl_unsigned.html">num::saturating::saturating_int_impl_unsigned</a></li><li><a href="num/saturating/macro.sh_impl_all.html">num::saturating::sh_impl_all</a></li><li><a href="num/saturating/macro.sh_impl_signed.html">num::saturating::sh_impl_signed</a></li><li><a href="num/saturating/macro.sh_impl_unsigned.html">num::saturating::sh_impl_unsigned</a></li><li><a href="num/macro.try_opt.html">num::try_opt</a></li><li><a href="num/uint_macros/macro.uint_impl.html">num::uint_macros::uint_impl</a></li><li><a href="num/macro.unlikely.html">num::unlikely</a></li><li><a href="num/macro.usize_isize_from_xe_bytes_doc.html">num::usize_isize_from_xe_bytes_doc</a></li><li><a href="num/macro.usize_isize_to_xe_bytes_doc.html">num::usize_isize_to_xe_bytes_doc</a></li><li><a href="num/macro.widening_impl.html">num::widening_impl</a></li><li><a href="num/wrapping/macro.sh_impl_all.html">num::wrapping::sh_impl_all</a></li><li><a href="num/wrapping/macro.sh_impl_signed.html">num::wrapping::sh_impl_signed</a></li><li><a href="num/wrapping/macro.sh_impl_unsigned.html">num::wrapping::sh_impl_unsigned</a></li><li><a href="num/wrapping/macro.wrapping_impl.html">num::wrapping::wrapping_impl</a></li><li><a href="num/wrapping/macro.wrapping_int_impl.html">num::wrapping::wrapping_int_impl</a></li><li><a href="num/wrapping/macro.wrapping_int_impl_signed.html">num::wrapping::wrapping_int_impl_signed</a></li><li><a href="num/wrapping/macro.wrapping_int_impl_unsigned.html">num::wrapping::wrapping_int_impl_unsigned</a></li><li><a href="ops/arith/macro.add_assign_impl.html">ops::arith::add_assign_impl</a></li><li><a href="ops/arith/macro.add_impl.html">ops::arith::add_impl</a></li><li><a href="ops/arith/macro.div_assign_impl.html">ops::arith::div_assign_impl</a></li><li><a href="ops/arith/macro.div_impl_float.html">ops::arith::div_impl_float</a></li><li><a href="ops/arith/macro.div_impl_integer.html">ops::arith::div_impl_integer</a></li><li><a href="ops/arith/macro.mul_assign_impl.html">ops::arith::mul_assign_impl</a></li><li><a href="ops/arith/macro.mul_impl.html">ops::arith::mul_impl</a></li><li><a href="ops/arith/macro.neg_impl.html">ops::arith::neg_impl</a></li><li><a href="ops/arith/macro.rem_assign_impl.html">ops::arith::rem_assign_impl</a></li><li><a href="ops/arith/macro.rem_impl_float.html">ops::arith::rem_impl_float</a></li><li><a href="ops/arith/macro.rem_impl_integer.html">ops::arith::rem_impl_integer</a></li><li><a href="ops/arith/macro.sub_assign_impl.html">ops::arith::sub_assign_impl</a></li><li><a href="ops/arith/macro.sub_impl.html">ops::arith::sub_impl</a></li><li><a href="ops/bit/macro.bitand_assign_impl.html">ops::bit::bitand_assign_impl</a></li><li><a href="ops/bit/macro.bitand_impl.html">ops::bit::bitand_impl</a></li><li><a href="ops/bit/macro.bitor_assign_impl.html">ops::bit::bitor_assign_impl</a></li><li><a href="ops/bit/macro.bitor_impl.html">ops::bit::bitor_impl</a></li><li><a href="ops/bit/macro.bitxor_assign_impl.html">ops::bit::bitxor_assign_impl</a></li><li><a href="ops/bit/macro.bitxor_impl.html">ops::bit::bitxor_impl</a></li><li><a href="ops/bit/macro.not_impl.html">ops::bit::not_impl</a></li><li><a href="ops/bit/macro.shl_assign_impl.html">ops::bit::shl_assign_impl</a></li><li><a href="ops/bit/macro.shl_assign_impl_all.html">ops::bit::shl_assign_impl_all</a></li><li><a href="ops/bit/macro.shl_impl.html">ops::bit::shl_impl</a></li><li><a href="ops/bit/macro.shl_impl_all.html">ops::bit::shl_impl_all</a></li><li><a href="ops/bit/macro.shr_assign_impl.html">ops::bit::shr_assign_impl</a></li><li><a href="ops/bit/macro.shr_assign_impl_all.html">ops::bit::shr_assign_impl_all</a></li><li><a href="ops/bit/macro.shr_impl.html">ops::bit::shr_impl</a></li><li><a href="ops/bit/macro.shr_impl_all.html">ops::bit::shr_impl_all</a></li><li><a href="option/macro.non_zero_option.html">option::non_zero_option</a></li><li><a href="macro.option_env.html">option_env</a></li><li><a href="macro.panic.html">panic</a></li><li><a href="panic/macro.panic_2015.html">panic::panic_2015</a></li><li><a href="panic/macro.panic_2021.html">panic::panic_2021</a></li><li><a href="panic/macro.unreachable_2015.html">panic::unreachable_2015</a></li><li><a href="panic/macro.unreachable_2021.html">panic::unreachable_2021</a></li><li><a href="pin/macro.pin.html">pin::pin</a></li><li><a href="prelude/v1/macro.type_ascribe.html">prelude::v1::type_ascribe</a></li><li><a href="ptr/macro.addr_of.html">ptr::addr_of</a></li><li><a href="ptr/macro.addr_of_mut.html">ptr::addr_of_mut</a></li><li><a href="simd/macro.simd_swizzle.html">simd::simd_swizzle</a></li><li><a href="slice/cmp/macro.always_applicable_ord.html">slice::cmp::always_applicable_ord</a></li><li><a href="slice/iter/macros/macro.forward_iterator.html">slice::iter::macros::forward_iterator</a></li><li><a href="slice/iter/macros/macro.is_empty.html">slice::iter::macros::is_empty</a></li><li><a href="slice/iter/macros/macro.iterator.html">slice::iter::macros::iterator</a></li><li><a href="slice/iter/macros/macro.len.html">slice::iter::macros::len</a></li><li><a href="slice/iter/macros/macro.zst_set_len.html">slice::iter::macros::zst_set_len</a></li><li><a href="slice/iter/macros/macro.zst_shrink.html">slice::iter::macros::zst_shrink</a></li><li><a href="slice/iter/macro.next_back_unchecked.html">slice::iter::next_back_unchecked</a></li><li><a href="slice/iter/macro.next_unchecked.html">slice::iter::next_unchecked</a></li><li><a href="str/iter/macro.derive_pattern_clone.html">str::iter::derive_pattern_clone</a></li><li><a href="str/iter/macro.escape_types_impls.html">str::iter::escape_types_impls</a></li><li><a href="str/iter/macro.generate_pattern_iterators.html">str::iter::generate_pattern_iterators</a></li><li><a href="str/pattern/macro.pattern_methods.html">str::pattern::pattern_methods</a></li><li><a href="str/pattern/macro.searcher_methods.html">str::pattern::searcher_methods</a></li><li><a href="macro.stringify.html">stringify</a></li><li><a href="sync/atomic/macro.atomic_int.html">sync::atomic::atomic_int</a></li><li><a href="sync/atomic/macro.atomic_int_ptr_sized.html">sync::atomic::atomic_int_ptr_sized</a></li><li><a href="sync/atomic/macro.if_not_8_bit.html">sync::atomic::if_not_8_bit</a></li><li><a href="task/macro.ready.html">task::ready</a></li><li><a href="task/ready/macro.ready.html">task::ready::ready</a></li><li><a href="time/macro.sum_durations.html">time::sum_durations</a></li><li><a href="time/macro.try_from_secs.html">time::try_from_secs</a></li><li><a href="macro.todo.html">todo</a></li><li><a href="macro.trace_macros.html">trace_macros</a></li><li><a href="macro.try.html">try</a></li><li><a href="tuple/macro.last_type.html">tuple::last_type</a></li><li><a href="tuple/macro.lexical_cmp.html">tuple::lexical_cmp</a></li><li><a href="tuple/macro.lexical_ord.html">tuple::lexical_ord</a></li><li><a href="tuple/macro.lexical_partial_cmp.html">tuple::lexical_partial_cmp</a></li><li><a href="tuple/macro.maybe_tuple_doc.html">tuple::maybe_tuple_doc</a></li><li><a href="tuple/macro.tuple_impls.html">tuple::tuple_impls</a></li><li><a href="macro.unimplemented.html">unimplemented</a></li><li><a href="macro.unreachable.html">unreachable</a></li><li><a href="macro.write.html">write</a></li><li><a href="macro.writeln.html">writeln</a></li></ul><h3 id="attributes">Attribute Macros</h3><ul class="all-items"><li><a href="macros/builtin/attr.alloc_error_handler.html">macros::builtin::alloc_error_handler</a></li><li><a href="macros/builtin/attr.bench.html">macros::builtin::bench</a></li><li><a href="macros/builtin/attr.cfg_accessible.html">macros::builtin::cfg_accessible</a></li><li><a href="macros/builtin/attr.cfg_eval.html">macros::builtin::cfg_eval</a></li><li><a href="macros/builtin/attr.derive.html">macros::builtin::derive</a></li><li><a href="macros/builtin/attr.derive_const.html">macros::builtin::derive_const</a></li><li><a href="macros/builtin/attr.global_allocator.html">macros::builtin::global_allocator</a></li><li><a href="macros/builtin/attr.test.html">macros::builtin::test</a></li><li><a href="macros/builtin/attr.test_case.html">macros::builtin::test_case</a></li><li><a href="prelude/v1/attr.alloc_error_handler.html">prelude::v1::alloc_error_handler</a></li><li><a href="prelude/v1/attr.bench.html">prelude::v1::bench</a></li><li><a href="prelude/v1/attr.cfg_accessible.html">prelude::v1::cfg_accessible</a></li><li><a href="prelude/v1/attr.cfg_eval.html">prelude::v1::cfg_eval</a></li><li><a href="prelude/v1/attr.derive.html">prelude::v1::derive</a></li><li><a href="prelude/v1/attr.derive_const.html">prelude::v1::derive_const</a></li><li><a href="prelude/v1/attr.global_allocator.html">prelude::v1::global_allocator</a></li><li><a href="prelude/v1/attr.test.html">prelude::v1::test</a></li><li><a href="prelude/v1/attr.test_case.html">prelude::v1::test_case</a></li></ul><h3 id="derives">Derive Macros</h3><ul class="all-items"><li><a href="clone/derive.Clone.html">clone::Clone</a></li><li><a href="cmp/derive.Eq.html">cmp::Eq</a></li><li><a href="cmp/derive.Ord.html">cmp::Ord</a></li><li><a href="cmp/derive.PartialEq.html">cmp::PartialEq</a></li><li><a href="cmp/derive.PartialOrd.html">cmp::PartialOrd</a></li><li><a href="default/derive.Default.html">default::Default</a></li><li><a href="fmt/derive.Debug.html">fmt::Debug</a></li><li><a href="fmt/macros/derive.Debug.html">fmt::macros::Debug</a></li><li><a href="hash/derive.Hash.html">hash::Hash</a></li><li><a href="hash/macros/derive.Hash.html">hash::macros::Hash</a></li><li><a href="macros/builtin/derive.RustcDecodable.html">macros::builtin::RustcDecodable</a></li><li><a href="macros/builtin/derive.RustcEncodable.html">macros::builtin::RustcEncodable</a></li><li><a href="marker/derive.ConstParamTy.html">marker::ConstParamTy</a></li><li><a href="marker/derive.Copy.html">marker::Copy</a></li></ul><h3 id="functions">Functions</h3><ul class="all-items"><li><a href="alloc/layout/fn.size_align.html">alloc::layout::size_align</a></li><li><a href="any/fn.request_by_type_tag.html">any::request_by_type_tag</a></li><li><a href="any/fn.request_ref.html">any::request_ref</a></li><li><a href="any/fn.request_value.html">any::request_value</a></li><li><a href="any/fn.type_name.html">any::type_name</a></li><li><a href="any/fn.type_name_of_val.html">any::type_name_of_val</a></li><li><a href="arch/aarch64/fn.__breakpoint.html">arch::aarch64::__breakpoint</a></li><li><a href="arch/aarch64/fn.__crc32b.html">arch::aarch64::__crc32b</a></li><li><a href="arch/aarch64/fn.__crc32cb.html">arch::aarch64::__crc32cb</a></li><li><a href="arch/aarch64/fn.__crc32cd.html">arch::aarch64::__crc32cd</a></li><li><a href="arch/aarch64/fn.__crc32ch.html">arch::aarch64::__crc32ch</a></li><li><a href="arch/aarch64/fn.__crc32cw.html">arch::aarch64::__crc32cw</a></li><li><a href="arch/aarch64/fn.__crc32d.html">arch::aarch64::__crc32d</a></li><li><a href="arch/aarch64/fn.__crc32h.html">arch::aarch64::__crc32h</a></li><li><a href="arch/aarch64/fn.__crc32w.html">arch::aarch64::__crc32w</a></li><li><a href="arch/aarch64/fn.__dmb.html">arch::aarch64::__dmb</a></li><li><a href="arch/aarch64/fn.__dsb.html">arch::aarch64::__dsb</a></li><li><a href="arch/aarch64/fn.__isb.html">arch::aarch64::__isb</a></li><li><a href="arch/aarch64/fn.__nop.html">arch::aarch64::__nop</a></li><li><a href="arch/aarch64/fn.__rsr.html">arch::aarch64::__rsr</a></li><li><a href="arch/aarch64/fn.__rsrp.html">arch::aarch64::__rsrp</a></li><li><a href="arch/aarch64/fn.__sev.html">arch::aarch64::__sev</a></li><li><a href="arch/aarch64/fn.__sevl.html">arch::aarch64::__sevl</a></li><li><a href="arch/aarch64/fn.__tcancel.html">arch::aarch64::__tcancel</a></li><li><a href="arch/aarch64/fn.__tcommit.html">arch::aarch64::__tcommit</a></li><li><a href="arch/aarch64/fn.__tstart.html">arch::aarch64::__tstart</a></li><li><a href="arch/aarch64/fn.__ttest.html">arch::aarch64::__ttest</a></li><li><a href="arch/aarch64/fn.__wfe.html">arch::aarch64::__wfe</a></li><li><a href="arch/aarch64/fn.__wfi.html">arch::aarch64::__wfi</a></li><li><a href="arch/aarch64/fn.__wsr.html">arch::aarch64::__wsr</a></li><li><a href="arch/aarch64/fn.__wsrp.html">arch::aarch64::__wsrp</a></li><li><a href="arch/aarch64/fn.__yield.html">arch::aarch64::__yield</a></li><li><a href="arch/aarch64/fn._cls_u32.html">arch::aarch64::_cls_u32</a></li><li><a href="arch/aarch64/fn._cls_u64.html">arch::aarch64::_cls_u64</a></li><li><a href="arch/aarch64/fn._clz_u64.html">arch::aarch64::_clz_u64</a></li><li><a href="arch/aarch64/fn._prefetch.html">arch::aarch64::_prefetch</a></li><li><a href="arch/aarch64/fn._rbit_u64.html">arch::aarch64::_rbit_u64</a></li><li><a href="arch/aarch64/fn._rev_u64.html">arch::aarch64::_rev_u64</a></li><li><a href="arch/aarch64/fn.brk.html">arch::aarch64::brk</a></li><li><a href="arch/aarch64/fn.vaba_s16.html">arch::aarch64::vaba_s16</a></li><li><a href="arch/aarch64/fn.vaba_s32.html">arch::aarch64::vaba_s32</a></li><li><a href="arch/aarch64/fn.vaba_s8.html">arch::aarch64::vaba_s8</a></li><li><a href="arch/aarch64/fn.vaba_u16.html">arch::aarch64::vaba_u16</a></li><li><a href="arch/aarch64/fn.vaba_u32.html">arch::aarch64::vaba_u32</a></li><li><a href="arch/aarch64/fn.vaba_u8.html">arch::aarch64::vaba_u8</a></li><li><a href="arch/aarch64/fn.vabal_high_s16.html">arch::aarch64::vabal_high_s16</a></li><li><a href="arch/aarch64/fn.vabal_high_s32.html">arch::aarch64::vabal_high_s32</a></li><li><a href="arch/aarch64/fn.vabal_high_s8.html">arch::aarch64::vabal_high_s8</a></li><li><a href="arch/aarch64/fn.vabal_high_u16.html">arch::aarch64::vabal_high_u16</a></li><li><a href="arch/aarch64/fn.vabal_high_u32.html">arch::aarch64::vabal_high_u32</a></li><li><a href="arch/aarch64/fn.vabal_high_u8.html">arch::aarch64::vabal_high_u8</a></li><li><a href="arch/aarch64/fn.vabal_s16.html">arch::aarch64::vabal_s16</a></li><li><a href="arch/aarch64/fn.vabal_s32.html">arch::aarch64::vabal_s32</a></li><li><a href="arch/aarch64/fn.vabal_s8.html">arch::aarch64::vabal_s8</a></li><li><a href="arch/aarch64/fn.vabal_u16.html">arch::aarch64::vabal_u16</a></li><li><a href="arch/aarch64/fn.vabal_u32.html">arch::aarch64::vabal_u32</a></li><li><a href="arch/aarch64/fn.vabal_u8.html">arch::aarch64::vabal_u8</a></li><li><a href="arch/aarch64/fn.vabaq_s16.html">arch::aarch64::vabaq_s16</a></li><li><a href="arch/aarch64/fn.vabaq_s32.html">arch::aarch64::vabaq_s32</a></li><li><a href="arch/aarch64/fn.vabaq_s8.html">arch::aarch64::vabaq_s8</a></li><li><a href="arch/aarch64/fn.vabaq_u16.html">arch::aarch64::vabaq_u16</a></li><li><a href="arch/aarch64/fn.vabaq_u32.html">arch::aarch64::vabaq_u32</a></li><li><a href="arch/aarch64/fn.vabaq_u8.html">arch::aarch64::vabaq_u8</a></li><li><a href="arch/aarch64/fn.vabd_f32.html">arch::aarch64::vabd_f32</a></li><li><a href="arch/aarch64/fn.vabd_f64.html">arch::aarch64::vabd_f64</a></li><li><a href="arch/aarch64/fn.vabd_s16.html">arch::aarch64::vabd_s16</a></li><li><a href="arch/aarch64/fn.vabd_s32.html">arch::aarch64::vabd_s32</a></li><li><a href="arch/aarch64/fn.vabd_s8.html">arch::aarch64::vabd_s8</a></li><li><a href="arch/aarch64/fn.vabd_u16.html">arch::aarch64::vabd_u16</a></li><li><a href="arch/aarch64/fn.vabd_u32.html">arch::aarch64::vabd_u32</a></li><li><a href="arch/aarch64/fn.vabd_u8.html">arch::aarch64::vabd_u8</a></li><li><a href="arch/aarch64/fn.vabdd_f64.html">arch::aarch64::vabdd_f64</a></li><li><a href="arch/aarch64/fn.vabdl_high_s16.html">arch::aarch64::vabdl_high_s16</a></li><li><a href="arch/aarch64/fn.vabdl_high_s32.html">arch::aarch64::vabdl_high_s32</a></li><li><a href="arch/aarch64/fn.vabdl_high_s8.html">arch::aarch64::vabdl_high_s8</a></li><li><a href="arch/aarch64/fn.vabdl_high_u16.html">arch::aarch64::vabdl_high_u16</a></li><li><a href="arch/aarch64/fn.vabdl_high_u32.html">arch::aarch64::vabdl_high_u32</a></li><li><a href="arch/aarch64/fn.vabdl_high_u8.html">arch::aarch64::vabdl_high_u8</a></li><li><a href="arch/aarch64/fn.vabdl_s16.html">arch::aarch64::vabdl_s16</a></li><li><a href="arch/aarch64/fn.vabdl_s32.html">arch::aarch64::vabdl_s32</a></li><li><a href="arch/aarch64/fn.vabdl_s8.html">arch::aarch64::vabdl_s8</a></li><li><a href="arch/aarch64/fn.vabdl_u16.html">arch::aarch64::vabdl_u16</a></li><li><a href="arch/aarch64/fn.vabdl_u32.html">arch::aarch64::vabdl_u32</a></li><li><a href="arch/aarch64/fn.vabdl_u8.html">arch::aarch64::vabdl_u8</a></li><li><a href="arch/aarch64/fn.vabdq_f32.html">arch::aarch64::vabdq_f32</a></li><li><a href="arch/aarch64/fn.vabdq_f64.html">arch::aarch64::vabdq_f64</a></li><li><a href="arch/aarch64/fn.vabdq_s16.html">arch::aarch64::vabdq_s16</a></li><li><a href="arch/aarch64/fn.vabdq_s32.html">arch::aarch64::vabdq_s32</a></li><li><a href="arch/aarch64/fn.vabdq_s8.html">arch::aarch64::vabdq_s8</a></li><li><a href="arch/aarch64/fn.vabdq_u16.html">arch::aarch64::vabdq_u16</a></li><li><a href="arch/aarch64/fn.vabdq_u32.html">arch::aarch64::vabdq_u32</a></li><li><a href="arch/aarch64/fn.vabdq_u8.html">arch::aarch64::vabdq_u8</a></li><li><a href="arch/aarch64/fn.vabds_f32.html">arch::aarch64::vabds_f32</a></li><li><a href="arch/aarch64/fn.vabs_f32.html">arch::aarch64::vabs_f32</a></li><li><a href="arch/aarch64/fn.vabs_f64.html">arch::aarch64::vabs_f64</a></li><li><a href="arch/aarch64/fn.vabs_s16.html">arch::aarch64::vabs_s16</a></li><li><a href="arch/aarch64/fn.vabs_s32.html">arch::aarch64::vabs_s32</a></li><li><a href="arch/aarch64/fn.vabs_s64.html">arch::aarch64::vabs_s64</a></li><li><a href="arch/aarch64/fn.vabs_s8.html">arch::aarch64::vabs_s8</a></li><li><a href="arch/aarch64/fn.vabsd_s64.html">arch::aarch64::vabsd_s64</a></li><li><a href="arch/aarch64/fn.vabsq_f32.html">arch::aarch64::vabsq_f32</a></li><li><a href="arch/aarch64/fn.vabsq_f64.html">arch::aarch64::vabsq_f64</a></li><li><a href="arch/aarch64/fn.vabsq_s16.html">arch::aarch64::vabsq_s16</a></li><li><a href="arch/aarch64/fn.vabsq_s32.html">arch::aarch64::vabsq_s32</a></li><li><a href="arch/aarch64/fn.vabsq_s64.html">arch::aarch64::vabsq_s64</a></li><li><a href="arch/aarch64/fn.vabsq_s8.html">arch::aarch64::vabsq_s8</a></li><li><a href="arch/aarch64/fn.vadd_f32.html">arch::aarch64::vadd_f32</a></li><li><a href="arch/aarch64/fn.vadd_f64.html">arch::aarch64::vadd_f64</a></li><li><a href="arch/aarch64/fn.vadd_p16.html">arch::aarch64::vadd_p16</a></li><li><a href="arch/aarch64/fn.vadd_p64.html">arch::aarch64::vadd_p64</a></li><li><a href="arch/aarch64/fn.vadd_p8.html">arch::aarch64::vadd_p8</a></li><li><a href="arch/aarch64/fn.vadd_s16.html">arch::aarch64::vadd_s16</a></li><li><a href="arch/aarch64/fn.vadd_s32.html">arch::aarch64::vadd_s32</a></li><li><a href="arch/aarch64/fn.vadd_s64.html">arch::aarch64::vadd_s64</a></li><li><a href="arch/aarch64/fn.vadd_s8.html">arch::aarch64::vadd_s8</a></li><li><a href="arch/aarch64/fn.vadd_u16.html">arch::aarch64::vadd_u16</a></li><li><a href="arch/aarch64/fn.vadd_u32.html">arch::aarch64::vadd_u32</a></li><li><a href="arch/aarch64/fn.vadd_u64.html">arch::aarch64::vadd_u64</a></li><li><a href="arch/aarch64/fn.vadd_u8.html">arch::aarch64::vadd_u8</a></li><li><a href="arch/aarch64/fn.vaddd_s64.html">arch::aarch64::vaddd_s64</a></li><li><a href="arch/aarch64/fn.vaddd_u64.html">arch::aarch64::vaddd_u64</a></li><li><a href="arch/aarch64/fn.vaddhn_high_s16.html">arch::aarch64::vaddhn_high_s16</a></li><li><a href="arch/aarch64/fn.vaddhn_high_s32.html">arch::aarch64::vaddhn_high_s32</a></li><li><a href="arch/aarch64/fn.vaddhn_high_s64.html">arch::aarch64::vaddhn_high_s64</a></li><li><a href="arch/aarch64/fn.vaddhn_high_u16.html">arch::aarch64::vaddhn_high_u16</a></li><li><a href="arch/aarch64/fn.vaddhn_high_u32.html">arch::aarch64::vaddhn_high_u32</a></li><li><a href="arch/aarch64/fn.vaddhn_high_u64.html">arch::aarch64::vaddhn_high_u64</a></li><li><a href="arch/aarch64/fn.vaddhn_s16.html">arch::aarch64::vaddhn_s16</a></li><li><a href="arch/aarch64/fn.vaddhn_s32.html">arch::aarch64::vaddhn_s32</a></li><li><a href="arch/aarch64/fn.vaddhn_s64.html">arch::aarch64::vaddhn_s64</a></li><li><a href="arch/aarch64/fn.vaddhn_u16.html">arch::aarch64::vaddhn_u16</a></li><li><a href="arch/aarch64/fn.vaddhn_u32.html">arch::aarch64::vaddhn_u32</a></li><li><a href="arch/aarch64/fn.vaddhn_u64.html">arch::aarch64::vaddhn_u64</a></li><li><a href="arch/aarch64/fn.vaddl_high_s16.html">arch::aarch64::vaddl_high_s16</a></li><li><a href="arch/aarch64/fn.vaddl_high_s32.html">arch::aarch64::vaddl_high_s32</a></li><li><a href="arch/aarch64/fn.vaddl_high_s8.html">arch::aarch64::vaddl_high_s8</a></li><li><a href="arch/aarch64/fn.vaddl_high_u16.html">arch::aarch64::vaddl_high_u16</a></li><li><a href="arch/aarch64/fn.vaddl_high_u32.html">arch::aarch64::vaddl_high_u32</a></li><li><a href="arch/aarch64/fn.vaddl_high_u8.html">arch::aarch64::vaddl_high_u8</a></li><li><a href="arch/aarch64/fn.vaddl_s16.html">arch::aarch64::vaddl_s16</a></li><li><a href="arch/aarch64/fn.vaddl_s32.html">arch::aarch64::vaddl_s32</a></li><li><a href="arch/aarch64/fn.vaddl_s8.html">arch::aarch64::vaddl_s8</a></li><li><a href="arch/aarch64/fn.vaddl_u16.html">arch::aarch64::vaddl_u16</a></li><li><a href="arch/aarch64/fn.vaddl_u32.html">arch::aarch64::vaddl_u32</a></li><li><a href="arch/aarch64/fn.vaddl_u8.html">arch::aarch64::vaddl_u8</a></li><li><a href="arch/aarch64/fn.vaddlv_s16.html">arch::aarch64::vaddlv_s16</a></li><li><a href="arch/aarch64/fn.vaddlv_s32.html">arch::aarch64::vaddlv_s32</a></li><li><a href="arch/aarch64/fn.vaddlv_s8.html">arch::aarch64::vaddlv_s8</a></li><li><a href="arch/aarch64/fn.vaddlv_u16.html">arch::aarch64::vaddlv_u16</a></li><li><a href="arch/aarch64/fn.vaddlv_u32.html">arch::aarch64::vaddlv_u32</a></li><li><a href="arch/aarch64/fn.vaddlv_u8.html">arch::aarch64::vaddlv_u8</a></li><li><a href="arch/aarch64/fn.vaddlvq_s16.html">arch::aarch64::vaddlvq_s16</a></li><li><a href="arch/aarch64/fn.vaddlvq_s32.html">arch::aarch64::vaddlvq_s32</a></li><li><a href="arch/aarch64/fn.vaddlvq_s8.html">arch::aarch64::vaddlvq_s8</a></li><li><a href="arch/aarch64/fn.vaddlvq_u16.html">arch::aarch64::vaddlvq_u16</a></li><li><a href="arch/aarch64/fn.vaddlvq_u32.html">arch::aarch64::vaddlvq_u32</a></li><li><a href="arch/aarch64/fn.vaddlvq_u8.html">arch::aarch64::vaddlvq_u8</a></li><li><a href="arch/aarch64/fn.vaddq_f32.html">arch::aarch64::vaddq_f32</a></li><li><a href="arch/aarch64/fn.vaddq_f64.html">arch::aarch64::vaddq_f64</a></li><li><a href="arch/aarch64/fn.vaddq_p128.html">arch::aarch64::vaddq_p128</a></li><li><a href="arch/aarch64/fn.vaddq_p16.html">arch::aarch64::vaddq_p16</a></li><li><a href="arch/aarch64/fn.vaddq_p64.html">arch::aarch64::vaddq_p64</a></li><li><a href="arch/aarch64/fn.vaddq_p8.html">arch::aarch64::vaddq_p8</a></li><li><a href="arch/aarch64/fn.vaddq_s16.html">arch::aarch64::vaddq_s16</a></li><li><a href="arch/aarch64/fn.vaddq_s32.html">arch::aarch64::vaddq_s32</a></li><li><a href="arch/aarch64/fn.vaddq_s64.html">arch::aarch64::vaddq_s64</a></li><li><a href="arch/aarch64/fn.vaddq_s8.html">arch::aarch64::vaddq_s8</a></li><li><a href="arch/aarch64/fn.vaddq_u16.html">arch::aarch64::vaddq_u16</a></li><li><a href="arch/aarch64/fn.vaddq_u32.html">arch::aarch64::vaddq_u32</a></li><li><a href="arch/aarch64/fn.vaddq_u64.html">arch::aarch64::vaddq_u64</a></li><li><a href="arch/aarch64/fn.vaddq_u8.html">arch::aarch64::vaddq_u8</a></li><li><a href="arch/aarch64/fn.vaddv_f32.html">arch::aarch64::vaddv_f32</a></li><li><a href="arch/aarch64/fn.vaddv_s16.html">arch::aarch64::vaddv_s16</a></li><li><a href="arch/aarch64/fn.vaddv_s32.html">arch::aarch64::vaddv_s32</a></li><li><a href="arch/aarch64/fn.vaddv_s8.html">arch::aarch64::vaddv_s8</a></li><li><a href="arch/aarch64/fn.vaddv_u16.html">arch::aarch64::vaddv_u16</a></li><li><a href="arch/aarch64/fn.vaddv_u32.html">arch::aarch64::vaddv_u32</a></li><li><a href="arch/aarch64/fn.vaddv_u8.html">arch::aarch64::vaddv_u8</a></li><li><a href="arch/aarch64/fn.vaddvq_f32.html">arch::aarch64::vaddvq_f32</a></li><li><a href="arch/aarch64/fn.vaddvq_f64.html">arch::aarch64::vaddvq_f64</a></li><li><a href="arch/aarch64/fn.vaddvq_s16.html">arch::aarch64::vaddvq_s16</a></li><li><a href="arch/aarch64/fn.vaddvq_s32.html">arch::aarch64::vaddvq_s32</a></li><li><a href="arch/aarch64/fn.vaddvq_s64.html">arch::aarch64::vaddvq_s64</a></li><li><a href="arch/aarch64/fn.vaddvq_s8.html">arch::aarch64::vaddvq_s8</a></li><li><a href="arch/aarch64/fn.vaddvq_u16.html">arch::aarch64::vaddvq_u16</a></li><li><a href="arch/aarch64/fn.vaddvq_u32.html">arch::aarch64::vaddvq_u32</a></li><li><a href="arch/aarch64/fn.vaddvq_u64.html">arch::aarch64::vaddvq_u64</a></li><li><a href="arch/aarch64/fn.vaddvq_u8.html">arch::aarch64::vaddvq_u8</a></li><li><a href="arch/aarch64/fn.vaddw_high_s16.html">arch::aarch64::vaddw_high_s16</a></li><li><a href="arch/aarch64/fn.vaddw_high_s32.html">arch::aarch64::vaddw_high_s32</a></li><li><a href="arch/aarch64/fn.vaddw_high_s8.html">arch::aarch64::vaddw_high_s8</a></li><li><a href="arch/aarch64/fn.vaddw_high_u16.html">arch::aarch64::vaddw_high_u16</a></li><li><a href="arch/aarch64/fn.vaddw_high_u32.html">arch::aarch64::vaddw_high_u32</a></li><li><a href="arch/aarch64/fn.vaddw_high_u8.html">arch::aarch64::vaddw_high_u8</a></li><li><a href="arch/aarch64/fn.vaddw_s16.html">arch::aarch64::vaddw_s16</a></li><li><a href="arch/aarch64/fn.vaddw_s32.html">arch::aarch64::vaddw_s32</a></li><li><a href="arch/aarch64/fn.vaddw_s8.html">arch::aarch64::vaddw_s8</a></li><li><a href="arch/aarch64/fn.vaddw_u16.html">arch::aarch64::vaddw_u16</a></li><li><a href="arch/aarch64/fn.vaddw_u32.html">arch::aarch64::vaddw_u32</a></li><li><a href="arch/aarch64/fn.vaddw_u8.html">arch::aarch64::vaddw_u8</a></li><li><a href="arch/aarch64/fn.vaesdq_u8.html">arch::aarch64::vaesdq_u8</a></li><li><a href="arch/aarch64/fn.vaeseq_u8.html">arch::aarch64::vaeseq_u8</a></li><li><a href="arch/aarch64/fn.vaesimcq_u8.html">arch::aarch64::vaesimcq_u8</a></li><li><a href="arch/aarch64/fn.vaesmcq_u8.html">arch::aarch64::vaesmcq_u8</a></li><li><a href="arch/aarch64/fn.vand_s16.html">arch::aarch64::vand_s16</a></li><li><a href="arch/aarch64/fn.vand_s32.html">arch::aarch64::vand_s32</a></li><li><a href="arch/aarch64/fn.vand_s64.html">arch::aarch64::vand_s64</a></li><li><a href="arch/aarch64/fn.vand_s8.html">arch::aarch64::vand_s8</a></li><li><a href="arch/aarch64/fn.vand_u16.html">arch::aarch64::vand_u16</a></li><li><a href="arch/aarch64/fn.vand_u32.html">arch::aarch64::vand_u32</a></li><li><a href="arch/aarch64/fn.vand_u64.html">arch::aarch64::vand_u64</a></li><li><a href="arch/aarch64/fn.vand_u8.html">arch::aarch64::vand_u8</a></li><li><a href="arch/aarch64/fn.vandq_s16.html">arch::aarch64::vandq_s16</a></li><li><a href="arch/aarch64/fn.vandq_s32.html">arch::aarch64::vandq_s32</a></li><li><a href="arch/aarch64/fn.vandq_s64.html">arch::aarch64::vandq_s64</a></li><li><a href="arch/aarch64/fn.vandq_s8.html">arch::aarch64::vandq_s8</a></li><li><a href="arch/aarch64/fn.vandq_u16.html">arch::aarch64::vandq_u16</a></li><li><a href="arch/aarch64/fn.vandq_u32.html">arch::aarch64::vandq_u32</a></li><li><a href="arch/aarch64/fn.vandq_u64.html">arch::aarch64::vandq_u64</a></li><li><a href="arch/aarch64/fn.vandq_u8.html">arch::aarch64::vandq_u8</a></li><li><a href="arch/aarch64/fn.vbcaxq_s16.html">arch::aarch64::vbcaxq_s16</a></li><li><a href="arch/aarch64/fn.vbcaxq_s32.html">arch::aarch64::vbcaxq_s32</a></li><li><a href="arch/aarch64/fn.vbcaxq_s64.html">arch::aarch64::vbcaxq_s64</a></li><li><a href="arch/aarch64/fn.vbcaxq_s8.html">arch::aarch64::vbcaxq_s8</a></li><li><a href="arch/aarch64/fn.vbcaxq_u16.html">arch::aarch64::vbcaxq_u16</a></li><li><a href="arch/aarch64/fn.vbcaxq_u32.html">arch::aarch64::vbcaxq_u32</a></li><li><a href="arch/aarch64/fn.vbcaxq_u64.html">arch::aarch64::vbcaxq_u64</a></li><li><a href="arch/aarch64/fn.vbcaxq_u8.html">arch::aarch64::vbcaxq_u8</a></li><li><a href="arch/aarch64/fn.vbic_s16.html">arch::aarch64::vbic_s16</a></li><li><a href="arch/aarch64/fn.vbic_s32.html">arch::aarch64::vbic_s32</a></li><li><a href="arch/aarch64/fn.vbic_s64.html">arch::aarch64::vbic_s64</a></li><li><a href="arch/aarch64/fn.vbic_s8.html">arch::aarch64::vbic_s8</a></li><li><a href="arch/aarch64/fn.vbic_u16.html">arch::aarch64::vbic_u16</a></li><li><a href="arch/aarch64/fn.vbic_u32.html">arch::aarch64::vbic_u32</a></li><li><a href="arch/aarch64/fn.vbic_u64.html">arch::aarch64::vbic_u64</a></li><li><a href="arch/aarch64/fn.vbic_u8.html">arch::aarch64::vbic_u8</a></li><li><a href="arch/aarch64/fn.vbicq_s16.html">arch::aarch64::vbicq_s16</a></li><li><a href="arch/aarch64/fn.vbicq_s32.html">arch::aarch64::vbicq_s32</a></li><li><a href="arch/aarch64/fn.vbicq_s64.html">arch::aarch64::vbicq_s64</a></li><li><a href="arch/aarch64/fn.vbicq_s8.html">arch::aarch64::vbicq_s8</a></li><li><a href="arch/aarch64/fn.vbicq_u16.html">arch::aarch64::vbicq_u16</a></li><li><a href="arch/aarch64/fn.vbicq_u32.html">arch::aarch64::vbicq_u32</a></li><li><a href="arch/aarch64/fn.vbicq_u64.html">arch::aarch64::vbicq_u64</a></li><li><a href="arch/aarch64/fn.vbicq_u8.html">arch::aarch64::vbicq_u8</a></li><li><a href="arch/aarch64/fn.vbsl_f32.html">arch::aarch64::vbsl_f32</a></li><li><a href="arch/aarch64/fn.vbsl_f64.html">arch::aarch64::vbsl_f64</a></li><li><a href="arch/aarch64/fn.vbsl_p16.html">arch::aarch64::vbsl_p16</a></li><li><a href="arch/aarch64/fn.vbsl_p64.html">arch::aarch64::vbsl_p64</a></li><li><a href="arch/aarch64/fn.vbsl_p8.html">arch::aarch64::vbsl_p8</a></li><li><a href="arch/aarch64/fn.vbsl_s16.html">arch::aarch64::vbsl_s16</a></li><li><a href="arch/aarch64/fn.vbsl_s32.html">arch::aarch64::vbsl_s32</a></li><li><a href="arch/aarch64/fn.vbsl_s64.html">arch::aarch64::vbsl_s64</a></li><li><a href="arch/aarch64/fn.vbsl_s8.html">arch::aarch64::vbsl_s8</a></li><li><a href="arch/aarch64/fn.vbsl_u16.html">arch::aarch64::vbsl_u16</a></li><li><a href="arch/aarch64/fn.vbsl_u32.html">arch::aarch64::vbsl_u32</a></li><li><a href="arch/aarch64/fn.vbsl_u64.html">arch::aarch64::vbsl_u64</a></li><li><a href="arch/aarch64/fn.vbsl_u8.html">arch::aarch64::vbsl_u8</a></li><li><a href="arch/aarch64/fn.vbslq_f32.html">arch::aarch64::vbslq_f32</a></li><li><a href="arch/aarch64/fn.vbslq_f64.html">arch::aarch64::vbslq_f64</a></li><li><a href="arch/aarch64/fn.vbslq_p16.html">arch::aarch64::vbslq_p16</a></li><li><a href="arch/aarch64/fn.vbslq_p64.html">arch::aarch64::vbslq_p64</a></li><li><a href="arch/aarch64/fn.vbslq_p8.html">arch::aarch64::vbslq_p8</a></li><li><a href="arch/aarch64/fn.vbslq_s16.html">arch::aarch64::vbslq_s16</a></li><li><a href="arch/aarch64/fn.vbslq_s32.html">arch::aarch64::vbslq_s32</a></li><li><a href="arch/aarch64/fn.vbslq_s64.html">arch::aarch64::vbslq_s64</a></li><li><a href="arch/aarch64/fn.vbslq_s8.html">arch::aarch64::vbslq_s8</a></li><li><a href="arch/aarch64/fn.vbslq_u16.html">arch::aarch64::vbslq_u16</a></li><li><a href="arch/aarch64/fn.vbslq_u32.html">arch::aarch64::vbslq_u32</a></li><li><a href="arch/aarch64/fn.vbslq_u64.html">arch::aarch64::vbslq_u64</a></li><li><a href="arch/aarch64/fn.vbslq_u8.html">arch::aarch64::vbslq_u8</a></li><li><a href="arch/aarch64/fn.vcadd_rot270_f32.html">arch::aarch64::vcadd_rot270_f32</a></li><li><a href="arch/aarch64/fn.vcadd_rot90_f32.html">arch::aarch64::vcadd_rot90_f32</a></li><li><a href="arch/aarch64/fn.vcaddq_rot270_f32.html">arch::aarch64::vcaddq_rot270_f32</a></li><li><a href="arch/aarch64/fn.vcaddq_rot270_f64.html">arch::aarch64::vcaddq_rot270_f64</a></li><li><a href="arch/aarch64/fn.vcaddq_rot90_f32.html">arch::aarch64::vcaddq_rot90_f32</a></li><li><a href="arch/aarch64/fn.vcaddq_rot90_f64.html">arch::aarch64::vcaddq_rot90_f64</a></li><li><a href="arch/aarch64/fn.vcage_f32.html">arch::aarch64::vcage_f32</a></li><li><a href="arch/aarch64/fn.vcage_f64.html">arch::aarch64::vcage_f64</a></li><li><a href="arch/aarch64/fn.vcaged_f64.html">arch::aarch64::vcaged_f64</a></li><li><a href="arch/aarch64/fn.vcageq_f32.html">arch::aarch64::vcageq_f32</a></li><li><a href="arch/aarch64/fn.vcageq_f64.html">arch::aarch64::vcageq_f64</a></li><li><a href="arch/aarch64/fn.vcages_f32.html">arch::aarch64::vcages_f32</a></li><li><a href="arch/aarch64/fn.vcagt_f32.html">arch::aarch64::vcagt_f32</a></li><li><a href="arch/aarch64/fn.vcagt_f64.html">arch::aarch64::vcagt_f64</a></li><li><a href="arch/aarch64/fn.vcagtd_f64.html">arch::aarch64::vcagtd_f64</a></li><li><a href="arch/aarch64/fn.vcagtq_f32.html">arch::aarch64::vcagtq_f32</a></li><li><a href="arch/aarch64/fn.vcagtq_f64.html">arch::aarch64::vcagtq_f64</a></li><li><a href="arch/aarch64/fn.vcagts_f32.html">arch::aarch64::vcagts_f32</a></li><li><a href="arch/aarch64/fn.vcale_f32.html">arch::aarch64::vcale_f32</a></li><li><a href="arch/aarch64/fn.vcale_f64.html">arch::aarch64::vcale_f64</a></li><li><a href="arch/aarch64/fn.vcaled_f64.html">arch::aarch64::vcaled_f64</a></li><li><a href="arch/aarch64/fn.vcaleq_f32.html">arch::aarch64::vcaleq_f32</a></li><li><a href="arch/aarch64/fn.vcaleq_f64.html">arch::aarch64::vcaleq_f64</a></li><li><a href="arch/aarch64/fn.vcales_f32.html">arch::aarch64::vcales_f32</a></li><li><a href="arch/aarch64/fn.vcalt_f32.html">arch::aarch64::vcalt_f32</a></li><li><a href="arch/aarch64/fn.vcalt_f64.html">arch::aarch64::vcalt_f64</a></li><li><a href="arch/aarch64/fn.vcaltd_f64.html">arch::aarch64::vcaltd_f64</a></li><li><a href="arch/aarch64/fn.vcaltq_f32.html">arch::aarch64::vcaltq_f32</a></li><li><a href="arch/aarch64/fn.vcaltq_f64.html">arch::aarch64::vcaltq_f64</a></li><li><a href="arch/aarch64/fn.vcalts_f32.html">arch::aarch64::vcalts_f32</a></li><li><a href="arch/aarch64/fn.vceq_f32.html">arch::aarch64::vceq_f32</a></li><li><a href="arch/aarch64/fn.vceq_f64.html">arch::aarch64::vceq_f64</a></li><li><a href="arch/aarch64/fn.vceq_p64.html">arch::aarch64::vceq_p64</a></li><li><a href="arch/aarch64/fn.vceq_p8.html">arch::aarch64::vceq_p8</a></li><li><a href="arch/aarch64/fn.vceq_s16.html">arch::aarch64::vceq_s16</a></li><li><a href="arch/aarch64/fn.vceq_s32.html">arch::aarch64::vceq_s32</a></li><li><a href="arch/aarch64/fn.vceq_s64.html">arch::aarch64::vceq_s64</a></li><li><a href="arch/aarch64/fn.vceq_s8.html">arch::aarch64::vceq_s8</a></li><li><a href="arch/aarch64/fn.vceq_u16.html">arch::aarch64::vceq_u16</a></li><li><a href="arch/aarch64/fn.vceq_u32.html">arch::aarch64::vceq_u32</a></li><li><a href="arch/aarch64/fn.vceq_u64.html">arch::aarch64::vceq_u64</a></li><li><a href="arch/aarch64/fn.vceq_u8.html">arch::aarch64::vceq_u8</a></li><li><a href="arch/aarch64/fn.vceqd_f64.html">arch::aarch64::vceqd_f64</a></li><li><a href="arch/aarch64/fn.vceqd_s64.html">arch::aarch64::vceqd_s64</a></li><li><a href="arch/aarch64/fn.vceqd_u64.html">arch::aarch64::vceqd_u64</a></li><li><a href="arch/aarch64/fn.vceqq_f32.html">arch::aarch64::vceqq_f32</a></li><li><a href="arch/aarch64/fn.vceqq_f64.html">arch::aarch64::vceqq_f64</a></li><li><a href="arch/aarch64/fn.vceqq_p64.html">arch::aarch64::vceqq_p64</a></li><li><a href="arch/aarch64/fn.vceqq_p8.html">arch::aarch64::vceqq_p8</a></li><li><a href="arch/aarch64/fn.vceqq_s16.html">arch::aarch64::vceqq_s16</a></li><li><a href="arch/aarch64/fn.vceqq_s32.html">arch::aarch64::vceqq_s32</a></li><li><a href="arch/aarch64/fn.vceqq_s64.html">arch::aarch64::vceqq_s64</a></li><li><a href="arch/aarch64/fn.vceqq_s8.html">arch::aarch64::vceqq_s8</a></li><li><a href="arch/aarch64/fn.vceqq_u16.html">arch::aarch64::vceqq_u16</a></li><li><a href="arch/aarch64/fn.vceqq_u32.html">arch::aarch64::vceqq_u32</a></li><li><a href="arch/aarch64/fn.vceqq_u64.html">arch::aarch64::vceqq_u64</a></li><li><a href="arch/aarch64/fn.vceqq_u8.html">arch::aarch64::vceqq_u8</a></li><li><a href="arch/aarch64/fn.vceqs_f32.html">arch::aarch64::vceqs_f32</a></li><li><a href="arch/aarch64/fn.vceqz_f32.html">arch::aarch64::vceqz_f32</a></li><li><a href="arch/aarch64/fn.vceqz_f64.html">arch::aarch64::vceqz_f64</a></li><li><a href="arch/aarch64/fn.vceqz_p64.html">arch::aarch64::vceqz_p64</a></li><li><a href="arch/aarch64/fn.vceqz_p8.html">arch::aarch64::vceqz_p8</a></li><li><a href="arch/aarch64/fn.vceqz_s16.html">arch::aarch64::vceqz_s16</a></li><li><a href="arch/aarch64/fn.vceqz_s32.html">arch::aarch64::vceqz_s32</a></li><li><a href="arch/aarch64/fn.vceqz_s64.html">arch::aarch64::vceqz_s64</a></li><li><a href="arch/aarch64/fn.vceqz_s8.html">arch::aarch64::vceqz_s8</a></li><li><a href="arch/aarch64/fn.vceqz_u16.html">arch::aarch64::vceqz_u16</a></li><li><a href="arch/aarch64/fn.vceqz_u32.html">arch::aarch64::vceqz_u32</a></li><li><a href="arch/aarch64/fn.vceqz_u64.html">arch::aarch64::vceqz_u64</a></li><li><a href="arch/aarch64/fn.vceqz_u8.html">arch::aarch64::vceqz_u8</a></li><li><a href="arch/aarch64/fn.vceqzd_f64.html">arch::aarch64::vceqzd_f64</a></li><li><a href="arch/aarch64/fn.vceqzd_s64.html">arch::aarch64::vceqzd_s64</a></li><li><a href="arch/aarch64/fn.vceqzd_u64.html">arch::aarch64::vceqzd_u64</a></li><li><a href="arch/aarch64/fn.vceqzq_f32.html">arch::aarch64::vceqzq_f32</a></li><li><a href="arch/aarch64/fn.vceqzq_f64.html">arch::aarch64::vceqzq_f64</a></li><li><a href="arch/aarch64/fn.vceqzq_p64.html">arch::aarch64::vceqzq_p64</a></li><li><a href="arch/aarch64/fn.vceqzq_p8.html">arch::aarch64::vceqzq_p8</a></li><li><a href="arch/aarch64/fn.vceqzq_s16.html">arch::aarch64::vceqzq_s16</a></li><li><a href="arch/aarch64/fn.vceqzq_s32.html">arch::aarch64::vceqzq_s32</a></li><li><a href="arch/aarch64/fn.vceqzq_s64.html">arch::aarch64::vceqzq_s64</a></li><li><a href="arch/aarch64/fn.vceqzq_s8.html">arch::aarch64::vceqzq_s8</a></li><li><a href="arch/aarch64/fn.vceqzq_u16.html">arch::aarch64::vceqzq_u16</a></li><li><a href="arch/aarch64/fn.vceqzq_u32.html">arch::aarch64::vceqzq_u32</a></li><li><a href="arch/aarch64/fn.vceqzq_u64.html">arch::aarch64::vceqzq_u64</a></li><li><a href="arch/aarch64/fn.vceqzq_u8.html">arch::aarch64::vceqzq_u8</a></li><li><a href="arch/aarch64/fn.vceqzs_f32.html">arch::aarch64::vceqzs_f32</a></li><li><a href="arch/aarch64/fn.vcge_f32.html">arch::aarch64::vcge_f32</a></li><li><a href="arch/aarch64/fn.vcge_f64.html">arch::aarch64::vcge_f64</a></li><li><a href="arch/aarch64/fn.vcge_s16.html">arch::aarch64::vcge_s16</a></li><li><a href="arch/aarch64/fn.vcge_s32.html">arch::aarch64::vcge_s32</a></li><li><a href="arch/aarch64/fn.vcge_s64.html">arch::aarch64::vcge_s64</a></li><li><a href="arch/aarch64/fn.vcge_s8.html">arch::aarch64::vcge_s8</a></li><li><a href="arch/aarch64/fn.vcge_u16.html">arch::aarch64::vcge_u16</a></li><li><a href="arch/aarch64/fn.vcge_u32.html">arch::aarch64::vcge_u32</a></li><li><a href="arch/aarch64/fn.vcge_u64.html">arch::aarch64::vcge_u64</a></li><li><a href="arch/aarch64/fn.vcge_u8.html">arch::aarch64::vcge_u8</a></li><li><a href="arch/aarch64/fn.vcged_f64.html">arch::aarch64::vcged_f64</a></li><li><a href="arch/aarch64/fn.vcged_s64.html">arch::aarch64::vcged_s64</a></li><li><a href="arch/aarch64/fn.vcged_u64.html">arch::aarch64::vcged_u64</a></li><li><a href="arch/aarch64/fn.vcgeq_f32.html">arch::aarch64::vcgeq_f32</a></li><li><a href="arch/aarch64/fn.vcgeq_f64.html">arch::aarch64::vcgeq_f64</a></li><li><a href="arch/aarch64/fn.vcgeq_s16.html">arch::aarch64::vcgeq_s16</a></li><li><a href="arch/aarch64/fn.vcgeq_s32.html">arch::aarch64::vcgeq_s32</a></li><li><a href="arch/aarch64/fn.vcgeq_s64.html">arch::aarch64::vcgeq_s64</a></li><li><a href="arch/aarch64/fn.vcgeq_s8.html">arch::aarch64::vcgeq_s8</a></li><li><a href="arch/aarch64/fn.vcgeq_u16.html">arch::aarch64::vcgeq_u16</a></li><li><a href="arch/aarch64/fn.vcgeq_u32.html">arch::aarch64::vcgeq_u32</a></li><li><a href="arch/aarch64/fn.vcgeq_u64.html">arch::aarch64::vcgeq_u64</a></li><li><a href="arch/aarch64/fn.vcgeq_u8.html">arch::aarch64::vcgeq_u8</a></li><li><a href="arch/aarch64/fn.vcges_f32.html">arch::aarch64::vcges_f32</a></li><li><a href="arch/aarch64/fn.vcgez_f32.html">arch::aarch64::vcgez_f32</a></li><li><a href="arch/aarch64/fn.vcgez_f64.html">arch::aarch64::vcgez_f64</a></li><li><a href="arch/aarch64/fn.vcgez_s16.html">arch::aarch64::vcgez_s16</a></li><li><a href="arch/aarch64/fn.vcgez_s32.html">arch::aarch64::vcgez_s32</a></li><li><a href="arch/aarch64/fn.vcgez_s64.html">arch::aarch64::vcgez_s64</a></li><li><a href="arch/aarch64/fn.vcgez_s8.html">arch::aarch64::vcgez_s8</a></li><li><a href="arch/aarch64/fn.vcgezd_f64.html">arch::aarch64::vcgezd_f64</a></li><li><a href="arch/aarch64/fn.vcgezd_s64.html">arch::aarch64::vcgezd_s64</a></li><li><a href="arch/aarch64/fn.vcgezq_f32.html">arch::aarch64::vcgezq_f32</a></li><li><a href="arch/aarch64/fn.vcgezq_f64.html">arch::aarch64::vcgezq_f64</a></li><li><a href="arch/aarch64/fn.vcgezq_s16.html">arch::aarch64::vcgezq_s16</a></li><li><a href="arch/aarch64/fn.vcgezq_s32.html">arch::aarch64::vcgezq_s32</a></li><li><a href="arch/aarch64/fn.vcgezq_s64.html">arch::aarch64::vcgezq_s64</a></li><li><a href="arch/aarch64/fn.vcgezq_s8.html">arch::aarch64::vcgezq_s8</a></li><li><a href="arch/aarch64/fn.vcgezs_f32.html">arch::aarch64::vcgezs_f32</a></li><li><a href="arch/aarch64/fn.vcgt_f32.html">arch::aarch64::vcgt_f32</a></li><li><a href="arch/aarch64/fn.vcgt_f64.html">arch::aarch64::vcgt_f64</a></li><li><a href="arch/aarch64/fn.vcgt_s16.html">arch::aarch64::vcgt_s16</a></li><li><a href="arch/aarch64/fn.vcgt_s32.html">arch::aarch64::vcgt_s32</a></li><li><a href="arch/aarch64/fn.vcgt_s64.html">arch::aarch64::vcgt_s64</a></li><li><a href="arch/aarch64/fn.vcgt_s8.html">arch::aarch64::vcgt_s8</a></li><li><a href="arch/aarch64/fn.vcgt_u16.html">arch::aarch64::vcgt_u16</a></li><li><a href="arch/aarch64/fn.vcgt_u32.html">arch::aarch64::vcgt_u32</a></li><li><a href="arch/aarch64/fn.vcgt_u64.html">arch::aarch64::vcgt_u64</a></li><li><a href="arch/aarch64/fn.vcgt_u8.html">arch::aarch64::vcgt_u8</a></li><li><a href="arch/aarch64/fn.vcgtd_f64.html">arch::aarch64::vcgtd_f64</a></li><li><a href="arch/aarch64/fn.vcgtd_s64.html">arch::aarch64::vcgtd_s64</a></li><li><a href="arch/aarch64/fn.vcgtd_u64.html">arch::aarch64::vcgtd_u64</a></li><li><a href="arch/aarch64/fn.vcgtq_f32.html">arch::aarch64::vcgtq_f32</a></li><li><a href="arch/aarch64/fn.vcgtq_f64.html">arch::aarch64::vcgtq_f64</a></li><li><a href="arch/aarch64/fn.vcgtq_s16.html">arch::aarch64::vcgtq_s16</a></li><li><a href="arch/aarch64/fn.vcgtq_s32.html">arch::aarch64::vcgtq_s32</a></li><li><a href="arch/aarch64/fn.vcgtq_s64.html">arch::aarch64::vcgtq_s64</a></li><li><a href="arch/aarch64/fn.vcgtq_s8.html">arch::aarch64::vcgtq_s8</a></li><li><a href="arch/aarch64/fn.vcgtq_u16.html">arch::aarch64::vcgtq_u16</a></li><li><a href="arch/aarch64/fn.vcgtq_u32.html">arch::aarch64::vcgtq_u32</a></li><li><a href="arch/aarch64/fn.vcgtq_u64.html">arch::aarch64::vcgtq_u64</a></li><li><a href="arch/aarch64/fn.vcgtq_u8.html">arch::aarch64::vcgtq_u8</a></li><li><a href="arch/aarch64/fn.vcgts_f32.html">arch::aarch64::vcgts_f32</a></li><li><a href="arch/aarch64/fn.vcgtz_f32.html">arch::aarch64::vcgtz_f32</a></li><li><a href="arch/aarch64/fn.vcgtz_f64.html">arch::aarch64::vcgtz_f64</a></li><li><a href="arch/aarch64/fn.vcgtz_s16.html">arch::aarch64::vcgtz_s16</a></li><li><a href="arch/aarch64/fn.vcgtz_s32.html">arch::aarch64::vcgtz_s32</a></li><li><a href="arch/aarch64/fn.vcgtz_s64.html">arch::aarch64::vcgtz_s64</a></li><li><a href="arch/aarch64/fn.vcgtz_s8.html">arch::aarch64::vcgtz_s8</a></li><li><a href="arch/aarch64/fn.vcgtzd_f64.html">arch::aarch64::vcgtzd_f64</a></li><li><a href="arch/aarch64/fn.vcgtzd_s64.html">arch::aarch64::vcgtzd_s64</a></li><li><a href="arch/aarch64/fn.vcgtzq_f32.html">arch::aarch64::vcgtzq_f32</a></li><li><a href="arch/aarch64/fn.vcgtzq_f64.html">arch::aarch64::vcgtzq_f64</a></li><li><a href="arch/aarch64/fn.vcgtzq_s16.html">arch::aarch64::vcgtzq_s16</a></li><li><a href="arch/aarch64/fn.vcgtzq_s32.html">arch::aarch64::vcgtzq_s32</a></li><li><a href="arch/aarch64/fn.vcgtzq_s64.html">arch::aarch64::vcgtzq_s64</a></li><li><a href="arch/aarch64/fn.vcgtzq_s8.html">arch::aarch64::vcgtzq_s8</a></li><li><a href="arch/aarch64/fn.vcgtzs_f32.html">arch::aarch64::vcgtzs_f32</a></li><li><a href="arch/aarch64/fn.vcle_f32.html">arch::aarch64::vcle_f32</a></li><li><a href="arch/aarch64/fn.vcle_f64.html">arch::aarch64::vcle_f64</a></li><li><a href="arch/aarch64/fn.vcle_s16.html">arch::aarch64::vcle_s16</a></li><li><a href="arch/aarch64/fn.vcle_s32.html">arch::aarch64::vcle_s32</a></li><li><a href="arch/aarch64/fn.vcle_s64.html">arch::aarch64::vcle_s64</a></li><li><a href="arch/aarch64/fn.vcle_s8.html">arch::aarch64::vcle_s8</a></li><li><a href="arch/aarch64/fn.vcle_u16.html">arch::aarch64::vcle_u16</a></li><li><a href="arch/aarch64/fn.vcle_u32.html">arch::aarch64::vcle_u32</a></li><li><a href="arch/aarch64/fn.vcle_u64.html">arch::aarch64::vcle_u64</a></li><li><a href="arch/aarch64/fn.vcle_u8.html">arch::aarch64::vcle_u8</a></li><li><a href="arch/aarch64/fn.vcled_f64.html">arch::aarch64::vcled_f64</a></li><li><a href="arch/aarch64/fn.vcled_s64.html">arch::aarch64::vcled_s64</a></li><li><a href="arch/aarch64/fn.vcled_u64.html">arch::aarch64::vcled_u64</a></li><li><a href="arch/aarch64/fn.vcleq_f32.html">arch::aarch64::vcleq_f32</a></li><li><a href="arch/aarch64/fn.vcleq_f64.html">arch::aarch64::vcleq_f64</a></li><li><a href="arch/aarch64/fn.vcleq_s16.html">arch::aarch64::vcleq_s16</a></li><li><a href="arch/aarch64/fn.vcleq_s32.html">arch::aarch64::vcleq_s32</a></li><li><a href="arch/aarch64/fn.vcleq_s64.html">arch::aarch64::vcleq_s64</a></li><li><a href="arch/aarch64/fn.vcleq_s8.html">arch::aarch64::vcleq_s8</a></li><li><a href="arch/aarch64/fn.vcleq_u16.html">arch::aarch64::vcleq_u16</a></li><li><a href="arch/aarch64/fn.vcleq_u32.html">arch::aarch64::vcleq_u32</a></li><li><a href="arch/aarch64/fn.vcleq_u64.html">arch::aarch64::vcleq_u64</a></li><li><a href="arch/aarch64/fn.vcleq_u8.html">arch::aarch64::vcleq_u8</a></li><li><a href="arch/aarch64/fn.vcles_f32.html">arch::aarch64::vcles_f32</a></li><li><a href="arch/aarch64/fn.vclez_f32.html">arch::aarch64::vclez_f32</a></li><li><a href="arch/aarch64/fn.vclez_f64.html">arch::aarch64::vclez_f64</a></li><li><a href="arch/aarch64/fn.vclez_s16.html">arch::aarch64::vclez_s16</a></li><li><a href="arch/aarch64/fn.vclez_s32.html">arch::aarch64::vclez_s32</a></li><li><a href="arch/aarch64/fn.vclez_s64.html">arch::aarch64::vclez_s64</a></li><li><a href="arch/aarch64/fn.vclez_s8.html">arch::aarch64::vclez_s8</a></li><li><a href="arch/aarch64/fn.vclezd_f64.html">arch::aarch64::vclezd_f64</a></li><li><a href="arch/aarch64/fn.vclezd_s64.html">arch::aarch64::vclezd_s64</a></li><li><a href="arch/aarch64/fn.vclezq_f32.html">arch::aarch64::vclezq_f32</a></li><li><a href="arch/aarch64/fn.vclezq_f64.html">arch::aarch64::vclezq_f64</a></li><li><a href="arch/aarch64/fn.vclezq_s16.html">arch::aarch64::vclezq_s16</a></li><li><a href="arch/aarch64/fn.vclezq_s32.html">arch::aarch64::vclezq_s32</a></li><li><a href="arch/aarch64/fn.vclezq_s64.html">arch::aarch64::vclezq_s64</a></li><li><a href="arch/aarch64/fn.vclezq_s8.html">arch::aarch64::vclezq_s8</a></li><li><a href="arch/aarch64/fn.vclezs_f32.html">arch::aarch64::vclezs_f32</a></li><li><a href="arch/aarch64/fn.vcls_s16.html">arch::aarch64::vcls_s16</a></li><li><a href="arch/aarch64/fn.vcls_s32.html">arch::aarch64::vcls_s32</a></li><li><a href="arch/aarch64/fn.vcls_s8.html">arch::aarch64::vcls_s8</a></li><li><a href="arch/aarch64/fn.vcls_u16.html">arch::aarch64::vcls_u16</a></li><li><a href="arch/aarch64/fn.vcls_u32.html">arch::aarch64::vcls_u32</a></li><li><a href="arch/aarch64/fn.vcls_u8.html">arch::aarch64::vcls_u8</a></li><li><a href="arch/aarch64/fn.vclsq_s16.html">arch::aarch64::vclsq_s16</a></li><li><a href="arch/aarch64/fn.vclsq_s32.html">arch::aarch64::vclsq_s32</a></li><li><a href="arch/aarch64/fn.vclsq_s8.html">arch::aarch64::vclsq_s8</a></li><li><a href="arch/aarch64/fn.vclsq_u16.html">arch::aarch64::vclsq_u16</a></li><li><a href="arch/aarch64/fn.vclsq_u32.html">arch::aarch64::vclsq_u32</a></li><li><a href="arch/aarch64/fn.vclsq_u8.html">arch::aarch64::vclsq_u8</a></li><li><a href="arch/aarch64/fn.vclt_f32.html">arch::aarch64::vclt_f32</a></li><li><a href="arch/aarch64/fn.vclt_f64.html">arch::aarch64::vclt_f64</a></li><li><a href="arch/aarch64/fn.vclt_s16.html">arch::aarch64::vclt_s16</a></li><li><a href="arch/aarch64/fn.vclt_s32.html">arch::aarch64::vclt_s32</a></li><li><a href="arch/aarch64/fn.vclt_s64.html">arch::aarch64::vclt_s64</a></li><li><a href="arch/aarch64/fn.vclt_s8.html">arch::aarch64::vclt_s8</a></li><li><a href="arch/aarch64/fn.vclt_u16.html">arch::aarch64::vclt_u16</a></li><li><a href="arch/aarch64/fn.vclt_u32.html">arch::aarch64::vclt_u32</a></li><li><a href="arch/aarch64/fn.vclt_u64.html">arch::aarch64::vclt_u64</a></li><li><a href="arch/aarch64/fn.vclt_u8.html">arch::aarch64::vclt_u8</a></li><li><a href="arch/aarch64/fn.vcltd_f64.html">arch::aarch64::vcltd_f64</a></li><li><a href="arch/aarch64/fn.vcltd_s64.html">arch::aarch64::vcltd_s64</a></li><li><a href="arch/aarch64/fn.vcltd_u64.html">arch::aarch64::vcltd_u64</a></li><li><a href="arch/aarch64/fn.vcltq_f32.html">arch::aarch64::vcltq_f32</a></li><li><a href="arch/aarch64/fn.vcltq_f64.html">arch::aarch64::vcltq_f64</a></li><li><a href="arch/aarch64/fn.vcltq_s16.html">arch::aarch64::vcltq_s16</a></li><li><a href="arch/aarch64/fn.vcltq_s32.html">arch::aarch64::vcltq_s32</a></li><li><a href="arch/aarch64/fn.vcltq_s64.html">arch::aarch64::vcltq_s64</a></li><li><a href="arch/aarch64/fn.vcltq_s8.html">arch::aarch64::vcltq_s8</a></li><li><a href="arch/aarch64/fn.vcltq_u16.html">arch::aarch64::vcltq_u16</a></li><li><a href="arch/aarch64/fn.vcltq_u32.html">arch::aarch64::vcltq_u32</a></li><li><a href="arch/aarch64/fn.vcltq_u64.html">arch::aarch64::vcltq_u64</a></li><li><a href="arch/aarch64/fn.vcltq_u8.html">arch::aarch64::vcltq_u8</a></li><li><a href="arch/aarch64/fn.vclts_f32.html">arch::aarch64::vclts_f32</a></li><li><a href="arch/aarch64/fn.vcltz_f32.html">arch::aarch64::vcltz_f32</a></li><li><a href="arch/aarch64/fn.vcltz_f64.html">arch::aarch64::vcltz_f64</a></li><li><a href="arch/aarch64/fn.vcltz_s16.html">arch::aarch64::vcltz_s16</a></li><li><a href="arch/aarch64/fn.vcltz_s32.html">arch::aarch64::vcltz_s32</a></li><li><a href="arch/aarch64/fn.vcltz_s64.html">arch::aarch64::vcltz_s64</a></li><li><a href="arch/aarch64/fn.vcltz_s8.html">arch::aarch64::vcltz_s8</a></li><li><a href="arch/aarch64/fn.vcltzd_f64.html">arch::aarch64::vcltzd_f64</a></li><li><a href="arch/aarch64/fn.vcltzd_s64.html">arch::aarch64::vcltzd_s64</a></li><li><a href="arch/aarch64/fn.vcltzq_f32.html">arch::aarch64::vcltzq_f32</a></li><li><a href="arch/aarch64/fn.vcltzq_f64.html">arch::aarch64::vcltzq_f64</a></li><li><a href="arch/aarch64/fn.vcltzq_s16.html">arch::aarch64::vcltzq_s16</a></li><li><a href="arch/aarch64/fn.vcltzq_s32.html">arch::aarch64::vcltzq_s32</a></li><li><a href="arch/aarch64/fn.vcltzq_s64.html">arch::aarch64::vcltzq_s64</a></li><li><a href="arch/aarch64/fn.vcltzq_s8.html">arch::aarch64::vcltzq_s8</a></li><li><a href="arch/aarch64/fn.vcltzs_f32.html">arch::aarch64::vcltzs_f32</a></li><li><a href="arch/aarch64/fn.vclz_s16.html">arch::aarch64::vclz_s16</a></li><li><a href="arch/aarch64/fn.vclz_s32.html">arch::aarch64::vclz_s32</a></li><li><a href="arch/aarch64/fn.vclz_s8.html">arch::aarch64::vclz_s8</a></li><li><a href="arch/aarch64/fn.vclz_u16.html">arch::aarch64::vclz_u16</a></li><li><a href="arch/aarch64/fn.vclz_u32.html">arch::aarch64::vclz_u32</a></li><li><a href="arch/aarch64/fn.vclz_u8.html">arch::aarch64::vclz_u8</a></li><li><a href="arch/aarch64/fn.vclzq_s16.html">arch::aarch64::vclzq_s16</a></li><li><a href="arch/aarch64/fn.vclzq_s32.html">arch::aarch64::vclzq_s32</a></li><li><a href="arch/aarch64/fn.vclzq_s8.html">arch::aarch64::vclzq_s8</a></li><li><a href="arch/aarch64/fn.vclzq_u16.html">arch::aarch64::vclzq_u16</a></li><li><a href="arch/aarch64/fn.vclzq_u32.html">arch::aarch64::vclzq_u32</a></li><li><a href="arch/aarch64/fn.vclzq_u8.html">arch::aarch64::vclzq_u8</a></li><li><a href="arch/aarch64/fn.vcmla_f32.html">arch::aarch64::vcmla_f32</a></li><li><a href="arch/aarch64/fn.vcmla_lane_f32.html">arch::aarch64::vcmla_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmla_laneq_f32.html">arch::aarch64::vcmla_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot180_f32.html">arch::aarch64::vcmla_rot180_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot180_lane_f32.html">arch::aarch64::vcmla_rot180_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot180_laneq_f32.html">arch::aarch64::vcmla_rot180_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot270_f32.html">arch::aarch64::vcmla_rot270_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot270_lane_f32.html">arch::aarch64::vcmla_rot270_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot270_laneq_f32.html">arch::aarch64::vcmla_rot270_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot90_f32.html">arch::aarch64::vcmla_rot90_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot90_lane_f32.html">arch::aarch64::vcmla_rot90_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmla_rot90_laneq_f32.html">arch::aarch64::vcmla_rot90_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_f32.html">arch::aarch64::vcmlaq_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_f64.html">arch::aarch64::vcmlaq_f64</a></li><li><a href="arch/aarch64/fn.vcmlaq_lane_f32.html">arch::aarch64::vcmlaq_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_laneq_f32.html">arch::aarch64::vcmlaq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot180_f32.html">arch::aarch64::vcmlaq_rot180_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot180_f64.html">arch::aarch64::vcmlaq_rot180_f64</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot180_lane_f32.html">arch::aarch64::vcmlaq_rot180_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot180_laneq_f32.html">arch::aarch64::vcmlaq_rot180_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot270_f32.html">arch::aarch64::vcmlaq_rot270_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot270_f64.html">arch::aarch64::vcmlaq_rot270_f64</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot270_lane_f32.html">arch::aarch64::vcmlaq_rot270_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot270_laneq_f32.html">arch::aarch64::vcmlaq_rot270_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot90_f32.html">arch::aarch64::vcmlaq_rot90_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot90_f64.html">arch::aarch64::vcmlaq_rot90_f64</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot90_lane_f32.html">arch::aarch64::vcmlaq_rot90_lane_f32</a></li><li><a href="arch/aarch64/fn.vcmlaq_rot90_laneq_f32.html">arch::aarch64::vcmlaq_rot90_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcnt_p8.html">arch::aarch64::vcnt_p8</a></li><li><a href="arch/aarch64/fn.vcnt_s8.html">arch::aarch64::vcnt_s8</a></li><li><a href="arch/aarch64/fn.vcnt_u8.html">arch::aarch64::vcnt_u8</a></li><li><a href="arch/aarch64/fn.vcntq_p8.html">arch::aarch64::vcntq_p8</a></li><li><a href="arch/aarch64/fn.vcntq_s8.html">arch::aarch64::vcntq_s8</a></li><li><a href="arch/aarch64/fn.vcntq_u8.html">arch::aarch64::vcntq_u8</a></li><li><a href="arch/aarch64/fn.vcombine_f32.html">arch::aarch64::vcombine_f32</a></li><li><a href="arch/aarch64/fn.vcombine_f64.html">arch::aarch64::vcombine_f64</a></li><li><a href="arch/aarch64/fn.vcombine_p16.html">arch::aarch64::vcombine_p16</a></li><li><a href="arch/aarch64/fn.vcombine_p64.html">arch::aarch64::vcombine_p64</a></li><li><a href="arch/aarch64/fn.vcombine_p8.html">arch::aarch64::vcombine_p8</a></li><li><a href="arch/aarch64/fn.vcombine_s16.html">arch::aarch64::vcombine_s16</a></li><li><a href="arch/aarch64/fn.vcombine_s32.html">arch::aarch64::vcombine_s32</a></li><li><a href="arch/aarch64/fn.vcombine_s64.html">arch::aarch64::vcombine_s64</a></li><li><a href="arch/aarch64/fn.vcombine_s8.html">arch::aarch64::vcombine_s8</a></li><li><a href="arch/aarch64/fn.vcombine_u16.html">arch::aarch64::vcombine_u16</a></li><li><a href="arch/aarch64/fn.vcombine_u32.html">arch::aarch64::vcombine_u32</a></li><li><a href="arch/aarch64/fn.vcombine_u64.html">arch::aarch64::vcombine_u64</a></li><li><a href="arch/aarch64/fn.vcombine_u8.html">arch::aarch64::vcombine_u8</a></li><li><a href="arch/aarch64/fn.vcopy_lane_f32.html">arch::aarch64::vcopy_lane_f32</a></li><li><a href="arch/aarch64/fn.vcopy_lane_f64.html">arch::aarch64::vcopy_lane_f64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_p16.html">arch::aarch64::vcopy_lane_p16</a></li><li><a href="arch/aarch64/fn.vcopy_lane_p64.html">arch::aarch64::vcopy_lane_p64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_p8.html">arch::aarch64::vcopy_lane_p8</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s16.html">arch::aarch64::vcopy_lane_s16</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s32.html">arch::aarch64::vcopy_lane_s32</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s64.html">arch::aarch64::vcopy_lane_s64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s8.html">arch::aarch64::vcopy_lane_s8</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u16.html">arch::aarch64::vcopy_lane_u16</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u32.html">arch::aarch64::vcopy_lane_u32</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u64.html">arch::aarch64::vcopy_lane_u64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u8.html">arch::aarch64::vcopy_lane_u8</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_f32.html">arch::aarch64::vcopy_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_f64.html">arch::aarch64::vcopy_laneq_f64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_p16.html">arch::aarch64::vcopy_laneq_p16</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_p64.html">arch::aarch64::vcopy_laneq_p64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_p8.html">arch::aarch64::vcopy_laneq_p8</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s16.html">arch::aarch64::vcopy_laneq_s16</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s32.html">arch::aarch64::vcopy_laneq_s32</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s64.html">arch::aarch64::vcopy_laneq_s64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s8.html">arch::aarch64::vcopy_laneq_s8</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u16.html">arch::aarch64::vcopy_laneq_u16</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u32.html">arch::aarch64::vcopy_laneq_u32</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u64.html">arch::aarch64::vcopy_laneq_u64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u8.html">arch::aarch64::vcopy_laneq_u8</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_f32.html">arch::aarch64::vcopyq_lane_f32</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_f64.html">arch::aarch64::vcopyq_lane_f64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_p16.html">arch::aarch64::vcopyq_lane_p16</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_p64.html">arch::aarch64::vcopyq_lane_p64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_p8.html">arch::aarch64::vcopyq_lane_p8</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s16.html">arch::aarch64::vcopyq_lane_s16</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s32.html">arch::aarch64::vcopyq_lane_s32</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s64.html">arch::aarch64::vcopyq_lane_s64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s8.html">arch::aarch64::vcopyq_lane_s8</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u16.html">arch::aarch64::vcopyq_lane_u16</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u32.html">arch::aarch64::vcopyq_lane_u32</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u64.html">arch::aarch64::vcopyq_lane_u64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u8.html">arch::aarch64::vcopyq_lane_u8</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_f32.html">arch::aarch64::vcopyq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_f64.html">arch::aarch64::vcopyq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_p16.html">arch::aarch64::vcopyq_laneq_p16</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_p64.html">arch::aarch64::vcopyq_laneq_p64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_p8.html">arch::aarch64::vcopyq_laneq_p8</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s16.html">arch::aarch64::vcopyq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s32.html">arch::aarch64::vcopyq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s64.html">arch::aarch64::vcopyq_laneq_s64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s8.html">arch::aarch64::vcopyq_laneq_s8</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u16.html">arch::aarch64::vcopyq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u32.html">arch::aarch64::vcopyq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u64.html">arch::aarch64::vcopyq_laneq_u64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u8.html">arch::aarch64::vcopyq_laneq_u8</a></li><li><a href="arch/aarch64/fn.vcreate_f32.html">arch::aarch64::vcreate_f32</a></li><li><a href="arch/aarch64/fn.vcreate_f64.html">arch::aarch64::vcreate_f64</a></li><li><a href="arch/aarch64/fn.vcreate_p16.html">arch::aarch64::vcreate_p16</a></li><li><a href="arch/aarch64/fn.vcreate_p64.html">arch::aarch64::vcreate_p64</a></li><li><a href="arch/aarch64/fn.vcreate_p8.html">arch::aarch64::vcreate_p8</a></li><li><a href="arch/aarch64/fn.vcreate_s16.html">arch::aarch64::vcreate_s16</a></li><li><a href="arch/aarch64/fn.vcreate_s32.html">arch::aarch64::vcreate_s32</a></li><li><a href="arch/aarch64/fn.vcreate_s64.html">arch::aarch64::vcreate_s64</a></li><li><a href="arch/aarch64/fn.vcreate_s8.html">arch::aarch64::vcreate_s8</a></li><li><a href="arch/aarch64/fn.vcreate_u16.html">arch::aarch64::vcreate_u16</a></li><li><a href="arch/aarch64/fn.vcreate_u32.html">arch::aarch64::vcreate_u32</a></li><li><a href="arch/aarch64/fn.vcreate_u64.html">arch::aarch64::vcreate_u64</a></li><li><a href="arch/aarch64/fn.vcreate_u8.html">arch::aarch64::vcreate_u8</a></li><li><a href="arch/aarch64/fn.vcvt_f32_f64.html">arch::aarch64::vcvt_f32_f64</a></li><li><a href="arch/aarch64/fn.vcvt_f32_s32.html">arch::aarch64::vcvt_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvt_f32_u32.html">arch::aarch64::vcvt_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvt_f64_f32.html">arch::aarch64::vcvt_f64_f32</a></li><li><a href="arch/aarch64/fn.vcvt_f64_s64.html">arch::aarch64::vcvt_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvt_f64_u64.html">arch::aarch64::vcvt_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvt_high_f32_f64.html">arch::aarch64::vcvt_high_f32_f64</a></li><li><a href="arch/aarch64/fn.vcvt_high_f64_f32.html">arch::aarch64::vcvt_high_f64_f32</a></li><li><a href="arch/aarch64/fn.vcvt_n_f64_s64.html">arch::aarch64::vcvt_n_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvt_n_f64_u64.html">arch::aarch64::vcvt_n_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvt_n_s64_f64.html">arch::aarch64::vcvt_n_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvt_n_u64_f64.html">arch::aarch64::vcvt_n_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvt_s32_f32.html">arch::aarch64::vcvt_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvt_s64_f64.html">arch::aarch64::vcvt_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvt_u32_f32.html">arch::aarch64::vcvt_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvt_u64_f64.html">arch::aarch64::vcvt_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvta_s32_f32.html">arch::aarch64::vcvta_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvta_s64_f64.html">arch::aarch64::vcvta_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvta_u32_f32.html">arch::aarch64::vcvta_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvta_u64_f64.html">arch::aarch64::vcvta_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtad_s64_f64.html">arch::aarch64::vcvtad_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtad_u64_f64.html">arch::aarch64::vcvtad_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtaq_s32_f32.html">arch::aarch64::vcvtaq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtaq_s64_f64.html">arch::aarch64::vcvtaq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtaq_u32_f32.html">arch::aarch64::vcvtaq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtaq_u64_f64.html">arch::aarch64::vcvtaq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtas_s32_f32.html">arch::aarch64::vcvtas_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtas_u32_f32.html">arch::aarch64::vcvtas_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtd_f64_s64.html">arch::aarch64::vcvtd_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtd_f64_u64.html">arch::aarch64::vcvtd_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_f64_s64.html">arch::aarch64::vcvtd_n_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_f64_u64.html">arch::aarch64::vcvtd_n_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_s64_f64.html">arch::aarch64::vcvtd_n_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_u64_f64.html">arch::aarch64::vcvtd_n_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtd_s64_f64.html">arch::aarch64::vcvtd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtd_u64_f64.html">arch::aarch64::vcvtd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtm_s32_f32.html">arch::aarch64::vcvtm_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtm_s64_f64.html">arch::aarch64::vcvtm_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtm_u32_f32.html">arch::aarch64::vcvtm_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtm_u64_f64.html">arch::aarch64::vcvtm_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmd_s64_f64.html">arch::aarch64::vcvtmd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmd_u64_f64.html">arch::aarch64::vcvtmd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmq_s32_f32.html">arch::aarch64::vcvtmq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtmq_s64_f64.html">arch::aarch64::vcvtmq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmq_u32_f32.html">arch::aarch64::vcvtmq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtmq_u64_f64.html">arch::aarch64::vcvtmq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtms_s32_f32.html">arch::aarch64::vcvtms_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtms_u32_f32.html">arch::aarch64::vcvtms_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtn_s32_f32.html">arch::aarch64::vcvtn_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtn_s64_f64.html">arch::aarch64::vcvtn_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtn_u32_f32.html">arch::aarch64::vcvtn_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtn_u64_f64.html">arch::aarch64::vcvtn_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnd_s64_f64.html">arch::aarch64::vcvtnd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnd_u64_f64.html">arch::aarch64::vcvtnd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnq_s32_f32.html">arch::aarch64::vcvtnq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtnq_s64_f64.html">arch::aarch64::vcvtnq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnq_u32_f32.html">arch::aarch64::vcvtnq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtnq_u64_f64.html">arch::aarch64::vcvtnq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtns_s32_f32.html">arch::aarch64::vcvtns_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtns_u32_f32.html">arch::aarch64::vcvtns_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtp_s32_f32.html">arch::aarch64::vcvtp_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtp_s64_f64.html">arch::aarch64::vcvtp_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtp_u32_f32.html">arch::aarch64::vcvtp_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtp_u64_f64.html">arch::aarch64::vcvtp_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpd_s64_f64.html">arch::aarch64::vcvtpd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpd_u64_f64.html">arch::aarch64::vcvtpd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpq_s32_f32.html">arch::aarch64::vcvtpq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtpq_s64_f64.html">arch::aarch64::vcvtpq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpq_u32_f32.html">arch::aarch64::vcvtpq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtpq_u64_f64.html">arch::aarch64::vcvtpq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtps_s32_f32.html">arch::aarch64::vcvtps_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtps_u32_f32.html">arch::aarch64::vcvtps_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtq_f32_s32.html">arch::aarch64::vcvtq_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvtq_f32_u32.html">arch::aarch64::vcvtq_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvtq_f64_s64.html">arch::aarch64::vcvtq_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtq_f64_u64.html">arch::aarch64::vcvtq_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_f64_s64.html">arch::aarch64::vcvtq_n_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_f64_u64.html">arch::aarch64::vcvtq_n_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_s64_f64.html">arch::aarch64::vcvtq_n_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_u64_f64.html">arch::aarch64::vcvtq_n_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtq_s32_f32.html">arch::aarch64::vcvtq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtq_s64_f64.html">arch::aarch64::vcvtq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtq_u32_f32.html">arch::aarch64::vcvtq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtq_u64_f64.html">arch::aarch64::vcvtq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvts_f32_s32.html">arch::aarch64::vcvts_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvts_f32_u32.html">arch::aarch64::vcvts_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvts_n_f32_s32.html">arch::aarch64::vcvts_n_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvts_n_f32_u32.html">arch::aarch64::vcvts_n_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvts_n_s32_f32.html">arch::aarch64::vcvts_n_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvts_n_u32_f32.html">arch::aarch64::vcvts_n_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvts_s32_f32.html">arch::aarch64::vcvts_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvts_u32_f32.html">arch::aarch64::vcvts_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtx_f32_f64.html">arch::aarch64::vcvtx_f32_f64</a></li><li><a href="arch/aarch64/fn.vcvtx_high_f32_f64.html">arch::aarch64::vcvtx_high_f32_f64</a></li><li><a href="arch/aarch64/fn.vcvtxd_f32_f64.html">arch::aarch64::vcvtxd_f32_f64</a></li><li><a href="arch/aarch64/fn.vdiv_f32.html">arch::aarch64::vdiv_f32</a></li><li><a href="arch/aarch64/fn.vdiv_f64.html">arch::aarch64::vdiv_f64</a></li><li><a href="arch/aarch64/fn.vdivq_f32.html">arch::aarch64::vdivq_f32</a></li><li><a href="arch/aarch64/fn.vdivq_f64.html">arch::aarch64::vdivq_f64</a></li><li><a href="arch/aarch64/fn.vdot_lane_s32.html">arch::aarch64::vdot_lane_s32</a></li><li><a href="arch/aarch64/fn.vdot_lane_u32.html">arch::aarch64::vdot_lane_u32</a></li><li><a href="arch/aarch64/fn.vdot_laneq_s32.html">arch::aarch64::vdot_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdot_laneq_u32.html">arch::aarch64::vdot_laneq_u32</a></li><li><a href="arch/aarch64/fn.vdot_s32.html">arch::aarch64::vdot_s32</a></li><li><a href="arch/aarch64/fn.vdot_u32.html">arch::aarch64::vdot_u32</a></li><li><a href="arch/aarch64/fn.vdotq_lane_s32.html">arch::aarch64::vdotq_lane_s32</a></li><li><a href="arch/aarch64/fn.vdotq_lane_u32.html">arch::aarch64::vdotq_lane_u32</a></li><li><a href="arch/aarch64/fn.vdotq_laneq_s32.html">arch::aarch64::vdotq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdotq_laneq_u32.html">arch::aarch64::vdotq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vdotq_s32.html">arch::aarch64::vdotq_s32</a></li><li><a href="arch/aarch64/fn.vdotq_u32.html">arch::aarch64::vdotq_u32</a></li><li><a href="arch/aarch64/fn.vdup_lane_f32.html">arch::aarch64::vdup_lane_f32</a></li><li><a href="arch/aarch64/fn.vdup_lane_f64.html">arch::aarch64::vdup_lane_f64</a></li><li><a href="arch/aarch64/fn.vdup_lane_p16.html">arch::aarch64::vdup_lane_p16</a></li><li><a href="arch/aarch64/fn.vdup_lane_p64.html">arch::aarch64::vdup_lane_p64</a></li><li><a href="arch/aarch64/fn.vdup_lane_p8.html">arch::aarch64::vdup_lane_p8</a></li><li><a href="arch/aarch64/fn.vdup_lane_s16.html">arch::aarch64::vdup_lane_s16</a></li><li><a href="arch/aarch64/fn.vdup_lane_s32.html">arch::aarch64::vdup_lane_s32</a></li><li><a href="arch/aarch64/fn.vdup_lane_s64.html">arch::aarch64::vdup_lane_s64</a></li><li><a href="arch/aarch64/fn.vdup_lane_s8.html">arch::aarch64::vdup_lane_s8</a></li><li><a href="arch/aarch64/fn.vdup_lane_u16.html">arch::aarch64::vdup_lane_u16</a></li><li><a href="arch/aarch64/fn.vdup_lane_u32.html">arch::aarch64::vdup_lane_u32</a></li><li><a href="arch/aarch64/fn.vdup_lane_u64.html">arch::aarch64::vdup_lane_u64</a></li><li><a href="arch/aarch64/fn.vdup_lane_u8.html">arch::aarch64::vdup_lane_u8</a></li><li><a href="arch/aarch64/fn.vdup_laneq_f32.html">arch::aarch64::vdup_laneq_f32</a></li><li><a href="arch/aarch64/fn.vdup_laneq_f64.html">arch::aarch64::vdup_laneq_f64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_p16.html">arch::aarch64::vdup_laneq_p16</a></li><li><a href="arch/aarch64/fn.vdup_laneq_p64.html">arch::aarch64::vdup_laneq_p64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_p8.html">arch::aarch64::vdup_laneq_p8</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s16.html">arch::aarch64::vdup_laneq_s16</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s32.html">arch::aarch64::vdup_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s64.html">arch::aarch64::vdup_laneq_s64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s8.html">arch::aarch64::vdup_laneq_s8</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u16.html">arch::aarch64::vdup_laneq_u16</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u32.html">arch::aarch64::vdup_laneq_u32</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u64.html">arch::aarch64::vdup_laneq_u64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u8.html">arch::aarch64::vdup_laneq_u8</a></li><li><a href="arch/aarch64/fn.vdup_n_f32.html">arch::aarch64::vdup_n_f32</a></li><li><a href="arch/aarch64/fn.vdup_n_f64.html">arch::aarch64::vdup_n_f64</a></li><li><a href="arch/aarch64/fn.vdup_n_p16.html">arch::aarch64::vdup_n_p16</a></li><li><a href="arch/aarch64/fn.vdup_n_p64.html">arch::aarch64::vdup_n_p64</a></li><li><a href="arch/aarch64/fn.vdup_n_p8.html">arch::aarch64::vdup_n_p8</a></li><li><a href="arch/aarch64/fn.vdup_n_s16.html">arch::aarch64::vdup_n_s16</a></li><li><a href="arch/aarch64/fn.vdup_n_s32.html">arch::aarch64::vdup_n_s32</a></li><li><a href="arch/aarch64/fn.vdup_n_s64.html">arch::aarch64::vdup_n_s64</a></li><li><a href="arch/aarch64/fn.vdup_n_s8.html">arch::aarch64::vdup_n_s8</a></li><li><a href="arch/aarch64/fn.vdup_n_u16.html">arch::aarch64::vdup_n_u16</a></li><li><a href="arch/aarch64/fn.vdup_n_u32.html">arch::aarch64::vdup_n_u32</a></li><li><a href="arch/aarch64/fn.vdup_n_u64.html">arch::aarch64::vdup_n_u64</a></li><li><a href="arch/aarch64/fn.vdup_n_u8.html">arch::aarch64::vdup_n_u8</a></li><li><a href="arch/aarch64/fn.vdupb_lane_p8.html">arch::aarch64::vdupb_lane_p8</a></li><li><a href="arch/aarch64/fn.vdupb_lane_s8.html">arch::aarch64::vdupb_lane_s8</a></li><li><a href="arch/aarch64/fn.vdupb_lane_u8.html">arch::aarch64::vdupb_lane_u8</a></li><li><a href="arch/aarch64/fn.vdupb_laneq_p8.html">arch::aarch64::vdupb_laneq_p8</a></li><li><a href="arch/aarch64/fn.vdupb_laneq_s8.html">arch::aarch64::vdupb_laneq_s8</a></li><li><a href="arch/aarch64/fn.vdupb_laneq_u8.html">arch::aarch64::vdupb_laneq_u8</a></li><li><a href="arch/aarch64/fn.vdupd_lane_f64.html">arch::aarch64::vdupd_lane_f64</a></li><li><a href="arch/aarch64/fn.vdupd_lane_s64.html">arch::aarch64::vdupd_lane_s64</a></li><li><a href="arch/aarch64/fn.vdupd_lane_u64.html">arch::aarch64::vdupd_lane_u64</a></li><li><a href="arch/aarch64/fn.vdupd_laneq_f64.html">arch::aarch64::vdupd_laneq_f64</a></li><li><a href="arch/aarch64/fn.vdupd_laneq_s64.html">arch::aarch64::vdupd_laneq_s64</a></li><li><a href="arch/aarch64/fn.vdupd_laneq_u64.html">arch::aarch64::vdupd_laneq_u64</a></li><li><a href="arch/aarch64/fn.vduph_lane_p16.html">arch::aarch64::vduph_lane_p16</a></li><li><a href="arch/aarch64/fn.vduph_lane_s16.html">arch::aarch64::vduph_lane_s16</a></li><li><a href="arch/aarch64/fn.vduph_lane_u16.html">arch::aarch64::vduph_lane_u16</a></li><li><a href="arch/aarch64/fn.vduph_laneq_p16.html">arch::aarch64::vduph_laneq_p16</a></li><li><a href="arch/aarch64/fn.vduph_laneq_s16.html">arch::aarch64::vduph_laneq_s16</a></li><li><a href="arch/aarch64/fn.vduph_laneq_u16.html">arch::aarch64::vduph_laneq_u16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_f32.html">arch::aarch64::vdupq_lane_f32</a></li><li><a href="arch/aarch64/fn.vdupq_lane_f64.html">arch::aarch64::vdupq_lane_f64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_p16.html">arch::aarch64::vdupq_lane_p16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_p64.html">arch::aarch64::vdupq_lane_p64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_p8.html">arch::aarch64::vdupq_lane_p8</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s16.html">arch::aarch64::vdupq_lane_s16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s32.html">arch::aarch64::vdupq_lane_s32</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s64.html">arch::aarch64::vdupq_lane_s64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s8.html">arch::aarch64::vdupq_lane_s8</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u16.html">arch::aarch64::vdupq_lane_u16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u32.html">arch::aarch64::vdupq_lane_u32</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u64.html">arch::aarch64::vdupq_lane_u64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u8.html">arch::aarch64::vdupq_lane_u8</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_f32.html">arch::aarch64::vdupq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_f64.html">arch::aarch64::vdupq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_p16.html">arch::aarch64::vdupq_laneq_p16</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_p64.html">arch::aarch64::vdupq_laneq_p64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_p8.html">arch::aarch64::vdupq_laneq_p8</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s16.html">arch::aarch64::vdupq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s32.html">arch::aarch64::vdupq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s64.html">arch::aarch64::vdupq_laneq_s64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s8.html">arch::aarch64::vdupq_laneq_s8</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u16.html">arch::aarch64::vdupq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u32.html">arch::aarch64::vdupq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u64.html">arch::aarch64::vdupq_laneq_u64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u8.html">arch::aarch64::vdupq_laneq_u8</a></li><li><a href="arch/aarch64/fn.vdupq_n_f32.html">arch::aarch64::vdupq_n_f32</a></li><li><a href="arch/aarch64/fn.vdupq_n_f64.html">arch::aarch64::vdupq_n_f64</a></li><li><a href="arch/aarch64/fn.vdupq_n_p16.html">arch::aarch64::vdupq_n_p16</a></li><li><a href="arch/aarch64/fn.vdupq_n_p64.html">arch::aarch64::vdupq_n_p64</a></li><li><a href="arch/aarch64/fn.vdupq_n_p8.html">arch::aarch64::vdupq_n_p8</a></li><li><a href="arch/aarch64/fn.vdupq_n_s16.html">arch::aarch64::vdupq_n_s16</a></li><li><a href="arch/aarch64/fn.vdupq_n_s32.html">arch::aarch64::vdupq_n_s32</a></li><li><a href="arch/aarch64/fn.vdupq_n_s64.html">arch::aarch64::vdupq_n_s64</a></li><li><a href="arch/aarch64/fn.vdupq_n_s8.html">arch::aarch64::vdupq_n_s8</a></li><li><a href="arch/aarch64/fn.vdupq_n_u16.html">arch::aarch64::vdupq_n_u16</a></li><li><a href="arch/aarch64/fn.vdupq_n_u32.html">arch::aarch64::vdupq_n_u32</a></li><li><a href="arch/aarch64/fn.vdupq_n_u64.html">arch::aarch64::vdupq_n_u64</a></li><li><a href="arch/aarch64/fn.vdupq_n_u8.html">arch::aarch64::vdupq_n_u8</a></li><li><a href="arch/aarch64/fn.vdups_lane_f32.html">arch::aarch64::vdups_lane_f32</a></li><li><a href="arch/aarch64/fn.vdups_lane_s32.html">arch::aarch64::vdups_lane_s32</a></li><li><a href="arch/aarch64/fn.vdups_lane_u32.html">arch::aarch64::vdups_lane_u32</a></li><li><a href="arch/aarch64/fn.vdups_laneq_f32.html">arch::aarch64::vdups_laneq_f32</a></li><li><a href="arch/aarch64/fn.vdups_laneq_s32.html">arch::aarch64::vdups_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdups_laneq_u32.html">arch::aarch64::vdups_laneq_u32</a></li><li><a href="arch/aarch64/fn.veor3q_s16.html">arch::aarch64::veor3q_s16</a></li><li><a href="arch/aarch64/fn.veor3q_s32.html">arch::aarch64::veor3q_s32</a></li><li><a href="arch/aarch64/fn.veor3q_s64.html">arch::aarch64::veor3q_s64</a></li><li><a href="arch/aarch64/fn.veor3q_s8.html">arch::aarch64::veor3q_s8</a></li><li><a href="arch/aarch64/fn.veor3q_u16.html">arch::aarch64::veor3q_u16</a></li><li><a href="arch/aarch64/fn.veor3q_u32.html">arch::aarch64::veor3q_u32</a></li><li><a href="arch/aarch64/fn.veor3q_u64.html">arch::aarch64::veor3q_u64</a></li><li><a href="arch/aarch64/fn.veor3q_u8.html">arch::aarch64::veor3q_u8</a></li><li><a href="arch/aarch64/fn.veor_s16.html">arch::aarch64::veor_s16</a></li><li><a href="arch/aarch64/fn.veor_s32.html">arch::aarch64::veor_s32</a></li><li><a href="arch/aarch64/fn.veor_s64.html">arch::aarch64::veor_s64</a></li><li><a href="arch/aarch64/fn.veor_s8.html">arch::aarch64::veor_s8</a></li><li><a href="arch/aarch64/fn.veor_u16.html">arch::aarch64::veor_u16</a></li><li><a href="arch/aarch64/fn.veor_u32.html">arch::aarch64::veor_u32</a></li><li><a href="arch/aarch64/fn.veor_u64.html">arch::aarch64::veor_u64</a></li><li><a href="arch/aarch64/fn.veor_u8.html">arch::aarch64::veor_u8</a></li><li><a href="arch/aarch64/fn.veorq_s16.html">arch::aarch64::veorq_s16</a></li><li><a href="arch/aarch64/fn.veorq_s32.html">arch::aarch64::veorq_s32</a></li><li><a href="arch/aarch64/fn.veorq_s64.html">arch::aarch64::veorq_s64</a></li><li><a href="arch/aarch64/fn.veorq_s8.html">arch::aarch64::veorq_s8</a></li><li><a href="arch/aarch64/fn.veorq_u16.html">arch::aarch64::veorq_u16</a></li><li><a href="arch/aarch64/fn.veorq_u32.html">arch::aarch64::veorq_u32</a></li><li><a href="arch/aarch64/fn.veorq_u64.html">arch::aarch64::veorq_u64</a></li><li><a href="arch/aarch64/fn.veorq_u8.html">arch::aarch64::veorq_u8</a></li><li><a href="arch/aarch64/fn.vext_f32.html">arch::aarch64::vext_f32</a></li><li><a href="arch/aarch64/fn.vext_f64.html">arch::aarch64::vext_f64</a></li><li><a href="arch/aarch64/fn.vext_p16.html">arch::aarch64::vext_p16</a></li><li><a href="arch/aarch64/fn.vext_p64.html">arch::aarch64::vext_p64</a></li><li><a href="arch/aarch64/fn.vext_p8.html">arch::aarch64::vext_p8</a></li><li><a href="arch/aarch64/fn.vext_s16.html">arch::aarch64::vext_s16</a></li><li><a href="arch/aarch64/fn.vext_s32.html">arch::aarch64::vext_s32</a></li><li><a href="arch/aarch64/fn.vext_s64.html">arch::aarch64::vext_s64</a></li><li><a href="arch/aarch64/fn.vext_s8.html">arch::aarch64::vext_s8</a></li><li><a href="arch/aarch64/fn.vext_u16.html">arch::aarch64::vext_u16</a></li><li><a href="arch/aarch64/fn.vext_u32.html">arch::aarch64::vext_u32</a></li><li><a href="arch/aarch64/fn.vext_u64.html">arch::aarch64::vext_u64</a></li><li><a href="arch/aarch64/fn.vext_u8.html">arch::aarch64::vext_u8</a></li><li><a href="arch/aarch64/fn.vextq_f32.html">arch::aarch64::vextq_f32</a></li><li><a href="arch/aarch64/fn.vextq_f64.html">arch::aarch64::vextq_f64</a></li><li><a href="arch/aarch64/fn.vextq_p16.html">arch::aarch64::vextq_p16</a></li><li><a href="arch/aarch64/fn.vextq_p64.html">arch::aarch64::vextq_p64</a></li><li><a href="arch/aarch64/fn.vextq_p8.html">arch::aarch64::vextq_p8</a></li><li><a href="arch/aarch64/fn.vextq_s16.html">arch::aarch64::vextq_s16</a></li><li><a href="arch/aarch64/fn.vextq_s32.html">arch::aarch64::vextq_s32</a></li><li><a href="arch/aarch64/fn.vextq_s64.html">arch::aarch64::vextq_s64</a></li><li><a href="arch/aarch64/fn.vextq_s8.html">arch::aarch64::vextq_s8</a></li><li><a href="arch/aarch64/fn.vextq_u16.html">arch::aarch64::vextq_u16</a></li><li><a href="arch/aarch64/fn.vextq_u32.html">arch::aarch64::vextq_u32</a></li><li><a href="arch/aarch64/fn.vextq_u64.html">arch::aarch64::vextq_u64</a></li><li><a href="arch/aarch64/fn.vextq_u8.html">arch::aarch64::vextq_u8</a></li><li><a href="arch/aarch64/fn.vfma_f32.html">arch::aarch64::vfma_f32</a></li><li><a href="arch/aarch64/fn.vfma_f64.html">arch::aarch64::vfma_f64</a></li><li><a href="arch/aarch64/fn.vfma_lane_f32.html">arch::aarch64::vfma_lane_f32</a></li><li><a href="arch/aarch64/fn.vfma_lane_f64.html">arch::aarch64::vfma_lane_f64</a></li><li><a href="arch/aarch64/fn.vfma_laneq_f32.html">arch::aarch64::vfma_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfma_laneq_f64.html">arch::aarch64::vfma_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfma_n_f32.html">arch::aarch64::vfma_n_f32</a></li><li><a href="arch/aarch64/fn.vfma_n_f64.html">arch::aarch64::vfma_n_f64</a></li><li><a href="arch/aarch64/fn.vfmad_lane_f64.html">arch::aarch64::vfmad_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmad_laneq_f64.html">arch::aarch64::vfmad_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_f32.html">arch::aarch64::vfmaq_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_f64.html">arch::aarch64::vfmaq_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_lane_f32.html">arch::aarch64::vfmaq_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_lane_f64.html">arch::aarch64::vfmaq_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_laneq_f32.html">arch::aarch64::vfmaq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_laneq_f64.html">arch::aarch64::vfmaq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_n_f32.html">arch::aarch64::vfmaq_n_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_n_f64.html">arch::aarch64::vfmaq_n_f64</a></li><li><a href="arch/aarch64/fn.vfmas_lane_f32.html">arch::aarch64::vfmas_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmas_laneq_f32.html">arch::aarch64::vfmas_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfms_f32.html">arch::aarch64::vfms_f32</a></li><li><a href="arch/aarch64/fn.vfms_f64.html">arch::aarch64::vfms_f64</a></li><li><a href="arch/aarch64/fn.vfms_lane_f32.html">arch::aarch64::vfms_lane_f32</a></li><li><a href="arch/aarch64/fn.vfms_lane_f64.html">arch::aarch64::vfms_lane_f64</a></li><li><a href="arch/aarch64/fn.vfms_laneq_f32.html">arch::aarch64::vfms_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfms_laneq_f64.html">arch::aarch64::vfms_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfms_n_f32.html">arch::aarch64::vfms_n_f32</a></li><li><a href="arch/aarch64/fn.vfms_n_f64.html">arch::aarch64::vfms_n_f64</a></li><li><a href="arch/aarch64/fn.vfmsd_lane_f64.html">arch::aarch64::vfmsd_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmsd_laneq_f64.html">arch::aarch64::vfmsd_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_f32.html">arch::aarch64::vfmsq_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_f64.html">arch::aarch64::vfmsq_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_lane_f32.html">arch::aarch64::vfmsq_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_lane_f64.html">arch::aarch64::vfmsq_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_laneq_f32.html">arch::aarch64::vfmsq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_laneq_f64.html">arch::aarch64::vfmsq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_n_f32.html">arch::aarch64::vfmsq_n_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_n_f64.html">arch::aarch64::vfmsq_n_f64</a></li><li><a href="arch/aarch64/fn.vfmss_lane_f32.html">arch::aarch64::vfmss_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmss_laneq_f32.html">arch::aarch64::vfmss_laneq_f32</a></li><li><a href="arch/aarch64/fn.vget_high_f32.html">arch::aarch64::vget_high_f32</a></li><li><a href="arch/aarch64/fn.vget_high_f64.html">arch::aarch64::vget_high_f64</a></li><li><a href="arch/aarch64/fn.vget_high_p16.html">arch::aarch64::vget_high_p16</a></li><li><a href="arch/aarch64/fn.vget_high_p64.html">arch::aarch64::vget_high_p64</a></li><li><a href="arch/aarch64/fn.vget_high_p8.html">arch::aarch64::vget_high_p8</a></li><li><a href="arch/aarch64/fn.vget_high_s16.html">arch::aarch64::vget_high_s16</a></li><li><a href="arch/aarch64/fn.vget_high_s32.html">arch::aarch64::vget_high_s32</a></li><li><a href="arch/aarch64/fn.vget_high_s64.html">arch::aarch64::vget_high_s64</a></li><li><a href="arch/aarch64/fn.vget_high_s8.html">arch::aarch64::vget_high_s8</a></li><li><a href="arch/aarch64/fn.vget_high_u16.html">arch::aarch64::vget_high_u16</a></li><li><a href="arch/aarch64/fn.vget_high_u32.html">arch::aarch64::vget_high_u32</a></li><li><a href="arch/aarch64/fn.vget_high_u64.html">arch::aarch64::vget_high_u64</a></li><li><a href="arch/aarch64/fn.vget_high_u8.html">arch::aarch64::vget_high_u8</a></li><li><a href="arch/aarch64/fn.vget_lane_f32.html">arch::aarch64::vget_lane_f32</a></li><li><a href="arch/aarch64/fn.vget_lane_f64.html">arch::aarch64::vget_lane_f64</a></li><li><a href="arch/aarch64/fn.vget_lane_p16.html">arch::aarch64::vget_lane_p16</a></li><li><a href="arch/aarch64/fn.vget_lane_p64.html">arch::aarch64::vget_lane_p64</a></li><li><a href="arch/aarch64/fn.vget_lane_p8.html">arch::aarch64::vget_lane_p8</a></li><li><a href="arch/aarch64/fn.vget_lane_s16.html">arch::aarch64::vget_lane_s16</a></li><li><a href="arch/aarch64/fn.vget_lane_s32.html">arch::aarch64::vget_lane_s32</a></li><li><a href="arch/aarch64/fn.vget_lane_s64.html">arch::aarch64::vget_lane_s64</a></li><li><a href="arch/aarch64/fn.vget_lane_s8.html">arch::aarch64::vget_lane_s8</a></li><li><a href="arch/aarch64/fn.vget_lane_u16.html">arch::aarch64::vget_lane_u16</a></li><li><a href="arch/aarch64/fn.vget_lane_u32.html">arch::aarch64::vget_lane_u32</a></li><li><a href="arch/aarch64/fn.vget_lane_u64.html">arch::aarch64::vget_lane_u64</a></li><li><a href="arch/aarch64/fn.vget_lane_u8.html">arch::aarch64::vget_lane_u8</a></li><li><a href="arch/aarch64/fn.vget_low_f32.html">arch::aarch64::vget_low_f32</a></li><li><a href="arch/aarch64/fn.vget_low_f64.html">arch::aarch64::vget_low_f64</a></li><li><a href="arch/aarch64/fn.vget_low_p16.html">arch::aarch64::vget_low_p16</a></li><li><a href="arch/aarch64/fn.vget_low_p64.html">arch::aarch64::vget_low_p64</a></li><li><a href="arch/aarch64/fn.vget_low_p8.html">arch::aarch64::vget_low_p8</a></li><li><a href="arch/aarch64/fn.vget_low_s16.html">arch::aarch64::vget_low_s16</a></li><li><a href="arch/aarch64/fn.vget_low_s32.html">arch::aarch64::vget_low_s32</a></li><li><a href="arch/aarch64/fn.vget_low_s64.html">arch::aarch64::vget_low_s64</a></li><li><a href="arch/aarch64/fn.vget_low_s8.html">arch::aarch64::vget_low_s8</a></li><li><a href="arch/aarch64/fn.vget_low_u16.html">arch::aarch64::vget_low_u16</a></li><li><a href="arch/aarch64/fn.vget_low_u32.html">arch::aarch64::vget_low_u32</a></li><li><a href="arch/aarch64/fn.vget_low_u64.html">arch::aarch64::vget_low_u64</a></li><li><a href="arch/aarch64/fn.vget_low_u8.html">arch::aarch64::vget_low_u8</a></li><li><a href="arch/aarch64/fn.vgetq_lane_f32.html">arch::aarch64::vgetq_lane_f32</a></li><li><a href="arch/aarch64/fn.vgetq_lane_f64.html">arch::aarch64::vgetq_lane_f64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_p16.html">arch::aarch64::vgetq_lane_p16</a></li><li><a href="arch/aarch64/fn.vgetq_lane_p64.html">arch::aarch64::vgetq_lane_p64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_p8.html">arch::aarch64::vgetq_lane_p8</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s16.html">arch::aarch64::vgetq_lane_s16</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s32.html">arch::aarch64::vgetq_lane_s32</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s64.html">arch::aarch64::vgetq_lane_s64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s8.html">arch::aarch64::vgetq_lane_s8</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u16.html">arch::aarch64::vgetq_lane_u16</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u32.html">arch::aarch64::vgetq_lane_u32</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u64.html">arch::aarch64::vgetq_lane_u64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u8.html">arch::aarch64::vgetq_lane_u8</a></li><li><a href="arch/aarch64/fn.vhadd_s16.html">arch::aarch64::vhadd_s16</a></li><li><a href="arch/aarch64/fn.vhadd_s32.html">arch::aarch64::vhadd_s32</a></li><li><a href="arch/aarch64/fn.vhadd_s8.html">arch::aarch64::vhadd_s8</a></li><li><a href="arch/aarch64/fn.vhadd_u16.html">arch::aarch64::vhadd_u16</a></li><li><a href="arch/aarch64/fn.vhadd_u32.html">arch::aarch64::vhadd_u32</a></li><li><a href="arch/aarch64/fn.vhadd_u8.html">arch::aarch64::vhadd_u8</a></li><li><a href="arch/aarch64/fn.vhaddq_s16.html">arch::aarch64::vhaddq_s16</a></li><li><a href="arch/aarch64/fn.vhaddq_s32.html">arch::aarch64::vhaddq_s32</a></li><li><a href="arch/aarch64/fn.vhaddq_s8.html">arch::aarch64::vhaddq_s8</a></li><li><a href="arch/aarch64/fn.vhaddq_u16.html">arch::aarch64::vhaddq_u16</a></li><li><a href="arch/aarch64/fn.vhaddq_u32.html">arch::aarch64::vhaddq_u32</a></li><li><a href="arch/aarch64/fn.vhaddq_u8.html">arch::aarch64::vhaddq_u8</a></li><li><a href="arch/aarch64/fn.vhsub_s16.html">arch::aarch64::vhsub_s16</a></li><li><a href="arch/aarch64/fn.vhsub_s32.html">arch::aarch64::vhsub_s32</a></li><li><a href="arch/aarch64/fn.vhsub_s8.html">arch::aarch64::vhsub_s8</a></li><li><a href="arch/aarch64/fn.vhsub_u16.html">arch::aarch64::vhsub_u16</a></li><li><a href="arch/aarch64/fn.vhsub_u32.html">arch::aarch64::vhsub_u32</a></li><li><a href="arch/aarch64/fn.vhsub_u8.html">arch::aarch64::vhsub_u8</a></li><li><a href="arch/aarch64/fn.vhsubq_s16.html">arch::aarch64::vhsubq_s16</a></li><li><a href="arch/aarch64/fn.vhsubq_s32.html">arch::aarch64::vhsubq_s32</a></li><li><a href="arch/aarch64/fn.vhsubq_s8.html">arch::aarch64::vhsubq_s8</a></li><li><a href="arch/aarch64/fn.vhsubq_u16.html">arch::aarch64::vhsubq_u16</a></li><li><a href="arch/aarch64/fn.vhsubq_u32.html">arch::aarch64::vhsubq_u32</a></li><li><a href="arch/aarch64/fn.vhsubq_u8.html">arch::aarch64::vhsubq_u8</a></li><li><a href="arch/aarch64/fn.vld1_dup_f32.html">arch::aarch64::vld1_dup_f32</a></li><li><a href="arch/aarch64/fn.vld1_dup_f64.html">arch::aarch64::vld1_dup_f64</a></li><li><a href="arch/aarch64/fn.vld1_dup_p16.html">arch::aarch64::vld1_dup_p16</a></li><li><a href="arch/aarch64/fn.vld1_dup_p64.html">arch::aarch64::vld1_dup_p64</a></li><li><a href="arch/aarch64/fn.vld1_dup_p8.html">arch::aarch64::vld1_dup_p8</a></li><li><a href="arch/aarch64/fn.vld1_dup_s16.html">arch::aarch64::vld1_dup_s16</a></li><li><a href="arch/aarch64/fn.vld1_dup_s32.html">arch::aarch64::vld1_dup_s32</a></li><li><a href="arch/aarch64/fn.vld1_dup_s64.html">arch::aarch64::vld1_dup_s64</a></li><li><a href="arch/aarch64/fn.vld1_dup_s8.html">arch::aarch64::vld1_dup_s8</a></li><li><a href="arch/aarch64/fn.vld1_dup_u16.html">arch::aarch64::vld1_dup_u16</a></li><li><a href="arch/aarch64/fn.vld1_dup_u32.html">arch::aarch64::vld1_dup_u32</a></li><li><a href="arch/aarch64/fn.vld1_dup_u64.html">arch::aarch64::vld1_dup_u64</a></li><li><a href="arch/aarch64/fn.vld1_dup_u8.html">arch::aarch64::vld1_dup_u8</a></li><li><a href="arch/aarch64/fn.vld1_f32.html">arch::aarch64::vld1_f32</a></li><li><a href="arch/aarch64/fn.vld1_f32_x2.html">arch::aarch64::vld1_f32_x2</a></li><li><a href="arch/aarch64/fn.vld1_f32_x3.html">arch::aarch64::vld1_f32_x3</a></li><li><a href="arch/aarch64/fn.vld1_f32_x4.html">arch::aarch64::vld1_f32_x4</a></li><li><a href="arch/aarch64/fn.vld1_f64.html">arch::aarch64::vld1_f64</a></li><li><a href="arch/aarch64/fn.vld1_f64_x2.html">arch::aarch64::vld1_f64_x2</a></li><li><a href="arch/aarch64/fn.vld1_f64_x3.html">arch::aarch64::vld1_f64_x3</a></li><li><a href="arch/aarch64/fn.vld1_f64_x4.html">arch::aarch64::vld1_f64_x4</a></li><li><a href="arch/aarch64/fn.vld1_lane_f32.html">arch::aarch64::vld1_lane_f32</a></li><li><a href="arch/aarch64/fn.vld1_lane_f64.html">arch::aarch64::vld1_lane_f64</a></li><li><a href="arch/aarch64/fn.vld1_lane_p16.html">arch::aarch64::vld1_lane_p16</a></li><li><a href="arch/aarch64/fn.vld1_lane_p64.html">arch::aarch64::vld1_lane_p64</a></li><li><a href="arch/aarch64/fn.vld1_lane_p8.html">arch::aarch64::vld1_lane_p8</a></li><li><a href="arch/aarch64/fn.vld1_lane_s16.html">arch::aarch64::vld1_lane_s16</a></li><li><a href="arch/aarch64/fn.vld1_lane_s32.html">arch::aarch64::vld1_lane_s32</a></li><li><a href="arch/aarch64/fn.vld1_lane_s64.html">arch::aarch64::vld1_lane_s64</a></li><li><a href="arch/aarch64/fn.vld1_lane_s8.html">arch::aarch64::vld1_lane_s8</a></li><li><a href="arch/aarch64/fn.vld1_lane_u16.html">arch::aarch64::vld1_lane_u16</a></li><li><a href="arch/aarch64/fn.vld1_lane_u32.html">arch::aarch64::vld1_lane_u32</a></li><li><a href="arch/aarch64/fn.vld1_lane_u64.html">arch::aarch64::vld1_lane_u64</a></li><li><a href="arch/aarch64/fn.vld1_lane_u8.html">arch::aarch64::vld1_lane_u8</a></li><li><a href="arch/aarch64/fn.vld1_p16.html">arch::aarch64::vld1_p16</a></li><li><a href="arch/aarch64/fn.vld1_p16_x2.html">arch::aarch64::vld1_p16_x2</a></li><li><a href="arch/aarch64/fn.vld1_p16_x3.html">arch::aarch64::vld1_p16_x3</a></li><li><a href="arch/aarch64/fn.vld1_p16_x4.html">arch::aarch64::vld1_p16_x4</a></li><li><a href="arch/aarch64/fn.vld1_p64.html">arch::aarch64::vld1_p64</a></li><li><a href="arch/aarch64/fn.vld1_p64_x2.html">arch::aarch64::vld1_p64_x2</a></li><li><a href="arch/aarch64/fn.vld1_p64_x3.html">arch::aarch64::vld1_p64_x3</a></li><li><a href="arch/aarch64/fn.vld1_p64_x4.html">arch::aarch64::vld1_p64_x4</a></li><li><a href="arch/aarch64/fn.vld1_p8.html">arch::aarch64::vld1_p8</a></li><li><a href="arch/aarch64/fn.vld1_p8_x2.html">arch::aarch64::vld1_p8_x2</a></li><li><a href="arch/aarch64/fn.vld1_p8_x3.html">arch::aarch64::vld1_p8_x3</a></li><li><a href="arch/aarch64/fn.vld1_p8_x4.html">arch::aarch64::vld1_p8_x4</a></li><li><a href="arch/aarch64/fn.vld1_s16.html">arch::aarch64::vld1_s16</a></li><li><a href="arch/aarch64/fn.vld1_s16_x2.html">arch::aarch64::vld1_s16_x2</a></li><li><a href="arch/aarch64/fn.vld1_s16_x3.html">arch::aarch64::vld1_s16_x3</a></li><li><a href="arch/aarch64/fn.vld1_s16_x4.html">arch::aarch64::vld1_s16_x4</a></li><li><a href="arch/aarch64/fn.vld1_s32.html">arch::aarch64::vld1_s32</a></li><li><a href="arch/aarch64/fn.vld1_s32_x2.html">arch::aarch64::vld1_s32_x2</a></li><li><a href="arch/aarch64/fn.vld1_s32_x3.html">arch::aarch64::vld1_s32_x3</a></li><li><a href="arch/aarch64/fn.vld1_s32_x4.html">arch::aarch64::vld1_s32_x4</a></li><li><a href="arch/aarch64/fn.vld1_s64.html">arch::aarch64::vld1_s64</a></li><li><a href="arch/aarch64/fn.vld1_s64_x2.html">arch::aarch64::vld1_s64_x2</a></li><li><a href="arch/aarch64/fn.vld1_s64_x3.html">arch::aarch64::vld1_s64_x3</a></li><li><a href="arch/aarch64/fn.vld1_s64_x4.html">arch::aarch64::vld1_s64_x4</a></li><li><a href="arch/aarch64/fn.vld1_s8.html">arch::aarch64::vld1_s8</a></li><li><a href="arch/aarch64/fn.vld1_s8_x2.html">arch::aarch64::vld1_s8_x2</a></li><li><a href="arch/aarch64/fn.vld1_s8_x3.html">arch::aarch64::vld1_s8_x3</a></li><li><a href="arch/aarch64/fn.vld1_s8_x4.html">arch::aarch64::vld1_s8_x4</a></li><li><a href="arch/aarch64/fn.vld1_u16.html">arch::aarch64::vld1_u16</a></li><li><a href="arch/aarch64/fn.vld1_u16_x2.html">arch::aarch64::vld1_u16_x2</a></li><li><a href="arch/aarch64/fn.vld1_u16_x3.html">arch::aarch64::vld1_u16_x3</a></li><li><a href="arch/aarch64/fn.vld1_u16_x4.html">arch::aarch64::vld1_u16_x4</a></li><li><a href="arch/aarch64/fn.vld1_u32.html">arch::aarch64::vld1_u32</a></li><li><a href="arch/aarch64/fn.vld1_u32_x2.html">arch::aarch64::vld1_u32_x2</a></li><li><a href="arch/aarch64/fn.vld1_u32_x3.html">arch::aarch64::vld1_u32_x3</a></li><li><a href="arch/aarch64/fn.vld1_u32_x4.html">arch::aarch64::vld1_u32_x4</a></li><li><a href="arch/aarch64/fn.vld1_u64.html">arch::aarch64::vld1_u64</a></li><li><a href="arch/aarch64/fn.vld1_u64_x2.html">arch::aarch64::vld1_u64_x2</a></li><li><a href="arch/aarch64/fn.vld1_u64_x3.html">arch::aarch64::vld1_u64_x3</a></li><li><a href="arch/aarch64/fn.vld1_u64_x4.html">arch::aarch64::vld1_u64_x4</a></li><li><a href="arch/aarch64/fn.vld1_u8.html">arch::aarch64::vld1_u8</a></li><li><a href="arch/aarch64/fn.vld1_u8_x2.html">arch::aarch64::vld1_u8_x2</a></li><li><a href="arch/aarch64/fn.vld1_u8_x3.html">arch::aarch64::vld1_u8_x3</a></li><li><a href="arch/aarch64/fn.vld1_u8_x4.html">arch::aarch64::vld1_u8_x4</a></li><li><a href="arch/aarch64/fn.vld1q_dup_f32.html">arch::aarch64::vld1q_dup_f32</a></li><li><a href="arch/aarch64/fn.vld1q_dup_f64.html">arch::aarch64::vld1q_dup_f64</a></li><li><a href="arch/aarch64/fn.vld1q_dup_p16.html">arch::aarch64::vld1q_dup_p16</a></li><li><a href="arch/aarch64/fn.vld1q_dup_p64.html">arch::aarch64::vld1q_dup_p64</a></li><li><a href="arch/aarch64/fn.vld1q_dup_p8.html">arch::aarch64::vld1q_dup_p8</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s16.html">arch::aarch64::vld1q_dup_s16</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s32.html">arch::aarch64::vld1q_dup_s32</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s64.html">arch::aarch64::vld1q_dup_s64</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s8.html">arch::aarch64::vld1q_dup_s8</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u16.html">arch::aarch64::vld1q_dup_u16</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u32.html">arch::aarch64::vld1q_dup_u32</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u64.html">arch::aarch64::vld1q_dup_u64</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u8.html">arch::aarch64::vld1q_dup_u8</a></li><li><a href="arch/aarch64/fn.vld1q_f32.html">arch::aarch64::vld1q_f32</a></li><li><a href="arch/aarch64/fn.vld1q_f32_x2.html">arch::aarch64::vld1q_f32_x2</a></li><li><a href="arch/aarch64/fn.vld1q_f32_x3.html">arch::aarch64::vld1q_f32_x3</a></li><li><a href="arch/aarch64/fn.vld1q_f32_x4.html">arch::aarch64::vld1q_f32_x4</a></li><li><a href="arch/aarch64/fn.vld1q_f64.html">arch::aarch64::vld1q_f64</a></li><li><a href="arch/aarch64/fn.vld1q_f64_x2.html">arch::aarch64::vld1q_f64_x2</a></li><li><a href="arch/aarch64/fn.vld1q_f64_x3.html">arch::aarch64::vld1q_f64_x3</a></li><li><a href="arch/aarch64/fn.vld1q_f64_x4.html">arch::aarch64::vld1q_f64_x4</a></li><li><a href="arch/aarch64/fn.vld1q_lane_f32.html">arch::aarch64::vld1q_lane_f32</a></li><li><a href="arch/aarch64/fn.vld1q_lane_f64.html">arch::aarch64::vld1q_lane_f64</a></li><li><a href="arch/aarch64/fn.vld1q_lane_p16.html">arch::aarch64::vld1q_lane_p16</a></li><li><a href="arch/aarch64/fn.vld1q_lane_p64.html">arch::aarch64::vld1q_lane_p64</a></li><li><a href="arch/aarch64/fn.vld1q_lane_p8.html">arch::aarch64::vld1q_lane_p8</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s16.html">arch::aarch64::vld1q_lane_s16</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s32.html">arch::aarch64::vld1q_lane_s32</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s64.html">arch::aarch64::vld1q_lane_s64</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s8.html">arch::aarch64::vld1q_lane_s8</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u16.html">arch::aarch64::vld1q_lane_u16</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u32.html">arch::aarch64::vld1q_lane_u32</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u64.html">arch::aarch64::vld1q_lane_u64</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u8.html">arch::aarch64::vld1q_lane_u8</a></li><li><a href="arch/aarch64/fn.vld1q_p16.html">arch::aarch64::vld1q_p16</a></li><li><a href="arch/aarch64/fn.vld1q_p16_x2.html">arch::aarch64::vld1q_p16_x2</a></li><li><a href="arch/aarch64/fn.vld1q_p16_x3.html">arch::aarch64::vld1q_p16_x3</a></li><li><a href="arch/aarch64/fn.vld1q_p16_x4.html">arch::aarch64::vld1q_p16_x4</a></li><li><a href="arch/aarch64/fn.vld1q_p64.html">arch::aarch64::vld1q_p64</a></li><li><a href="arch/aarch64/fn.vld1q_p64_x2.html">arch::aarch64::vld1q_p64_x2</a></li><li><a href="arch/aarch64/fn.vld1q_p64_x3.html">arch::aarch64::vld1q_p64_x3</a></li><li><a href="arch/aarch64/fn.vld1q_p64_x4.html">arch::aarch64::vld1q_p64_x4</a></li><li><a href="arch/aarch64/fn.vld1q_p8.html">arch::aarch64::vld1q_p8</a></li><li><a href="arch/aarch64/fn.vld1q_p8_x2.html">arch::aarch64::vld1q_p8_x2</a></li><li><a href="arch/aarch64/fn.vld1q_p8_x3.html">arch::aarch64::vld1q_p8_x3</a></li><li><a href="arch/aarch64/fn.vld1q_p8_x4.html">arch::aarch64::vld1q_p8_x4</a></li><li><a href="arch/aarch64/fn.vld1q_s16.html">arch::aarch64::vld1q_s16</a></li><li><a href="arch/aarch64/fn.vld1q_s16_x2.html">arch::aarch64::vld1q_s16_x2</a></li><li><a href="arch/aarch64/fn.vld1q_s16_x3.html">arch::aarch64::vld1q_s16_x3</a></li><li><a href="arch/aarch64/fn.vld1q_s16_x4.html">arch::aarch64::vld1q_s16_x4</a></li><li><a href="arch/aarch64/fn.vld1q_s32.html">arch::aarch64::vld1q_s32</a></li><li><a href="arch/aarch64/fn.vld1q_s32_x2.html">arch::aarch64::vld1q_s32_x2</a></li><li><a href="arch/aarch64/fn.vld1q_s32_x3.html">arch::aarch64::vld1q_s32_x3</a></li><li><a href="arch/aarch64/fn.vld1q_s32_x4.html">arch::aarch64::vld1q_s32_x4</a></li><li><a href="arch/aarch64/fn.vld1q_s64.html">arch::aarch64::vld1q_s64</a></li><li><a href="arch/aarch64/fn.vld1q_s64_x2.html">arch::aarch64::vld1q_s64_x2</a></li><li><a href="arch/aarch64/fn.vld1q_s64_x3.html">arch::aarch64::vld1q_s64_x3</a></li><li><a href="arch/aarch64/fn.vld1q_s64_x4.html">arch::aarch64::vld1q_s64_x4</a></li><li><a href="arch/aarch64/fn.vld1q_s8.html">arch::aarch64::vld1q_s8</a></li><li><a href="arch/aarch64/fn.vld1q_s8_x2.html">arch::aarch64::vld1q_s8_x2</a></li><li><a href="arch/aarch64/fn.vld1q_s8_x3.html">arch::aarch64::vld1q_s8_x3</a></li><li><a href="arch/aarch64/fn.vld1q_s8_x4.html">arch::aarch64::vld1q_s8_x4</a></li><li><a href="arch/aarch64/fn.vld1q_u16.html">arch::aarch64::vld1q_u16</a></li><li><a href="arch/aarch64/fn.vld1q_u16_x2.html">arch::aarch64::vld1q_u16_x2</a></li><li><a href="arch/aarch64/fn.vld1q_u16_x3.html">arch::aarch64::vld1q_u16_x3</a></li><li><a href="arch/aarch64/fn.vld1q_u16_x4.html">arch::aarch64::vld1q_u16_x4</a></li><li><a href="arch/aarch64/fn.vld1q_u32.html">arch::aarch64::vld1q_u32</a></li><li><a href="arch/aarch64/fn.vld1q_u32_x2.html">arch::aarch64::vld1q_u32_x2</a></li><li><a href="arch/aarch64/fn.vld1q_u32_x3.html">arch::aarch64::vld1q_u32_x3</a></li><li><a href="arch/aarch64/fn.vld1q_u32_x4.html">arch::aarch64::vld1q_u32_x4</a></li><li><a href="arch/aarch64/fn.vld1q_u64.html">arch::aarch64::vld1q_u64</a></li><li><a href="arch/aarch64/fn.vld1q_u64_x2.html">arch::aarch64::vld1q_u64_x2</a></li><li><a href="arch/aarch64/fn.vld1q_u64_x3.html">arch::aarch64::vld1q_u64_x3</a></li><li><a href="arch/aarch64/fn.vld1q_u64_x4.html">arch::aarch64::vld1q_u64_x4</a></li><li><a href="arch/aarch64/fn.vld1q_u8.html">arch::aarch64::vld1q_u8</a></li><li><a href="arch/aarch64/fn.vld1q_u8_x2.html">arch::aarch64::vld1q_u8_x2</a></li><li><a href="arch/aarch64/fn.vld1q_u8_x3.html">arch::aarch64::vld1q_u8_x3</a></li><li><a href="arch/aarch64/fn.vld1q_u8_x4.html">arch::aarch64::vld1q_u8_x4</a></li><li><a href="arch/aarch64/fn.vld2_dup_f64.html">arch::aarch64::vld2_dup_f64</a></li><li><a href="arch/aarch64/fn.vld2_dup_p16.html">arch::aarch64::vld2_dup_p16</a></li><li><a href="arch/aarch64/fn.vld2_dup_p64.html">arch::aarch64::vld2_dup_p64</a></li><li><a href="arch/aarch64/fn.vld2_dup_p8.html">arch::aarch64::vld2_dup_p8</a></li><li><a href="arch/aarch64/fn.vld2_dup_u16.html">arch::aarch64::vld2_dup_u16</a></li><li><a href="arch/aarch64/fn.vld2_dup_u32.html">arch::aarch64::vld2_dup_u32</a></li><li><a href="arch/aarch64/fn.vld2_dup_u64.html">arch::aarch64::vld2_dup_u64</a></li><li><a href="arch/aarch64/fn.vld2_dup_u8.html">arch::aarch64::vld2_dup_u8</a></li><li><a href="arch/aarch64/fn.vld2_f64.html">arch::aarch64::vld2_f64</a></li><li><a href="arch/aarch64/fn.vld2_lane_f64.html">arch::aarch64::vld2_lane_f64</a></li><li><a href="arch/aarch64/fn.vld2_lane_p16.html">arch::aarch64::vld2_lane_p16</a></li><li><a href="arch/aarch64/fn.vld2_lane_p64.html">arch::aarch64::vld2_lane_p64</a></li><li><a href="arch/aarch64/fn.vld2_lane_p8.html">arch::aarch64::vld2_lane_p8</a></li><li><a href="arch/aarch64/fn.vld2_lane_s64.html">arch::aarch64::vld2_lane_s64</a></li><li><a href="arch/aarch64/fn.vld2_lane_u16.html">arch::aarch64::vld2_lane_u16</a></li><li><a href="arch/aarch64/fn.vld2_lane_u32.html">arch::aarch64::vld2_lane_u32</a></li><li><a href="arch/aarch64/fn.vld2_lane_u64.html">arch::aarch64::vld2_lane_u64</a></li><li><a href="arch/aarch64/fn.vld2_lane_u8.html">arch::aarch64::vld2_lane_u8</a></li><li><a href="arch/aarch64/fn.vld2_p16.html">arch::aarch64::vld2_p16</a></li><li><a href="arch/aarch64/fn.vld2_p64.html">arch::aarch64::vld2_p64</a></li><li><a href="arch/aarch64/fn.vld2_p8.html">arch::aarch64::vld2_p8</a></li><li><a href="arch/aarch64/fn.vld2_u16.html">arch::aarch64::vld2_u16</a></li><li><a href="arch/aarch64/fn.vld2_u32.html">arch::aarch64::vld2_u32</a></li><li><a href="arch/aarch64/fn.vld2_u64.html">arch::aarch64::vld2_u64</a></li><li><a href="arch/aarch64/fn.vld2_u8.html">arch::aarch64::vld2_u8</a></li><li><a href="arch/aarch64/fn.vld2q_dup_f64.html">arch::aarch64::vld2q_dup_f64</a></li><li><a href="arch/aarch64/fn.vld2q_dup_p16.html">arch::aarch64::vld2q_dup_p16</a></li><li><a href="arch/aarch64/fn.vld2q_dup_p64.html">arch::aarch64::vld2q_dup_p64</a></li><li><a href="arch/aarch64/fn.vld2q_dup_p8.html">arch::aarch64::vld2q_dup_p8</a></li><li><a href="arch/aarch64/fn.vld2q_dup_s64.html">arch::aarch64::vld2q_dup_s64</a></li><li><a href="arch/aarch64/fn.vld2q_dup_u16.html">arch::aarch64::vld2q_dup_u16</a></li><li><a href="arch/aarch64/fn.vld2q_dup_u32.html">arch::aarch64::vld2q_dup_u32</a></li><li><a href="arch/aarch64/fn.vld2q_dup_u64.html">arch::aarch64::vld2q_dup_u64</a></li><li><a href="arch/aarch64/fn.vld2q_dup_u8.html">arch::aarch64::vld2q_dup_u8</a></li><li><a href="arch/aarch64/fn.vld2q_f64.html">arch::aarch64::vld2q_f64</a></li><li><a href="arch/aarch64/fn.vld2q_lane_f64.html">arch::aarch64::vld2q_lane_f64</a></li><li><a href="arch/aarch64/fn.vld2q_lane_p16.html">arch::aarch64::vld2q_lane_p16</a></li><li><a href="arch/aarch64/fn.vld2q_lane_p64.html">arch::aarch64::vld2q_lane_p64</a></li><li><a href="arch/aarch64/fn.vld2q_lane_p8.html">arch::aarch64::vld2q_lane_p8</a></li><li><a href="arch/aarch64/fn.vld2q_lane_s64.html">arch::aarch64::vld2q_lane_s64</a></li><li><a href="arch/aarch64/fn.vld2q_lane_s8.html">arch::aarch64::vld2q_lane_s8</a></li><li><a href="arch/aarch64/fn.vld2q_lane_u16.html">arch::aarch64::vld2q_lane_u16</a></li><li><a href="arch/aarch64/fn.vld2q_lane_u32.html">arch::aarch64::vld2q_lane_u32</a></li><li><a href="arch/aarch64/fn.vld2q_lane_u64.html">arch::aarch64::vld2q_lane_u64</a></li><li><a href="arch/aarch64/fn.vld2q_lane_u8.html">arch::aarch64::vld2q_lane_u8</a></li><li><a href="arch/aarch64/fn.vld2q_p16.html">arch::aarch64::vld2q_p16</a></li><li><a href="arch/aarch64/fn.vld2q_p64.html">arch::aarch64::vld2q_p64</a></li><li><a href="arch/aarch64/fn.vld2q_p8.html">arch::aarch64::vld2q_p8</a></li><li><a href="arch/aarch64/fn.vld2q_s64.html">arch::aarch64::vld2q_s64</a></li><li><a href="arch/aarch64/fn.vld2q_u16.html">arch::aarch64::vld2q_u16</a></li><li><a href="arch/aarch64/fn.vld2q_u32.html">arch::aarch64::vld2q_u32</a></li><li><a href="arch/aarch64/fn.vld2q_u64.html">arch::aarch64::vld2q_u64</a></li><li><a href="arch/aarch64/fn.vld2q_u8.html">arch::aarch64::vld2q_u8</a></li><li><a href="arch/aarch64/fn.vld3_dup_f64.html">arch::aarch64::vld3_dup_f64</a></li><li><a href="arch/aarch64/fn.vld3_dup_p16.html">arch::aarch64::vld3_dup_p16</a></li><li><a href="arch/aarch64/fn.vld3_dup_p64.html">arch::aarch64::vld3_dup_p64</a></li><li><a href="arch/aarch64/fn.vld3_dup_p8.html">arch::aarch64::vld3_dup_p8</a></li><li><a href="arch/aarch64/fn.vld3_dup_u16.html">arch::aarch64::vld3_dup_u16</a></li><li><a href="arch/aarch64/fn.vld3_dup_u32.html">arch::aarch64::vld3_dup_u32</a></li><li><a href="arch/aarch64/fn.vld3_dup_u64.html">arch::aarch64::vld3_dup_u64</a></li><li><a href="arch/aarch64/fn.vld3_dup_u8.html">arch::aarch64::vld3_dup_u8</a></li><li><a href="arch/aarch64/fn.vld3_f64.html">arch::aarch64::vld3_f64</a></li><li><a href="arch/aarch64/fn.vld3_lane_f64.html">arch::aarch64::vld3_lane_f64</a></li><li><a href="arch/aarch64/fn.vld3_lane_p16.html">arch::aarch64::vld3_lane_p16</a></li><li><a href="arch/aarch64/fn.vld3_lane_p64.html">arch::aarch64::vld3_lane_p64</a></li><li><a href="arch/aarch64/fn.vld3_lane_p8.html">arch::aarch64::vld3_lane_p8</a></li><li><a href="arch/aarch64/fn.vld3_lane_s64.html">arch::aarch64::vld3_lane_s64</a></li><li><a href="arch/aarch64/fn.vld3_lane_u16.html">arch::aarch64::vld3_lane_u16</a></li><li><a href="arch/aarch64/fn.vld3_lane_u32.html">arch::aarch64::vld3_lane_u32</a></li><li><a href="arch/aarch64/fn.vld3_lane_u64.html">arch::aarch64::vld3_lane_u64</a></li><li><a href="arch/aarch64/fn.vld3_lane_u8.html">arch::aarch64::vld3_lane_u8</a></li><li><a href="arch/aarch64/fn.vld3_p16.html">arch::aarch64::vld3_p16</a></li><li><a href="arch/aarch64/fn.vld3_p64.html">arch::aarch64::vld3_p64</a></li><li><a href="arch/aarch64/fn.vld3_p8.html">arch::aarch64::vld3_p8</a></li><li><a href="arch/aarch64/fn.vld3_u16.html">arch::aarch64::vld3_u16</a></li><li><a href="arch/aarch64/fn.vld3_u32.html">arch::aarch64::vld3_u32</a></li><li><a href="arch/aarch64/fn.vld3_u64.html">arch::aarch64::vld3_u64</a></li><li><a href="arch/aarch64/fn.vld3_u8.html">arch::aarch64::vld3_u8</a></li><li><a href="arch/aarch64/fn.vld3q_dup_f64.html">arch::aarch64::vld3q_dup_f64</a></li><li><a href="arch/aarch64/fn.vld3q_dup_p16.html">arch::aarch64::vld3q_dup_p16</a></li><li><a href="arch/aarch64/fn.vld3q_dup_p64.html">arch::aarch64::vld3q_dup_p64</a></li><li><a href="arch/aarch64/fn.vld3q_dup_p8.html">arch::aarch64::vld3q_dup_p8</a></li><li><a href="arch/aarch64/fn.vld3q_dup_s64.html">arch::aarch64::vld3q_dup_s64</a></li><li><a href="arch/aarch64/fn.vld3q_dup_u16.html">arch::aarch64::vld3q_dup_u16</a></li><li><a href="arch/aarch64/fn.vld3q_dup_u32.html">arch::aarch64::vld3q_dup_u32</a></li><li><a href="arch/aarch64/fn.vld3q_dup_u64.html">arch::aarch64::vld3q_dup_u64</a></li><li><a href="arch/aarch64/fn.vld3q_dup_u8.html">arch::aarch64::vld3q_dup_u8</a></li><li><a href="arch/aarch64/fn.vld3q_f64.html">arch::aarch64::vld3q_f64</a></li><li><a href="arch/aarch64/fn.vld3q_lane_f64.html">arch::aarch64::vld3q_lane_f64</a></li><li><a href="arch/aarch64/fn.vld3q_lane_p16.html">arch::aarch64::vld3q_lane_p16</a></li><li><a href="arch/aarch64/fn.vld3q_lane_p64.html">arch::aarch64::vld3q_lane_p64</a></li><li><a href="arch/aarch64/fn.vld3q_lane_p8.html">arch::aarch64::vld3q_lane_p8</a></li><li><a href="arch/aarch64/fn.vld3q_lane_s64.html">arch::aarch64::vld3q_lane_s64</a></li><li><a href="arch/aarch64/fn.vld3q_lane_s8.html">arch::aarch64::vld3q_lane_s8</a></li><li><a href="arch/aarch64/fn.vld3q_lane_u16.html">arch::aarch64::vld3q_lane_u16</a></li><li><a href="arch/aarch64/fn.vld3q_lane_u32.html">arch::aarch64::vld3q_lane_u32</a></li><li><a href="arch/aarch64/fn.vld3q_lane_u64.html">arch::aarch64::vld3q_lane_u64</a></li><li><a href="arch/aarch64/fn.vld3q_lane_u8.html">arch::aarch64::vld3q_lane_u8</a></li><li><a href="arch/aarch64/fn.vld3q_p16.html">arch::aarch64::vld3q_p16</a></li><li><a href="arch/aarch64/fn.vld3q_p64.html">arch::aarch64::vld3q_p64</a></li><li><a href="arch/aarch64/fn.vld3q_p8.html">arch::aarch64::vld3q_p8</a></li><li><a href="arch/aarch64/fn.vld3q_s64.html">arch::aarch64::vld3q_s64</a></li><li><a href="arch/aarch64/fn.vld3q_u16.html">arch::aarch64::vld3q_u16</a></li><li><a href="arch/aarch64/fn.vld3q_u32.html">arch::aarch64::vld3q_u32</a></li><li><a href="arch/aarch64/fn.vld3q_u64.html">arch::aarch64::vld3q_u64</a></li><li><a href="arch/aarch64/fn.vld3q_u8.html">arch::aarch64::vld3q_u8</a></li><li><a href="arch/aarch64/fn.vld4_dup_f64.html">arch::aarch64::vld4_dup_f64</a></li><li><a href="arch/aarch64/fn.vld4_dup_p16.html">arch::aarch64::vld4_dup_p16</a></li><li><a href="arch/aarch64/fn.vld4_dup_p64.html">arch::aarch64::vld4_dup_p64</a></li><li><a href="arch/aarch64/fn.vld4_dup_p8.html">arch::aarch64::vld4_dup_p8</a></li><li><a href="arch/aarch64/fn.vld4_dup_u16.html">arch::aarch64::vld4_dup_u16</a></li><li><a href="arch/aarch64/fn.vld4_dup_u32.html">arch::aarch64::vld4_dup_u32</a></li><li><a href="arch/aarch64/fn.vld4_dup_u64.html">arch::aarch64::vld4_dup_u64</a></li><li><a href="arch/aarch64/fn.vld4_dup_u8.html">arch::aarch64::vld4_dup_u8</a></li><li><a href="arch/aarch64/fn.vld4_f64.html">arch::aarch64::vld4_f64</a></li><li><a href="arch/aarch64/fn.vld4_lane_f64.html">arch::aarch64::vld4_lane_f64</a></li><li><a href="arch/aarch64/fn.vld4_lane_p16.html">arch::aarch64::vld4_lane_p16</a></li><li><a href="arch/aarch64/fn.vld4_lane_p64.html">arch::aarch64::vld4_lane_p64</a></li><li><a href="arch/aarch64/fn.vld4_lane_p8.html">arch::aarch64::vld4_lane_p8</a></li><li><a href="arch/aarch64/fn.vld4_lane_s64.html">arch::aarch64::vld4_lane_s64</a></li><li><a href="arch/aarch64/fn.vld4_lane_u16.html">arch::aarch64::vld4_lane_u16</a></li><li><a href="arch/aarch64/fn.vld4_lane_u32.html">arch::aarch64::vld4_lane_u32</a></li><li><a href="arch/aarch64/fn.vld4_lane_u64.html">arch::aarch64::vld4_lane_u64</a></li><li><a href="arch/aarch64/fn.vld4_lane_u8.html">arch::aarch64::vld4_lane_u8</a></li><li><a href="arch/aarch64/fn.vld4_p16.html">arch::aarch64::vld4_p16</a></li><li><a href="arch/aarch64/fn.vld4_p64.html">arch::aarch64::vld4_p64</a></li><li><a href="arch/aarch64/fn.vld4_p8.html">arch::aarch64::vld4_p8</a></li><li><a href="arch/aarch64/fn.vld4_u16.html">arch::aarch64::vld4_u16</a></li><li><a href="arch/aarch64/fn.vld4_u32.html">arch::aarch64::vld4_u32</a></li><li><a href="arch/aarch64/fn.vld4_u64.html">arch::aarch64::vld4_u64</a></li><li><a href="arch/aarch64/fn.vld4_u8.html">arch::aarch64::vld4_u8</a></li><li><a href="arch/aarch64/fn.vld4q_dup_f64.html">arch::aarch64::vld4q_dup_f64</a></li><li><a href="arch/aarch64/fn.vld4q_dup_p16.html">arch::aarch64::vld4q_dup_p16</a></li><li><a href="arch/aarch64/fn.vld4q_dup_p64.html">arch::aarch64::vld4q_dup_p64</a></li><li><a href="arch/aarch64/fn.vld4q_dup_p8.html">arch::aarch64::vld4q_dup_p8</a></li><li><a href="arch/aarch64/fn.vld4q_dup_s64.html">arch::aarch64::vld4q_dup_s64</a></li><li><a href="arch/aarch64/fn.vld4q_dup_u16.html">arch::aarch64::vld4q_dup_u16</a></li><li><a href="arch/aarch64/fn.vld4q_dup_u32.html">arch::aarch64::vld4q_dup_u32</a></li><li><a href="arch/aarch64/fn.vld4q_dup_u64.html">arch::aarch64::vld4q_dup_u64</a></li><li><a href="arch/aarch64/fn.vld4q_dup_u8.html">arch::aarch64::vld4q_dup_u8</a></li><li><a href="arch/aarch64/fn.vld4q_f64.html">arch::aarch64::vld4q_f64</a></li><li><a href="arch/aarch64/fn.vld4q_lane_f64.html">arch::aarch64::vld4q_lane_f64</a></li><li><a href="arch/aarch64/fn.vld4q_lane_p16.html">arch::aarch64::vld4q_lane_p16</a></li><li><a href="arch/aarch64/fn.vld4q_lane_p64.html">arch::aarch64::vld4q_lane_p64</a></li><li><a href="arch/aarch64/fn.vld4q_lane_p8.html">arch::aarch64::vld4q_lane_p8</a></li><li><a href="arch/aarch64/fn.vld4q_lane_s64.html">arch::aarch64::vld4q_lane_s64</a></li><li><a href="arch/aarch64/fn.vld4q_lane_s8.html">arch::aarch64::vld4q_lane_s8</a></li><li><a href="arch/aarch64/fn.vld4q_lane_u16.html">arch::aarch64::vld4q_lane_u16</a></li><li><a href="arch/aarch64/fn.vld4q_lane_u32.html">arch::aarch64::vld4q_lane_u32</a></li><li><a href="arch/aarch64/fn.vld4q_lane_u64.html">arch::aarch64::vld4q_lane_u64</a></li><li><a href="arch/aarch64/fn.vld4q_lane_u8.html">arch::aarch64::vld4q_lane_u8</a></li><li><a href="arch/aarch64/fn.vld4q_p16.html">arch::aarch64::vld4q_p16</a></li><li><a href="arch/aarch64/fn.vld4q_p64.html">arch::aarch64::vld4q_p64</a></li><li><a href="arch/aarch64/fn.vld4q_p8.html">arch::aarch64::vld4q_p8</a></li><li><a href="arch/aarch64/fn.vld4q_s64.html">arch::aarch64::vld4q_s64</a></li><li><a href="arch/aarch64/fn.vld4q_u16.html">arch::aarch64::vld4q_u16</a></li><li><a href="arch/aarch64/fn.vld4q_u32.html">arch::aarch64::vld4q_u32</a></li><li><a href="arch/aarch64/fn.vld4q_u64.html">arch::aarch64::vld4q_u64</a></li><li><a href="arch/aarch64/fn.vld4q_u8.html">arch::aarch64::vld4q_u8</a></li><li><a href="arch/aarch64/fn.vldrq_p128.html">arch::aarch64::vldrq_p128</a></li><li><a href="arch/aarch64/fn.vmax_f32.html">arch::aarch64::vmax_f32</a></li><li><a href="arch/aarch64/fn.vmax_f64.html">arch::aarch64::vmax_f64</a></li><li><a href="arch/aarch64/fn.vmax_s16.html">arch::aarch64::vmax_s16</a></li><li><a href="arch/aarch64/fn.vmax_s32.html">arch::aarch64::vmax_s32</a></li><li><a href="arch/aarch64/fn.vmax_s8.html">arch::aarch64::vmax_s8</a></li><li><a href="arch/aarch64/fn.vmax_u16.html">arch::aarch64::vmax_u16</a></li><li><a href="arch/aarch64/fn.vmax_u32.html">arch::aarch64::vmax_u32</a></li><li><a href="arch/aarch64/fn.vmax_u8.html">arch::aarch64::vmax_u8</a></li><li><a href="arch/aarch64/fn.vmaxnm_f32.html">arch::aarch64::vmaxnm_f32</a></li><li><a href="arch/aarch64/fn.vmaxnm_f64.html">arch::aarch64::vmaxnm_f64</a></li><li><a href="arch/aarch64/fn.vmaxnmq_f32.html">arch::aarch64::vmaxnmq_f32</a></li><li><a href="arch/aarch64/fn.vmaxnmq_f64.html">arch::aarch64::vmaxnmq_f64</a></li><li><a href="arch/aarch64/fn.vmaxnmv_f32.html">arch::aarch64::vmaxnmv_f32</a></li><li><a href="arch/aarch64/fn.vmaxnmvq_f32.html">arch::aarch64::vmaxnmvq_f32</a></li><li><a href="arch/aarch64/fn.vmaxnmvq_f64.html">arch::aarch64::vmaxnmvq_f64</a></li><li><a href="arch/aarch64/fn.vmaxq_f32.html">arch::aarch64::vmaxq_f32</a></li><li><a href="arch/aarch64/fn.vmaxq_f64.html">arch::aarch64::vmaxq_f64</a></li><li><a href="arch/aarch64/fn.vmaxq_s16.html">arch::aarch64::vmaxq_s16</a></li><li><a href="arch/aarch64/fn.vmaxq_s32.html">arch::aarch64::vmaxq_s32</a></li><li><a href="arch/aarch64/fn.vmaxq_s8.html">arch::aarch64::vmaxq_s8</a></li><li><a href="arch/aarch64/fn.vmaxq_u16.html">arch::aarch64::vmaxq_u16</a></li><li><a href="arch/aarch64/fn.vmaxq_u32.html">arch::aarch64::vmaxq_u32</a></li><li><a href="arch/aarch64/fn.vmaxq_u8.html">arch::aarch64::vmaxq_u8</a></li><li><a href="arch/aarch64/fn.vmaxv_f32.html">arch::aarch64::vmaxv_f32</a></li><li><a href="arch/aarch64/fn.vmaxv_s16.html">arch::aarch64::vmaxv_s16</a></li><li><a href="arch/aarch64/fn.vmaxv_s32.html">arch::aarch64::vmaxv_s32</a></li><li><a href="arch/aarch64/fn.vmaxv_s8.html">arch::aarch64::vmaxv_s8</a></li><li><a href="arch/aarch64/fn.vmaxv_u16.html">arch::aarch64::vmaxv_u16</a></li><li><a href="arch/aarch64/fn.vmaxv_u32.html">arch::aarch64::vmaxv_u32</a></li><li><a href="arch/aarch64/fn.vmaxv_u8.html">arch::aarch64::vmaxv_u8</a></li><li><a href="arch/aarch64/fn.vmaxvq_f32.html">arch::aarch64::vmaxvq_f32</a></li><li><a href="arch/aarch64/fn.vmaxvq_f64.html">arch::aarch64::vmaxvq_f64</a></li><li><a href="arch/aarch64/fn.vmaxvq_s16.html">arch::aarch64::vmaxvq_s16</a></li><li><a href="arch/aarch64/fn.vmaxvq_s32.html">arch::aarch64::vmaxvq_s32</a></li><li><a href="arch/aarch64/fn.vmaxvq_s8.html">arch::aarch64::vmaxvq_s8</a></li><li><a href="arch/aarch64/fn.vmaxvq_u16.html">arch::aarch64::vmaxvq_u16</a></li><li><a href="arch/aarch64/fn.vmaxvq_u32.html">arch::aarch64::vmaxvq_u32</a></li><li><a href="arch/aarch64/fn.vmaxvq_u8.html">arch::aarch64::vmaxvq_u8</a></li><li><a href="arch/aarch64/fn.vmin_f32.html">arch::aarch64::vmin_f32</a></li><li><a href="arch/aarch64/fn.vmin_f64.html">arch::aarch64::vmin_f64</a></li><li><a href="arch/aarch64/fn.vmin_s16.html">arch::aarch64::vmin_s16</a></li><li><a href="arch/aarch64/fn.vmin_s32.html">arch::aarch64::vmin_s32</a></li><li><a href="arch/aarch64/fn.vmin_s8.html">arch::aarch64::vmin_s8</a></li><li><a href="arch/aarch64/fn.vmin_u16.html">arch::aarch64::vmin_u16</a></li><li><a href="arch/aarch64/fn.vmin_u32.html">arch::aarch64::vmin_u32</a></li><li><a href="arch/aarch64/fn.vmin_u8.html">arch::aarch64::vmin_u8</a></li><li><a href="arch/aarch64/fn.vminnm_f32.html">arch::aarch64::vminnm_f32</a></li><li><a href="arch/aarch64/fn.vminnm_f64.html">arch::aarch64::vminnm_f64</a></li><li><a href="arch/aarch64/fn.vminnmq_f32.html">arch::aarch64::vminnmq_f32</a></li><li><a href="arch/aarch64/fn.vminnmq_f64.html">arch::aarch64::vminnmq_f64</a></li><li><a href="arch/aarch64/fn.vminnmv_f32.html">arch::aarch64::vminnmv_f32</a></li><li><a href="arch/aarch64/fn.vminnmvq_f32.html">arch::aarch64::vminnmvq_f32</a></li><li><a href="arch/aarch64/fn.vminnmvq_f64.html">arch::aarch64::vminnmvq_f64</a></li><li><a href="arch/aarch64/fn.vminq_f32.html">arch::aarch64::vminq_f32</a></li><li><a href="arch/aarch64/fn.vminq_f64.html">arch::aarch64::vminq_f64</a></li><li><a href="arch/aarch64/fn.vminq_s16.html">arch::aarch64::vminq_s16</a></li><li><a href="arch/aarch64/fn.vminq_s32.html">arch::aarch64::vminq_s32</a></li><li><a href="arch/aarch64/fn.vminq_s8.html">arch::aarch64::vminq_s8</a></li><li><a href="arch/aarch64/fn.vminq_u16.html">arch::aarch64::vminq_u16</a></li><li><a href="arch/aarch64/fn.vminq_u32.html">arch::aarch64::vminq_u32</a></li><li><a href="arch/aarch64/fn.vminq_u8.html">arch::aarch64::vminq_u8</a></li><li><a href="arch/aarch64/fn.vminv_f32.html">arch::aarch64::vminv_f32</a></li><li><a href="arch/aarch64/fn.vminv_s16.html">arch::aarch64::vminv_s16</a></li><li><a href="arch/aarch64/fn.vminv_s32.html">arch::aarch64::vminv_s32</a></li><li><a href="arch/aarch64/fn.vminv_s8.html">arch::aarch64::vminv_s8</a></li><li><a href="arch/aarch64/fn.vminv_u16.html">arch::aarch64::vminv_u16</a></li><li><a href="arch/aarch64/fn.vminv_u32.html">arch::aarch64::vminv_u32</a></li><li><a href="arch/aarch64/fn.vminv_u8.html">arch::aarch64::vminv_u8</a></li><li><a href="arch/aarch64/fn.vminvq_f32.html">arch::aarch64::vminvq_f32</a></li><li><a href="arch/aarch64/fn.vminvq_f64.html">arch::aarch64::vminvq_f64</a></li><li><a href="arch/aarch64/fn.vminvq_s16.html">arch::aarch64::vminvq_s16</a></li><li><a href="arch/aarch64/fn.vminvq_s32.html">arch::aarch64::vminvq_s32</a></li><li><a href="arch/aarch64/fn.vminvq_s8.html">arch::aarch64::vminvq_s8</a></li><li><a href="arch/aarch64/fn.vminvq_u16.html">arch::aarch64::vminvq_u16</a></li><li><a href="arch/aarch64/fn.vminvq_u32.html">arch::aarch64::vminvq_u32</a></li><li><a href="arch/aarch64/fn.vminvq_u8.html">arch::aarch64::vminvq_u8</a></li><li><a href="arch/aarch64/fn.vmla_f32.html">arch::aarch64::vmla_f32</a></li><li><a href="arch/aarch64/fn.vmla_f64.html">arch::aarch64::vmla_f64</a></li><li><a href="arch/aarch64/fn.vmla_lane_f32.html">arch::aarch64::vmla_lane_f32</a></li><li><a href="arch/aarch64/fn.vmla_lane_s16.html">arch::aarch64::vmla_lane_s16</a></li><li><a href="arch/aarch64/fn.vmla_lane_s32.html">arch::aarch64::vmla_lane_s32</a></li><li><a href="arch/aarch64/fn.vmla_lane_u16.html">arch::aarch64::vmla_lane_u16</a></li><li><a href="arch/aarch64/fn.vmla_lane_u32.html">arch::aarch64::vmla_lane_u32</a></li><li><a href="arch/aarch64/fn.vmla_laneq_f32.html">arch::aarch64::vmla_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmla_laneq_s16.html">arch::aarch64::vmla_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmla_laneq_s32.html">arch::aarch64::vmla_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmla_laneq_u16.html">arch::aarch64::vmla_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmla_laneq_u32.html">arch::aarch64::vmla_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmla_n_f32.html">arch::aarch64::vmla_n_f32</a></li><li><a href="arch/aarch64/fn.vmla_n_s16.html">arch::aarch64::vmla_n_s16</a></li><li><a href="arch/aarch64/fn.vmla_n_s32.html">arch::aarch64::vmla_n_s32</a></li><li><a href="arch/aarch64/fn.vmla_n_u16.html">arch::aarch64::vmla_n_u16</a></li><li><a href="arch/aarch64/fn.vmla_n_u32.html">arch::aarch64::vmla_n_u32</a></li><li><a href="arch/aarch64/fn.vmla_s16.html">arch::aarch64::vmla_s16</a></li><li><a href="arch/aarch64/fn.vmla_s32.html">arch::aarch64::vmla_s32</a></li><li><a href="arch/aarch64/fn.vmla_s8.html">arch::aarch64::vmla_s8</a></li><li><a href="arch/aarch64/fn.vmla_u16.html">arch::aarch64::vmla_u16</a></li><li><a href="arch/aarch64/fn.vmla_u32.html">arch::aarch64::vmla_u32</a></li><li><a href="arch/aarch64/fn.vmla_u8.html">arch::aarch64::vmla_u8</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_s16.html">arch::aarch64::vmlal_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_s32.html">arch::aarch64::vmlal_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_u16.html">arch::aarch64::vmlal_high_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_u32.html">arch::aarch64::vmlal_high_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_s16.html">arch::aarch64::vmlal_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_s32.html">arch::aarch64::vmlal_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_u16.html">arch::aarch64::vmlal_high_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_u32.html">arch::aarch64::vmlal_high_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_s16.html">arch::aarch64::vmlal_high_n_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_s32.html">arch::aarch64::vmlal_high_n_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_u16.html">arch::aarch64::vmlal_high_n_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_u32.html">arch::aarch64::vmlal_high_n_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_s16.html">arch::aarch64::vmlal_high_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_s32.html">arch::aarch64::vmlal_high_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_s8.html">arch::aarch64::vmlal_high_s8</a></li><li><a href="arch/aarch64/fn.vmlal_high_u16.html">arch::aarch64::vmlal_high_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_u32.html">arch::aarch64::vmlal_high_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_u8.html">arch::aarch64::vmlal_high_u8</a></li><li><a href="arch/aarch64/fn.vmlal_lane_s16.html">arch::aarch64::vmlal_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlal_lane_s32.html">arch::aarch64::vmlal_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlal_lane_u16.html">arch::aarch64::vmlal_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlal_lane_u32.html">arch::aarch64::vmlal_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_s16.html">arch::aarch64::vmlal_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_s32.html">arch::aarch64::vmlal_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_u16.html">arch::aarch64::vmlal_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_u32.html">arch::aarch64::vmlal_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlal_n_s16.html">arch::aarch64::vmlal_n_s16</a></li><li><a href="arch/aarch64/fn.vmlal_n_s32.html">arch::aarch64::vmlal_n_s32</a></li><li><a href="arch/aarch64/fn.vmlal_n_u16.html">arch::aarch64::vmlal_n_u16</a></li><li><a href="arch/aarch64/fn.vmlal_n_u32.html">arch::aarch64::vmlal_n_u32</a></li><li><a href="arch/aarch64/fn.vmlal_s16.html">arch::aarch64::vmlal_s16</a></li><li><a href="arch/aarch64/fn.vmlal_s32.html">arch::aarch64::vmlal_s32</a></li><li><a href="arch/aarch64/fn.vmlal_s8.html">arch::aarch64::vmlal_s8</a></li><li><a href="arch/aarch64/fn.vmlal_u16.html">arch::aarch64::vmlal_u16</a></li><li><a href="arch/aarch64/fn.vmlal_u32.html">arch::aarch64::vmlal_u32</a></li><li><a href="arch/aarch64/fn.vmlal_u8.html">arch::aarch64::vmlal_u8</a></li><li><a href="arch/aarch64/fn.vmlaq_f32.html">arch::aarch64::vmlaq_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_f64.html">arch::aarch64::vmlaq_f64</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_f32.html">arch::aarch64::vmlaq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_s16.html">arch::aarch64::vmlaq_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_s32.html">arch::aarch64::vmlaq_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_u16.html">arch::aarch64::vmlaq_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_u32.html">arch::aarch64::vmlaq_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_f32.html">arch::aarch64::vmlaq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_s16.html">arch::aarch64::vmlaq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_s32.html">arch::aarch64::vmlaq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_u16.html">arch::aarch64::vmlaq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_u32.html">arch::aarch64::vmlaq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_n_f32.html">arch::aarch64::vmlaq_n_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_n_s16.html">arch::aarch64::vmlaq_n_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_n_s32.html">arch::aarch64::vmlaq_n_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_n_u16.html">arch::aarch64::vmlaq_n_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_n_u32.html">arch::aarch64::vmlaq_n_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_s16.html">arch::aarch64::vmlaq_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_s32.html">arch::aarch64::vmlaq_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_s8.html">arch::aarch64::vmlaq_s8</a></li><li><a href="arch/aarch64/fn.vmlaq_u16.html">arch::aarch64::vmlaq_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_u32.html">arch::aarch64::vmlaq_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_u8.html">arch::aarch64::vmlaq_u8</a></li><li><a href="arch/aarch64/fn.vmls_f32.html">arch::aarch64::vmls_f32</a></li><li><a href="arch/aarch64/fn.vmls_f64.html">arch::aarch64::vmls_f64</a></li><li><a href="arch/aarch64/fn.vmls_lane_f32.html">arch::aarch64::vmls_lane_f32</a></li><li><a href="arch/aarch64/fn.vmls_lane_s16.html">arch::aarch64::vmls_lane_s16</a></li><li><a href="arch/aarch64/fn.vmls_lane_s32.html">arch::aarch64::vmls_lane_s32</a></li><li><a href="arch/aarch64/fn.vmls_lane_u16.html">arch::aarch64::vmls_lane_u16</a></li><li><a href="arch/aarch64/fn.vmls_lane_u32.html">arch::aarch64::vmls_lane_u32</a></li><li><a href="arch/aarch64/fn.vmls_laneq_f32.html">arch::aarch64::vmls_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmls_laneq_s16.html">arch::aarch64::vmls_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmls_laneq_s32.html">arch::aarch64::vmls_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmls_laneq_u16.html">arch::aarch64::vmls_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmls_laneq_u32.html">arch::aarch64::vmls_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmls_n_f32.html">arch::aarch64::vmls_n_f32</a></li><li><a href="arch/aarch64/fn.vmls_n_s16.html">arch::aarch64::vmls_n_s16</a></li><li><a href="arch/aarch64/fn.vmls_n_s32.html">arch::aarch64::vmls_n_s32</a></li><li><a href="arch/aarch64/fn.vmls_n_u16.html">arch::aarch64::vmls_n_u16</a></li><li><a href="arch/aarch64/fn.vmls_n_u32.html">arch::aarch64::vmls_n_u32</a></li><li><a href="arch/aarch64/fn.vmls_s16.html">arch::aarch64::vmls_s16</a></li><li><a href="arch/aarch64/fn.vmls_s32.html">arch::aarch64::vmls_s32</a></li><li><a href="arch/aarch64/fn.vmls_s8.html">arch::aarch64::vmls_s8</a></li><li><a href="arch/aarch64/fn.vmls_u16.html">arch::aarch64::vmls_u16</a></li><li><a href="arch/aarch64/fn.vmls_u32.html">arch::aarch64::vmls_u32</a></li><li><a href="arch/aarch64/fn.vmls_u8.html">arch::aarch64::vmls_u8</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_s16.html">arch::aarch64::vmlsl_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_s32.html">arch::aarch64::vmlsl_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_u16.html">arch::aarch64::vmlsl_high_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_u32.html">arch::aarch64::vmlsl_high_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_s16.html">arch::aarch64::vmlsl_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_s32.html">arch::aarch64::vmlsl_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_u16.html">arch::aarch64::vmlsl_high_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_u32.html">arch::aarch64::vmlsl_high_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_s16.html">arch::aarch64::vmlsl_high_n_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_s32.html">arch::aarch64::vmlsl_high_n_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_u16.html">arch::aarch64::vmlsl_high_n_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_u32.html">arch::aarch64::vmlsl_high_n_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_s16.html">arch::aarch64::vmlsl_high_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_s32.html">arch::aarch64::vmlsl_high_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_s8.html">arch::aarch64::vmlsl_high_s8</a></li><li><a href="arch/aarch64/fn.vmlsl_high_u16.html">arch::aarch64::vmlsl_high_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_u32.html">arch::aarch64::vmlsl_high_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_u8.html">arch::aarch64::vmlsl_high_u8</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_s16.html">arch::aarch64::vmlsl_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_s32.html">arch::aarch64::vmlsl_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_u16.html">arch::aarch64::vmlsl_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_u32.html">arch::aarch64::vmlsl_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_s16.html">arch::aarch64::vmlsl_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_s32.html">arch::aarch64::vmlsl_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_u16.html">arch::aarch64::vmlsl_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_u32.html">arch::aarch64::vmlsl_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_n_s16.html">arch::aarch64::vmlsl_n_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_n_s32.html">arch::aarch64::vmlsl_n_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_n_u16.html">arch::aarch64::vmlsl_n_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_n_u32.html">arch::aarch64::vmlsl_n_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_s16.html">arch::aarch64::vmlsl_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_s32.html">arch::aarch64::vmlsl_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_s8.html">arch::aarch64::vmlsl_s8</a></li><li><a href="arch/aarch64/fn.vmlsl_u16.html">arch::aarch64::vmlsl_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_u32.html">arch::aarch64::vmlsl_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_u8.html">arch::aarch64::vmlsl_u8</a></li><li><a href="arch/aarch64/fn.vmlsq_f32.html">arch::aarch64::vmlsq_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_f64.html">arch::aarch64::vmlsq_f64</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_f32.html">arch::aarch64::vmlsq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_s16.html">arch::aarch64::vmlsq_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_s32.html">arch::aarch64::vmlsq_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_u16.html">arch::aarch64::vmlsq_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_u32.html">arch::aarch64::vmlsq_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_f32.html">arch::aarch64::vmlsq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_s16.html">arch::aarch64::vmlsq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_s32.html">arch::aarch64::vmlsq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_u16.html">arch::aarch64::vmlsq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_u32.html">arch::aarch64::vmlsq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_n_f32.html">arch::aarch64::vmlsq_n_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_n_s16.html">arch::aarch64::vmlsq_n_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_n_s32.html">arch::aarch64::vmlsq_n_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_n_u16.html">arch::aarch64::vmlsq_n_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_n_u32.html">arch::aarch64::vmlsq_n_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_s16.html">arch::aarch64::vmlsq_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_s32.html">arch::aarch64::vmlsq_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_s8.html">arch::aarch64::vmlsq_s8</a></li><li><a href="arch/aarch64/fn.vmlsq_u16.html">arch::aarch64::vmlsq_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_u32.html">arch::aarch64::vmlsq_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_u8.html">arch::aarch64::vmlsq_u8</a></li><li><a href="arch/aarch64/fn.vmmlaq_s32.html">arch::aarch64::vmmlaq_s32</a></li><li><a href="arch/aarch64/fn.vmmlaq_u32.html">arch::aarch64::vmmlaq_u32</a></li><li><a href="arch/aarch64/fn.vmov_n_f32.html">arch::aarch64::vmov_n_f32</a></li><li><a href="arch/aarch64/fn.vmov_n_f64.html">arch::aarch64::vmov_n_f64</a></li><li><a href="arch/aarch64/fn.vmov_n_p16.html">arch::aarch64::vmov_n_p16</a></li><li><a href="arch/aarch64/fn.vmov_n_p64.html">arch::aarch64::vmov_n_p64</a></li><li><a href="arch/aarch64/fn.vmov_n_p8.html">arch::aarch64::vmov_n_p8</a></li><li><a href="arch/aarch64/fn.vmov_n_s16.html">arch::aarch64::vmov_n_s16</a></li><li><a href="arch/aarch64/fn.vmov_n_s32.html">arch::aarch64::vmov_n_s32</a></li><li><a href="arch/aarch64/fn.vmov_n_s64.html">arch::aarch64::vmov_n_s64</a></li><li><a href="arch/aarch64/fn.vmov_n_s8.html">arch::aarch64::vmov_n_s8</a></li><li><a href="arch/aarch64/fn.vmov_n_u16.html">arch::aarch64::vmov_n_u16</a></li><li><a href="arch/aarch64/fn.vmov_n_u32.html">arch::aarch64::vmov_n_u32</a></li><li><a href="arch/aarch64/fn.vmov_n_u64.html">arch::aarch64::vmov_n_u64</a></li><li><a href="arch/aarch64/fn.vmov_n_u8.html">arch::aarch64::vmov_n_u8</a></li><li><a href="arch/aarch64/fn.vmovl_high_s16.html">arch::aarch64::vmovl_high_s16</a></li><li><a href="arch/aarch64/fn.vmovl_high_s32.html">arch::aarch64::vmovl_high_s32</a></li><li><a href="arch/aarch64/fn.vmovl_high_s8.html">arch::aarch64::vmovl_high_s8</a></li><li><a href="arch/aarch64/fn.vmovl_high_u16.html">arch::aarch64::vmovl_high_u16</a></li><li><a href="arch/aarch64/fn.vmovl_high_u32.html">arch::aarch64::vmovl_high_u32</a></li><li><a href="arch/aarch64/fn.vmovl_high_u8.html">arch::aarch64::vmovl_high_u8</a></li><li><a href="arch/aarch64/fn.vmovl_s16.html">arch::aarch64::vmovl_s16</a></li><li><a href="arch/aarch64/fn.vmovl_s32.html">arch::aarch64::vmovl_s32</a></li><li><a href="arch/aarch64/fn.vmovl_s8.html">arch::aarch64::vmovl_s8</a></li><li><a href="arch/aarch64/fn.vmovl_u16.html">arch::aarch64::vmovl_u16</a></li><li><a href="arch/aarch64/fn.vmovl_u32.html">arch::aarch64::vmovl_u32</a></li><li><a href="arch/aarch64/fn.vmovl_u8.html">arch::aarch64::vmovl_u8</a></li><li><a href="arch/aarch64/fn.vmovn_high_s16.html">arch::aarch64::vmovn_high_s16</a></li><li><a href="arch/aarch64/fn.vmovn_high_s32.html">arch::aarch64::vmovn_high_s32</a></li><li><a href="arch/aarch64/fn.vmovn_high_s64.html">arch::aarch64::vmovn_high_s64</a></li><li><a href="arch/aarch64/fn.vmovn_high_u16.html">arch::aarch64::vmovn_high_u16</a></li><li><a href="arch/aarch64/fn.vmovn_high_u32.html">arch::aarch64::vmovn_high_u32</a></li><li><a href="arch/aarch64/fn.vmovn_high_u64.html">arch::aarch64::vmovn_high_u64</a></li><li><a href="arch/aarch64/fn.vmovn_s16.html">arch::aarch64::vmovn_s16</a></li><li><a href="arch/aarch64/fn.vmovn_s32.html">arch::aarch64::vmovn_s32</a></li><li><a href="arch/aarch64/fn.vmovn_s64.html">arch::aarch64::vmovn_s64</a></li><li><a href="arch/aarch64/fn.vmovn_u16.html">arch::aarch64::vmovn_u16</a></li><li><a href="arch/aarch64/fn.vmovn_u32.html">arch::aarch64::vmovn_u32</a></li><li><a href="arch/aarch64/fn.vmovn_u64.html">arch::aarch64::vmovn_u64</a></li><li><a href="arch/aarch64/fn.vmovq_n_f32.html">arch::aarch64::vmovq_n_f32</a></li><li><a href="arch/aarch64/fn.vmovq_n_f64.html">arch::aarch64::vmovq_n_f64</a></li><li><a href="arch/aarch64/fn.vmovq_n_p16.html">arch::aarch64::vmovq_n_p16</a></li><li><a href="arch/aarch64/fn.vmovq_n_p64.html">arch::aarch64::vmovq_n_p64</a></li><li><a href="arch/aarch64/fn.vmovq_n_p8.html">arch::aarch64::vmovq_n_p8</a></li><li><a href="arch/aarch64/fn.vmovq_n_s16.html">arch::aarch64::vmovq_n_s16</a></li><li><a href="arch/aarch64/fn.vmovq_n_s32.html">arch::aarch64::vmovq_n_s32</a></li><li><a href="arch/aarch64/fn.vmovq_n_s64.html">arch::aarch64::vmovq_n_s64</a></li><li><a href="arch/aarch64/fn.vmovq_n_s8.html">arch::aarch64::vmovq_n_s8</a></li><li><a href="arch/aarch64/fn.vmovq_n_u16.html">arch::aarch64::vmovq_n_u16</a></li><li><a href="arch/aarch64/fn.vmovq_n_u32.html">arch::aarch64::vmovq_n_u32</a></li><li><a href="arch/aarch64/fn.vmovq_n_u64.html">arch::aarch64::vmovq_n_u64</a></li><li><a href="arch/aarch64/fn.vmovq_n_u8.html">arch::aarch64::vmovq_n_u8</a></li><li><a href="arch/aarch64/fn.vmul_f32.html">arch::aarch64::vmul_f32</a></li><li><a href="arch/aarch64/fn.vmul_f64.html">arch::aarch64::vmul_f64</a></li><li><a href="arch/aarch64/fn.vmul_lane_f32.html">arch::aarch64::vmul_lane_f32</a></li><li><a href="arch/aarch64/fn.vmul_lane_f64.html">arch::aarch64::vmul_lane_f64</a></li><li><a href="arch/aarch64/fn.vmul_lane_s16.html">arch::aarch64::vmul_lane_s16</a></li><li><a href="arch/aarch64/fn.vmul_lane_s32.html">arch::aarch64::vmul_lane_s32</a></li><li><a href="arch/aarch64/fn.vmul_lane_u16.html">arch::aarch64::vmul_lane_u16</a></li><li><a href="arch/aarch64/fn.vmul_lane_u32.html">arch::aarch64::vmul_lane_u32</a></li><li><a href="arch/aarch64/fn.vmul_laneq_f32.html">arch::aarch64::vmul_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmul_laneq_f64.html">arch::aarch64::vmul_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmul_laneq_s16.html">arch::aarch64::vmul_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmul_laneq_s32.html">arch::aarch64::vmul_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmul_laneq_u16.html">arch::aarch64::vmul_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmul_laneq_u32.html">arch::aarch64::vmul_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmul_n_f32.html">arch::aarch64::vmul_n_f32</a></li><li><a href="arch/aarch64/fn.vmul_n_f64.html">arch::aarch64::vmul_n_f64</a></li><li><a href="arch/aarch64/fn.vmul_n_s16.html">arch::aarch64::vmul_n_s16</a></li><li><a href="arch/aarch64/fn.vmul_n_s32.html">arch::aarch64::vmul_n_s32</a></li><li><a href="arch/aarch64/fn.vmul_n_u16.html">arch::aarch64::vmul_n_u16</a></li><li><a href="arch/aarch64/fn.vmul_n_u32.html">arch::aarch64::vmul_n_u32</a></li><li><a href="arch/aarch64/fn.vmul_p8.html">arch::aarch64::vmul_p8</a></li><li><a href="arch/aarch64/fn.vmul_s16.html">arch::aarch64::vmul_s16</a></li><li><a href="arch/aarch64/fn.vmul_s32.html">arch::aarch64::vmul_s32</a></li><li><a href="arch/aarch64/fn.vmul_s8.html">arch::aarch64::vmul_s8</a></li><li><a href="arch/aarch64/fn.vmul_u16.html">arch::aarch64::vmul_u16</a></li><li><a href="arch/aarch64/fn.vmul_u32.html">arch::aarch64::vmul_u32</a></li><li><a href="arch/aarch64/fn.vmul_u8.html">arch::aarch64::vmul_u8</a></li><li><a href="arch/aarch64/fn.vmuld_lane_f64.html">arch::aarch64::vmuld_lane_f64</a></li><li><a href="arch/aarch64/fn.vmuld_laneq_f64.html">arch::aarch64::vmuld_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_s16.html">arch::aarch64::vmull_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_s32.html">arch::aarch64::vmull_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_u16.html">arch::aarch64::vmull_high_lane_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_u32.html">arch::aarch64::vmull_high_lane_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_s16.html">arch::aarch64::vmull_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_s32.html">arch::aarch64::vmull_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_u16.html">arch::aarch64::vmull_high_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_u32.html">arch::aarch64::vmull_high_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_n_s16.html">arch::aarch64::vmull_high_n_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_n_s32.html">arch::aarch64::vmull_high_n_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_n_u16.html">arch::aarch64::vmull_high_n_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_n_u32.html">arch::aarch64::vmull_high_n_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_p64.html">arch::aarch64::vmull_high_p64</a></li><li><a href="arch/aarch64/fn.vmull_high_p8.html">arch::aarch64::vmull_high_p8</a></li><li><a href="arch/aarch64/fn.vmull_high_s16.html">arch::aarch64::vmull_high_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_s32.html">arch::aarch64::vmull_high_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_s8.html">arch::aarch64::vmull_high_s8</a></li><li><a href="arch/aarch64/fn.vmull_high_u16.html">arch::aarch64::vmull_high_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_u32.html">arch::aarch64::vmull_high_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_u8.html">arch::aarch64::vmull_high_u8</a></li><li><a href="arch/aarch64/fn.vmull_lane_s16.html">arch::aarch64::vmull_lane_s16</a></li><li><a href="arch/aarch64/fn.vmull_lane_s32.html">arch::aarch64::vmull_lane_s32</a></li><li><a href="arch/aarch64/fn.vmull_lane_u16.html">arch::aarch64::vmull_lane_u16</a></li><li><a href="arch/aarch64/fn.vmull_lane_u32.html">arch::aarch64::vmull_lane_u32</a></li><li><a href="arch/aarch64/fn.vmull_laneq_s16.html">arch::aarch64::vmull_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmull_laneq_s32.html">arch::aarch64::vmull_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmull_laneq_u16.html">arch::aarch64::vmull_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmull_laneq_u32.html">arch::aarch64::vmull_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmull_n_s16.html">arch::aarch64::vmull_n_s16</a></li><li><a href="arch/aarch64/fn.vmull_n_s32.html">arch::aarch64::vmull_n_s32</a></li><li><a href="arch/aarch64/fn.vmull_n_u16.html">arch::aarch64::vmull_n_u16</a></li><li><a href="arch/aarch64/fn.vmull_n_u32.html">arch::aarch64::vmull_n_u32</a></li><li><a href="arch/aarch64/fn.vmull_p64.html">arch::aarch64::vmull_p64</a></li><li><a href="arch/aarch64/fn.vmull_p8.html">arch::aarch64::vmull_p8</a></li><li><a href="arch/aarch64/fn.vmull_s16.html">arch::aarch64::vmull_s16</a></li><li><a href="arch/aarch64/fn.vmull_s32.html">arch::aarch64::vmull_s32</a></li><li><a href="arch/aarch64/fn.vmull_s8.html">arch::aarch64::vmull_s8</a></li><li><a href="arch/aarch64/fn.vmull_u16.html">arch::aarch64::vmull_u16</a></li><li><a href="arch/aarch64/fn.vmull_u32.html">arch::aarch64::vmull_u32</a></li><li><a href="arch/aarch64/fn.vmull_u8.html">arch::aarch64::vmull_u8</a></li><li><a href="arch/aarch64/fn.vmulq_f32.html">arch::aarch64::vmulq_f32</a></li><li><a href="arch/aarch64/fn.vmulq_f64.html">arch::aarch64::vmulq_f64</a></li><li><a href="arch/aarch64/fn.vmulq_lane_f32.html">arch::aarch64::vmulq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulq_lane_f64.html">arch::aarch64::vmulq_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulq_lane_s16.html">arch::aarch64::vmulq_lane_s16</a></li><li><a href="arch/aarch64/fn.vmulq_lane_s32.html">arch::aarch64::vmulq_lane_s32</a></li><li><a href="arch/aarch64/fn.vmulq_lane_u16.html">arch::aarch64::vmulq_lane_u16</a></li><li><a href="arch/aarch64/fn.vmulq_lane_u32.html">arch::aarch64::vmulq_lane_u32</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_f32.html">arch::aarch64::vmulq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_f64.html">arch::aarch64::vmulq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_s16.html">arch::aarch64::vmulq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_s32.html">arch::aarch64::vmulq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_u16.html">arch::aarch64::vmulq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_u32.html">arch::aarch64::vmulq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmulq_n_f32.html">arch::aarch64::vmulq_n_f32</a></li><li><a href="arch/aarch64/fn.vmulq_n_f64.html">arch::aarch64::vmulq_n_f64</a></li><li><a href="arch/aarch64/fn.vmulq_n_s16.html">arch::aarch64::vmulq_n_s16</a></li><li><a href="arch/aarch64/fn.vmulq_n_s32.html">arch::aarch64::vmulq_n_s32</a></li><li><a href="arch/aarch64/fn.vmulq_n_u16.html">arch::aarch64::vmulq_n_u16</a></li><li><a href="arch/aarch64/fn.vmulq_n_u32.html">arch::aarch64::vmulq_n_u32</a></li><li><a href="arch/aarch64/fn.vmulq_p8.html">arch::aarch64::vmulq_p8</a></li><li><a href="arch/aarch64/fn.vmulq_s16.html">arch::aarch64::vmulq_s16</a></li><li><a href="arch/aarch64/fn.vmulq_s32.html">arch::aarch64::vmulq_s32</a></li><li><a href="arch/aarch64/fn.vmulq_s8.html">arch::aarch64::vmulq_s8</a></li><li><a href="arch/aarch64/fn.vmulq_u16.html">arch::aarch64::vmulq_u16</a></li><li><a href="arch/aarch64/fn.vmulq_u32.html">arch::aarch64::vmulq_u32</a></li><li><a href="arch/aarch64/fn.vmulq_u8.html">arch::aarch64::vmulq_u8</a></li><li><a href="arch/aarch64/fn.vmuls_lane_f32.html">arch::aarch64::vmuls_lane_f32</a></li><li><a href="arch/aarch64/fn.vmuls_laneq_f32.html">arch::aarch64::vmuls_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulx_f32.html">arch::aarch64::vmulx_f32</a></li><li><a href="arch/aarch64/fn.vmulx_f64.html">arch::aarch64::vmulx_f64</a></li><li><a href="arch/aarch64/fn.vmulx_lane_f32.html">arch::aarch64::vmulx_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulx_lane_f64.html">arch::aarch64::vmulx_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulx_laneq_f32.html">arch::aarch64::vmulx_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulx_laneq_f64.html">arch::aarch64::vmulx_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulxd_f64.html">arch::aarch64::vmulxd_f64</a></li><li><a href="arch/aarch64/fn.vmulxd_lane_f64.html">arch::aarch64::vmulxd_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulxd_laneq_f64.html">arch::aarch64::vmulxd_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulxq_f32.html">arch::aarch64::vmulxq_f32</a></li><li><a href="arch/aarch64/fn.vmulxq_f64.html">arch::aarch64::vmulxq_f64</a></li><li><a href="arch/aarch64/fn.vmulxq_lane_f32.html">arch::aarch64::vmulxq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulxq_lane_f64.html">arch::aarch64::vmulxq_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulxq_laneq_f32.html">arch::aarch64::vmulxq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulxq_laneq_f64.html">arch::aarch64::vmulxq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulxs_f32.html">arch::aarch64::vmulxs_f32</a></li><li><a href="arch/aarch64/fn.vmulxs_lane_f32.html">arch::aarch64::vmulxs_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulxs_laneq_f32.html">arch::aarch64::vmulxs_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmvn_p8.html">arch::aarch64::vmvn_p8</a></li><li><a href="arch/aarch64/fn.vmvn_s16.html">arch::aarch64::vmvn_s16</a></li><li><a href="arch/aarch64/fn.vmvn_s32.html">arch::aarch64::vmvn_s32</a></li><li><a href="arch/aarch64/fn.vmvn_s8.html">arch::aarch64::vmvn_s8</a></li><li><a href="arch/aarch64/fn.vmvn_u16.html">arch::aarch64::vmvn_u16</a></li><li><a href="arch/aarch64/fn.vmvn_u32.html">arch::aarch64::vmvn_u32</a></li><li><a href="arch/aarch64/fn.vmvn_u8.html">arch::aarch64::vmvn_u8</a></li><li><a href="arch/aarch64/fn.vmvnq_p8.html">arch::aarch64::vmvnq_p8</a></li><li><a href="arch/aarch64/fn.vmvnq_s16.html">arch::aarch64::vmvnq_s16</a></li><li><a href="arch/aarch64/fn.vmvnq_s32.html">arch::aarch64::vmvnq_s32</a></li><li><a href="arch/aarch64/fn.vmvnq_s8.html">arch::aarch64::vmvnq_s8</a></li><li><a href="arch/aarch64/fn.vmvnq_u16.html">arch::aarch64::vmvnq_u16</a></li><li><a href="arch/aarch64/fn.vmvnq_u32.html">arch::aarch64::vmvnq_u32</a></li><li><a href="arch/aarch64/fn.vmvnq_u8.html">arch::aarch64::vmvnq_u8</a></li><li><a href="arch/aarch64/fn.vneg_f32.html">arch::aarch64::vneg_f32</a></li><li><a href="arch/aarch64/fn.vneg_f64.html">arch::aarch64::vneg_f64</a></li><li><a href="arch/aarch64/fn.vneg_s16.html">arch::aarch64::vneg_s16</a></li><li><a href="arch/aarch64/fn.vneg_s32.html">arch::aarch64::vneg_s32</a></li><li><a href="arch/aarch64/fn.vneg_s64.html">arch::aarch64::vneg_s64</a></li><li><a href="arch/aarch64/fn.vneg_s8.html">arch::aarch64::vneg_s8</a></li><li><a href="arch/aarch64/fn.vnegd_s64.html">arch::aarch64::vnegd_s64</a></li><li><a href="arch/aarch64/fn.vnegq_f32.html">arch::aarch64::vnegq_f32</a></li><li><a href="arch/aarch64/fn.vnegq_f64.html">arch::aarch64::vnegq_f64</a></li><li><a href="arch/aarch64/fn.vnegq_s16.html">arch::aarch64::vnegq_s16</a></li><li><a href="arch/aarch64/fn.vnegq_s32.html">arch::aarch64::vnegq_s32</a></li><li><a href="arch/aarch64/fn.vnegq_s64.html">arch::aarch64::vnegq_s64</a></li><li><a href="arch/aarch64/fn.vnegq_s8.html">arch::aarch64::vnegq_s8</a></li><li><a href="arch/aarch64/fn.vorn_s16.html">arch::aarch64::vorn_s16</a></li><li><a href="arch/aarch64/fn.vorn_s32.html">arch::aarch64::vorn_s32</a></li><li><a href="arch/aarch64/fn.vorn_s64.html">arch::aarch64::vorn_s64</a></li><li><a href="arch/aarch64/fn.vorn_s8.html">arch::aarch64::vorn_s8</a></li><li><a href="arch/aarch64/fn.vorn_u16.html">arch::aarch64::vorn_u16</a></li><li><a href="arch/aarch64/fn.vorn_u32.html">arch::aarch64::vorn_u32</a></li><li><a href="arch/aarch64/fn.vorn_u64.html">arch::aarch64::vorn_u64</a></li><li><a href="arch/aarch64/fn.vorn_u8.html">arch::aarch64::vorn_u8</a></li><li><a href="arch/aarch64/fn.vornq_s16.html">arch::aarch64::vornq_s16</a></li><li><a href="arch/aarch64/fn.vornq_s32.html">arch::aarch64::vornq_s32</a></li><li><a href="arch/aarch64/fn.vornq_s64.html">arch::aarch64::vornq_s64</a></li><li><a href="arch/aarch64/fn.vornq_s8.html">arch::aarch64::vornq_s8</a></li><li><a href="arch/aarch64/fn.vornq_u16.html">arch::aarch64::vornq_u16</a></li><li><a href="arch/aarch64/fn.vornq_u32.html">arch::aarch64::vornq_u32</a></li><li><a href="arch/aarch64/fn.vornq_u64.html">arch::aarch64::vornq_u64</a></li><li><a href="arch/aarch64/fn.vornq_u8.html">arch::aarch64::vornq_u8</a></li><li><a href="arch/aarch64/fn.vorr_s16.html">arch::aarch64::vorr_s16</a></li><li><a href="arch/aarch64/fn.vorr_s32.html">arch::aarch64::vorr_s32</a></li><li><a href="arch/aarch64/fn.vorr_s64.html">arch::aarch64::vorr_s64</a></li><li><a href="arch/aarch64/fn.vorr_s8.html">arch::aarch64::vorr_s8</a></li><li><a href="arch/aarch64/fn.vorr_u16.html">arch::aarch64::vorr_u16</a></li><li><a href="arch/aarch64/fn.vorr_u32.html">arch::aarch64::vorr_u32</a></li><li><a href="arch/aarch64/fn.vorr_u64.html">arch::aarch64::vorr_u64</a></li><li><a href="arch/aarch64/fn.vorr_u8.html">arch::aarch64::vorr_u8</a></li><li><a href="arch/aarch64/fn.vorrq_s16.html">arch::aarch64::vorrq_s16</a></li><li><a href="arch/aarch64/fn.vorrq_s32.html">arch::aarch64::vorrq_s32</a></li><li><a href="arch/aarch64/fn.vorrq_s64.html">arch::aarch64::vorrq_s64</a></li><li><a href="arch/aarch64/fn.vorrq_s8.html">arch::aarch64::vorrq_s8</a></li><li><a href="arch/aarch64/fn.vorrq_u16.html">arch::aarch64::vorrq_u16</a></li><li><a href="arch/aarch64/fn.vorrq_u32.html">arch::aarch64::vorrq_u32</a></li><li><a href="arch/aarch64/fn.vorrq_u64.html">arch::aarch64::vorrq_u64</a></li><li><a href="arch/aarch64/fn.vorrq_u8.html">arch::aarch64::vorrq_u8</a></li><li><a href="arch/aarch64/fn.vpadal_s16.html">arch::aarch64::vpadal_s16</a></li><li><a href="arch/aarch64/fn.vpadal_s32.html">arch::aarch64::vpadal_s32</a></li><li><a href="arch/aarch64/fn.vpadal_s8.html">arch::aarch64::vpadal_s8</a></li><li><a href="arch/aarch64/fn.vpadal_u16.html">arch::aarch64::vpadal_u16</a></li><li><a href="arch/aarch64/fn.vpadal_u32.html">arch::aarch64::vpadal_u32</a></li><li><a href="arch/aarch64/fn.vpadal_u8.html">arch::aarch64::vpadal_u8</a></li><li><a href="arch/aarch64/fn.vpadalq_s16.html">arch::aarch64::vpadalq_s16</a></li><li><a href="arch/aarch64/fn.vpadalq_s32.html">arch::aarch64::vpadalq_s32</a></li><li><a href="arch/aarch64/fn.vpadalq_s8.html">arch::aarch64::vpadalq_s8</a></li><li><a href="arch/aarch64/fn.vpadalq_u16.html">arch::aarch64::vpadalq_u16</a></li><li><a href="arch/aarch64/fn.vpadalq_u32.html">arch::aarch64::vpadalq_u32</a></li><li><a href="arch/aarch64/fn.vpadalq_u8.html">arch::aarch64::vpadalq_u8</a></li><li><a href="arch/aarch64/fn.vpadd_f32.html">arch::aarch64::vpadd_f32</a></li><li><a href="arch/aarch64/fn.vpadd_s16.html">arch::aarch64::vpadd_s16</a></li><li><a href="arch/aarch64/fn.vpadd_s32.html">arch::aarch64::vpadd_s32</a></li><li><a href="arch/aarch64/fn.vpadd_s8.html">arch::aarch64::vpadd_s8</a></li><li><a href="arch/aarch64/fn.vpadd_u16.html">arch::aarch64::vpadd_u16</a></li><li><a href="arch/aarch64/fn.vpadd_u32.html">arch::aarch64::vpadd_u32</a></li><li><a href="arch/aarch64/fn.vpadd_u8.html">arch::aarch64::vpadd_u8</a></li><li><a href="arch/aarch64/fn.vpaddd_f64.html">arch::aarch64::vpaddd_f64</a></li><li><a href="arch/aarch64/fn.vpaddd_s64.html">arch::aarch64::vpaddd_s64</a></li><li><a href="arch/aarch64/fn.vpaddd_u64.html">arch::aarch64::vpaddd_u64</a></li><li><a href="arch/aarch64/fn.vpaddl_s16.html">arch::aarch64::vpaddl_s16</a></li><li><a href="arch/aarch64/fn.vpaddl_s32.html">arch::aarch64::vpaddl_s32</a></li><li><a href="arch/aarch64/fn.vpaddl_s8.html">arch::aarch64::vpaddl_s8</a></li><li><a href="arch/aarch64/fn.vpaddl_u16.html">arch::aarch64::vpaddl_u16</a></li><li><a href="arch/aarch64/fn.vpaddl_u32.html">arch::aarch64::vpaddl_u32</a></li><li><a href="arch/aarch64/fn.vpaddl_u8.html">arch::aarch64::vpaddl_u8</a></li><li><a href="arch/aarch64/fn.vpaddlq_s16.html">arch::aarch64::vpaddlq_s16</a></li><li><a href="arch/aarch64/fn.vpaddlq_s32.html">arch::aarch64::vpaddlq_s32</a></li><li><a href="arch/aarch64/fn.vpaddlq_s8.html">arch::aarch64::vpaddlq_s8</a></li><li><a href="arch/aarch64/fn.vpaddlq_u16.html">arch::aarch64::vpaddlq_u16</a></li><li><a href="arch/aarch64/fn.vpaddlq_u32.html">arch::aarch64::vpaddlq_u32</a></li><li><a href="arch/aarch64/fn.vpaddlq_u8.html">arch::aarch64::vpaddlq_u8</a></li><li><a href="arch/aarch64/fn.vpaddq_f32.html">arch::aarch64::vpaddq_f32</a></li><li><a href="arch/aarch64/fn.vpaddq_f64.html">arch::aarch64::vpaddq_f64</a></li><li><a href="arch/aarch64/fn.vpaddq_s16.html">arch::aarch64::vpaddq_s16</a></li><li><a href="arch/aarch64/fn.vpaddq_s32.html">arch::aarch64::vpaddq_s32</a></li><li><a href="arch/aarch64/fn.vpaddq_s64.html">arch::aarch64::vpaddq_s64</a></li><li><a href="arch/aarch64/fn.vpaddq_s8.html">arch::aarch64::vpaddq_s8</a></li><li><a href="arch/aarch64/fn.vpaddq_u16.html">arch::aarch64::vpaddq_u16</a></li><li><a href="arch/aarch64/fn.vpaddq_u32.html">arch::aarch64::vpaddq_u32</a></li><li><a href="arch/aarch64/fn.vpaddq_u64.html">arch::aarch64::vpaddq_u64</a></li><li><a href="arch/aarch64/fn.vpaddq_u8.html">arch::aarch64::vpaddq_u8</a></li><li><a href="arch/aarch64/fn.vpadds_f32.html">arch::aarch64::vpadds_f32</a></li><li><a href="arch/aarch64/fn.vpmax_f32.html">arch::aarch64::vpmax_f32</a></li><li><a href="arch/aarch64/fn.vpmax_s16.html">arch::aarch64::vpmax_s16</a></li><li><a href="arch/aarch64/fn.vpmax_s32.html">arch::aarch64::vpmax_s32</a></li><li><a href="arch/aarch64/fn.vpmax_s8.html">arch::aarch64::vpmax_s8</a></li><li><a href="arch/aarch64/fn.vpmax_u16.html">arch::aarch64::vpmax_u16</a></li><li><a href="arch/aarch64/fn.vpmax_u32.html">arch::aarch64::vpmax_u32</a></li><li><a href="arch/aarch64/fn.vpmax_u8.html">arch::aarch64::vpmax_u8</a></li><li><a href="arch/aarch64/fn.vpmaxnm_f32.html">arch::aarch64::vpmaxnm_f32</a></li><li><a href="arch/aarch64/fn.vpmaxnmq_f32.html">arch::aarch64::vpmaxnmq_f32</a></li><li><a href="arch/aarch64/fn.vpmaxnmq_f64.html">arch::aarch64::vpmaxnmq_f64</a></li><li><a href="arch/aarch64/fn.vpmaxnmqd_f64.html">arch::aarch64::vpmaxnmqd_f64</a></li><li><a href="arch/aarch64/fn.vpmaxnms_f32.html">arch::aarch64::vpmaxnms_f32</a></li><li><a href="arch/aarch64/fn.vpmaxq_f32.html">arch::aarch64::vpmaxq_f32</a></li><li><a href="arch/aarch64/fn.vpmaxq_f64.html">arch::aarch64::vpmaxq_f64</a></li><li><a href="arch/aarch64/fn.vpmaxq_s16.html">arch::aarch64::vpmaxq_s16</a></li><li><a href="arch/aarch64/fn.vpmaxq_s32.html">arch::aarch64::vpmaxq_s32</a></li><li><a href="arch/aarch64/fn.vpmaxq_s8.html">arch::aarch64::vpmaxq_s8</a></li><li><a href="arch/aarch64/fn.vpmaxq_u16.html">arch::aarch64::vpmaxq_u16</a></li><li><a href="arch/aarch64/fn.vpmaxq_u32.html">arch::aarch64::vpmaxq_u32</a></li><li><a href="arch/aarch64/fn.vpmaxq_u8.html">arch::aarch64::vpmaxq_u8</a></li><li><a href="arch/aarch64/fn.vpmaxqd_f64.html">arch::aarch64::vpmaxqd_f64</a></li><li><a href="arch/aarch64/fn.vpmaxs_f32.html">arch::aarch64::vpmaxs_f32</a></li><li><a href="arch/aarch64/fn.vpmin_f32.html">arch::aarch64::vpmin_f32</a></li><li><a href="arch/aarch64/fn.vpmin_s16.html">arch::aarch64::vpmin_s16</a></li><li><a href="arch/aarch64/fn.vpmin_s32.html">arch::aarch64::vpmin_s32</a></li><li><a href="arch/aarch64/fn.vpmin_s8.html">arch::aarch64::vpmin_s8</a></li><li><a href="arch/aarch64/fn.vpmin_u16.html">arch::aarch64::vpmin_u16</a></li><li><a href="arch/aarch64/fn.vpmin_u32.html">arch::aarch64::vpmin_u32</a></li><li><a href="arch/aarch64/fn.vpmin_u8.html">arch::aarch64::vpmin_u8</a></li><li><a href="arch/aarch64/fn.vpminnm_f32.html">arch::aarch64::vpminnm_f32</a></li><li><a href="arch/aarch64/fn.vpminnmq_f32.html">arch::aarch64::vpminnmq_f32</a></li><li><a href="arch/aarch64/fn.vpminnmq_f64.html">arch::aarch64::vpminnmq_f64</a></li><li><a href="arch/aarch64/fn.vpminnmqd_f64.html">arch::aarch64::vpminnmqd_f64</a></li><li><a href="arch/aarch64/fn.vpminnms_f32.html">arch::aarch64::vpminnms_f32</a></li><li><a href="arch/aarch64/fn.vpminq_f32.html">arch::aarch64::vpminq_f32</a></li><li><a href="arch/aarch64/fn.vpminq_f64.html">arch::aarch64::vpminq_f64</a></li><li><a href="arch/aarch64/fn.vpminq_s16.html">arch::aarch64::vpminq_s16</a></li><li><a href="arch/aarch64/fn.vpminq_s32.html">arch::aarch64::vpminq_s32</a></li><li><a href="arch/aarch64/fn.vpminq_s8.html">arch::aarch64::vpminq_s8</a></li><li><a href="arch/aarch64/fn.vpminq_u16.html">arch::aarch64::vpminq_u16</a></li><li><a href="arch/aarch64/fn.vpminq_u32.html">arch::aarch64::vpminq_u32</a></li><li><a href="arch/aarch64/fn.vpminq_u8.html">arch::aarch64::vpminq_u8</a></li><li><a href="arch/aarch64/fn.vpminqd_f64.html">arch::aarch64::vpminqd_f64</a></li><li><a href="arch/aarch64/fn.vpmins_f32.html">arch::aarch64::vpmins_f32</a></li><li><a href="arch/aarch64/fn.vqabs_s16.html">arch::aarch64::vqabs_s16</a></li><li><a href="arch/aarch64/fn.vqabs_s32.html">arch::aarch64::vqabs_s32</a></li><li><a href="arch/aarch64/fn.vqabs_s64.html">arch::aarch64::vqabs_s64</a></li><li><a href="arch/aarch64/fn.vqabs_s8.html">arch::aarch64::vqabs_s8</a></li><li><a href="arch/aarch64/fn.vqabsb_s8.html">arch::aarch64::vqabsb_s8</a></li><li><a href="arch/aarch64/fn.vqabsd_s64.html">arch::aarch64::vqabsd_s64</a></li><li><a href="arch/aarch64/fn.vqabsh_s16.html">arch::aarch64::vqabsh_s16</a></li><li><a href="arch/aarch64/fn.vqabsq_s16.html">arch::aarch64::vqabsq_s16</a></li><li><a href="arch/aarch64/fn.vqabsq_s32.html">arch::aarch64::vqabsq_s32</a></li><li><a href="arch/aarch64/fn.vqabsq_s64.html">arch::aarch64::vqabsq_s64</a></li><li><a href="arch/aarch64/fn.vqabsq_s8.html">arch::aarch64::vqabsq_s8</a></li><li><a href="arch/aarch64/fn.vqabss_s32.html">arch::aarch64::vqabss_s32</a></li><li><a href="arch/aarch64/fn.vqadd_s16.html">arch::aarch64::vqadd_s16</a></li><li><a href="arch/aarch64/fn.vqadd_s32.html">arch::aarch64::vqadd_s32</a></li><li><a href="arch/aarch64/fn.vqadd_s64.html">arch::aarch64::vqadd_s64</a></li><li><a href="arch/aarch64/fn.vqadd_s8.html">arch::aarch64::vqadd_s8</a></li><li><a href="arch/aarch64/fn.vqadd_u16.html">arch::aarch64::vqadd_u16</a></li><li><a href="arch/aarch64/fn.vqadd_u32.html">arch::aarch64::vqadd_u32</a></li><li><a href="arch/aarch64/fn.vqadd_u64.html">arch::aarch64::vqadd_u64</a></li><li><a href="arch/aarch64/fn.vqadd_u8.html">arch::aarch64::vqadd_u8</a></li><li><a href="arch/aarch64/fn.vqaddb_s8.html">arch::aarch64::vqaddb_s8</a></li><li><a href="arch/aarch64/fn.vqaddb_u8.html">arch::aarch64::vqaddb_u8</a></li><li><a href="arch/aarch64/fn.vqaddd_s64.html">arch::aarch64::vqaddd_s64</a></li><li><a href="arch/aarch64/fn.vqaddd_u64.html">arch::aarch64::vqaddd_u64</a></li><li><a href="arch/aarch64/fn.vqaddh_s16.html">arch::aarch64::vqaddh_s16</a></li><li><a href="arch/aarch64/fn.vqaddh_u16.html">arch::aarch64::vqaddh_u16</a></li><li><a href="arch/aarch64/fn.vqaddq_s16.html">arch::aarch64::vqaddq_s16</a></li><li><a href="arch/aarch64/fn.vqaddq_s32.html">arch::aarch64::vqaddq_s32</a></li><li><a href="arch/aarch64/fn.vqaddq_s64.html">arch::aarch64::vqaddq_s64</a></li><li><a href="arch/aarch64/fn.vqaddq_s8.html">arch::aarch64::vqaddq_s8</a></li><li><a href="arch/aarch64/fn.vqaddq_u16.html">arch::aarch64::vqaddq_u16</a></li><li><a href="arch/aarch64/fn.vqaddq_u32.html">arch::aarch64::vqaddq_u32</a></li><li><a href="arch/aarch64/fn.vqaddq_u64.html">arch::aarch64::vqaddq_u64</a></li><li><a href="arch/aarch64/fn.vqaddq_u8.html">arch::aarch64::vqaddq_u8</a></li><li><a href="arch/aarch64/fn.vqadds_s32.html">arch::aarch64::vqadds_s32</a></li><li><a href="arch/aarch64/fn.vqadds_u32.html">arch::aarch64::vqadds_u32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_lane_s16.html">arch::aarch64::vqdmlal_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_lane_s32.html">arch::aarch64::vqdmlal_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_laneq_s16.html">arch::aarch64::vqdmlal_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_laneq_s32.html">arch::aarch64::vqdmlal_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_n_s16.html">arch::aarch64::vqdmlal_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_n_s32.html">arch::aarch64::vqdmlal_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_s16.html">arch::aarch64::vqdmlal_high_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_s32.html">arch::aarch64::vqdmlal_high_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_lane_s16.html">arch::aarch64::vqdmlal_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_lane_s32.html">arch::aarch64::vqdmlal_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_laneq_s16.html">arch::aarch64::vqdmlal_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_laneq_s32.html">arch::aarch64::vqdmlal_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_n_s16.html">arch::aarch64::vqdmlal_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_n_s32.html">arch::aarch64::vqdmlal_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_s16.html">arch::aarch64::vqdmlal_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_s32.html">arch::aarch64::vqdmlal_s32</a></li><li><a href="arch/aarch64/fn.vqdmlalh_lane_s16.html">arch::aarch64::vqdmlalh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlalh_laneq_s16.html">arch::aarch64::vqdmlalh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlalh_s16.html">arch::aarch64::vqdmlalh_s16</a></li><li><a href="arch/aarch64/fn.vqdmlals_lane_s32.html">arch::aarch64::vqdmlals_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlals_laneq_s32.html">arch::aarch64::vqdmlals_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlals_s32.html">arch::aarch64::vqdmlals_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_lane_s16.html">arch::aarch64::vqdmlsl_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_lane_s32.html">arch::aarch64::vqdmlsl_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_laneq_s16.html">arch::aarch64::vqdmlsl_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_laneq_s32.html">arch::aarch64::vqdmlsl_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_n_s16.html">arch::aarch64::vqdmlsl_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_n_s32.html">arch::aarch64::vqdmlsl_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_s16.html">arch::aarch64::vqdmlsl_high_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_s32.html">arch::aarch64::vqdmlsl_high_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_lane_s16.html">arch::aarch64::vqdmlsl_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_lane_s32.html">arch::aarch64::vqdmlsl_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_laneq_s16.html">arch::aarch64::vqdmlsl_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_laneq_s32.html">arch::aarch64::vqdmlsl_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_n_s16.html">arch::aarch64::vqdmlsl_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_n_s32.html">arch::aarch64::vqdmlsl_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_s16.html">arch::aarch64::vqdmlsl_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_s32.html">arch::aarch64::vqdmlsl_s32</a></li><li><a href="arch/aarch64/fn.vqdmlslh_lane_s16.html">arch::aarch64::vqdmlslh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlslh_laneq_s16.html">arch::aarch64::vqdmlslh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlslh_s16.html">arch::aarch64::vqdmlslh_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsls_lane_s32.html">arch::aarch64::vqdmlsls_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsls_laneq_s32.html">arch::aarch64::vqdmlsls_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsls_s32.html">arch::aarch64::vqdmlsls_s32</a></li><li><a href="arch/aarch64/fn.vqdmulh_lane_s16.html">arch::aarch64::vqdmulh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmulh_lane_s32.html">arch::aarch64::vqdmulh_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmulh_laneq_s16.html">arch::aarch64::vqdmulh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmulh_laneq_s32.html">arch::aarch64::vqdmulh_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulh_n_s16.html">arch::aarch64::vqdmulh_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmulh_n_s32.html">arch::aarch64::vqdmulh_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmulh_s16.html">arch::aarch64::vqdmulh_s16</a></li><li><a href="arch/aarch64/fn.vqdmulh_s32.html">arch::aarch64::vqdmulh_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhh_lane_s16.html">arch::aarch64::vqdmulhh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhh_laneq_s16.html">arch::aarch64::vqdmulhh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhh_s16.html">arch::aarch64::vqdmulhh_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_lane_s16.html">arch::aarch64::vqdmulhq_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_lane_s32.html">arch::aarch64::vqdmulhq_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhq_laneq_s16.html">arch::aarch64::vqdmulhq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_laneq_s32.html">arch::aarch64::vqdmulhq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhq_n_s16.html">arch::aarch64::vqdmulhq_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_n_s32.html">arch::aarch64::vqdmulhq_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhq_s16.html">arch::aarch64::vqdmulhq_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_s32.html">arch::aarch64::vqdmulhq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhs_lane_s32.html">arch::aarch64::vqdmulhs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhs_laneq_s32.html">arch::aarch64::vqdmulhs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhs_s32.html">arch::aarch64::vqdmulhs_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_lane_s16.html">arch::aarch64::vqdmull_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_lane_s32.html">arch::aarch64::vqdmull_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_laneq_s16.html">arch::aarch64::vqdmull_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_laneq_s32.html">arch::aarch64::vqdmull_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_n_s16.html">arch::aarch64::vqdmull_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_n_s32.html">arch::aarch64::vqdmull_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_s16.html">arch::aarch64::vqdmull_high_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_s32.html">arch::aarch64::vqdmull_high_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_lane_s16.html">arch::aarch64::vqdmull_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_lane_s32.html">arch::aarch64::vqdmull_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_laneq_s16.html">arch::aarch64::vqdmull_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_laneq_s32.html">arch::aarch64::vqdmull_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_n_s16.html">arch::aarch64::vqdmull_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_n_s32.html">arch::aarch64::vqdmull_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_s16.html">arch::aarch64::vqdmull_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_s32.html">arch::aarch64::vqdmull_s32</a></li><li><a href="arch/aarch64/fn.vqdmullh_lane_s16.html">arch::aarch64::vqdmullh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmullh_laneq_s16.html">arch::aarch64::vqdmullh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmullh_s16.html">arch::aarch64::vqdmullh_s16</a></li><li><a href="arch/aarch64/fn.vqdmulls_lane_s32.html">arch::aarch64::vqdmulls_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmulls_laneq_s32.html">arch::aarch64::vqdmulls_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulls_s32.html">arch::aarch64::vqdmulls_s32</a></li><li><a href="arch/aarch64/fn.vqmovn_high_s16.html">arch::aarch64::vqmovn_high_s16</a></li><li><a href="arch/aarch64/fn.vqmovn_high_s32.html">arch::aarch64::vqmovn_high_s32</a></li><li><a href="arch/aarch64/fn.vqmovn_high_s64.html">arch::aarch64::vqmovn_high_s64</a></li><li><a href="arch/aarch64/fn.vqmovn_high_u16.html">arch::aarch64::vqmovn_high_u16</a></li><li><a href="arch/aarch64/fn.vqmovn_high_u32.html">arch::aarch64::vqmovn_high_u32</a></li><li><a href="arch/aarch64/fn.vqmovn_high_u64.html">arch::aarch64::vqmovn_high_u64</a></li><li><a href="arch/aarch64/fn.vqmovn_s16.html">arch::aarch64::vqmovn_s16</a></li><li><a href="arch/aarch64/fn.vqmovn_s32.html">arch::aarch64::vqmovn_s32</a></li><li><a href="arch/aarch64/fn.vqmovn_s64.html">arch::aarch64::vqmovn_s64</a></li><li><a href="arch/aarch64/fn.vqmovn_u16.html">arch::aarch64::vqmovn_u16</a></li><li><a href="arch/aarch64/fn.vqmovn_u32.html">arch::aarch64::vqmovn_u32</a></li><li><a href="arch/aarch64/fn.vqmovn_u64.html">arch::aarch64::vqmovn_u64</a></li><li><a href="arch/aarch64/fn.vqmovnd_s64.html">arch::aarch64::vqmovnd_s64</a></li><li><a href="arch/aarch64/fn.vqmovnd_u64.html">arch::aarch64::vqmovnd_u64</a></li><li><a href="arch/aarch64/fn.vqmovnh_s16.html">arch::aarch64::vqmovnh_s16</a></li><li><a href="arch/aarch64/fn.vqmovnh_u16.html">arch::aarch64::vqmovnh_u16</a></li><li><a href="arch/aarch64/fn.vqmovns_s32.html">arch::aarch64::vqmovns_s32</a></li><li><a href="arch/aarch64/fn.vqmovns_u32.html">arch::aarch64::vqmovns_u32</a></li><li><a href="arch/aarch64/fn.vqmovun_high_s16.html">arch::aarch64::vqmovun_high_s16</a></li><li><a href="arch/aarch64/fn.vqmovun_high_s32.html">arch::aarch64::vqmovun_high_s32</a></li><li><a href="arch/aarch64/fn.vqmovun_high_s64.html">arch::aarch64::vqmovun_high_s64</a></li><li><a href="arch/aarch64/fn.vqmovun_s16.html">arch::aarch64::vqmovun_s16</a></li><li><a href="arch/aarch64/fn.vqmovun_s32.html">arch::aarch64::vqmovun_s32</a></li><li><a href="arch/aarch64/fn.vqmovun_s64.html">arch::aarch64::vqmovun_s64</a></li><li><a href="arch/aarch64/fn.vqmovund_s64.html">arch::aarch64::vqmovund_s64</a></li><li><a href="arch/aarch64/fn.vqmovunh_s16.html">arch::aarch64::vqmovunh_s16</a></li><li><a href="arch/aarch64/fn.vqmovuns_s32.html">arch::aarch64::vqmovuns_s32</a></li><li><a href="arch/aarch64/fn.vqneg_s16.html">arch::aarch64::vqneg_s16</a></li><li><a href="arch/aarch64/fn.vqneg_s32.html">arch::aarch64::vqneg_s32</a></li><li><a href="arch/aarch64/fn.vqneg_s64.html">arch::aarch64::vqneg_s64</a></li><li><a href="arch/aarch64/fn.vqneg_s8.html">arch::aarch64::vqneg_s8</a></li><li><a href="arch/aarch64/fn.vqnegb_s8.html">arch::aarch64::vqnegb_s8</a></li><li><a href="arch/aarch64/fn.vqnegd_s64.html">arch::aarch64::vqnegd_s64</a></li><li><a href="arch/aarch64/fn.vqnegh_s16.html">arch::aarch64::vqnegh_s16</a></li><li><a href="arch/aarch64/fn.vqnegq_s16.html">arch::aarch64::vqnegq_s16</a></li><li><a href="arch/aarch64/fn.vqnegq_s32.html">arch::aarch64::vqnegq_s32</a></li><li><a href="arch/aarch64/fn.vqnegq_s64.html">arch::aarch64::vqnegq_s64</a></li><li><a href="arch/aarch64/fn.vqnegq_s8.html">arch::aarch64::vqnegq_s8</a></li><li><a href="arch/aarch64/fn.vqnegs_s32.html">arch::aarch64::vqnegs_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlah_lane_s16.html">arch::aarch64::vqrdmlah_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlah_lane_s32.html">arch::aarch64::vqrdmlah_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlah_laneq_s16.html">arch::aarch64::vqrdmlah_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlah_laneq_s32.html">arch::aarch64::vqrdmlah_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlah_s16.html">arch::aarch64::vqrdmlah_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlah_s32.html">arch::aarch64::vqrdmlah_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahh_lane_s16.html">arch::aarch64::vqrdmlahh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahh_laneq_s16.html">arch::aarch64::vqrdmlahh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahh_s16.html">arch::aarch64::vqrdmlahh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_lane_s16.html">arch::aarch64::vqrdmlahq_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_lane_s32.html">arch::aarch64::vqrdmlahq_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_laneq_s16.html">arch::aarch64::vqrdmlahq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_laneq_s32.html">arch::aarch64::vqrdmlahq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_s16.html">arch::aarch64::vqrdmlahq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_s32.html">arch::aarch64::vqrdmlahq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahs_lane_s32.html">arch::aarch64::vqrdmlahs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahs_laneq_s32.html">arch::aarch64::vqrdmlahs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahs_s32.html">arch::aarch64::vqrdmlahs_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_lane_s16.html">arch::aarch64::vqrdmlsh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_lane_s32.html">arch::aarch64::vqrdmlsh_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_laneq_s16.html">arch::aarch64::vqrdmlsh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_laneq_s32.html">arch::aarch64::vqrdmlsh_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_s16.html">arch::aarch64::vqrdmlsh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_s32.html">arch::aarch64::vqrdmlsh_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshh_lane_s16.html">arch::aarch64::vqrdmlshh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshh_laneq_s16.html">arch::aarch64::vqrdmlshh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshh_s16.html">arch::aarch64::vqrdmlshh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_lane_s16.html">arch::aarch64::vqrdmlshq_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_lane_s32.html">arch::aarch64::vqrdmlshq_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_laneq_s16.html">arch::aarch64::vqrdmlshq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_laneq_s32.html">arch::aarch64::vqrdmlshq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_s16.html">arch::aarch64::vqrdmlshq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_s32.html">arch::aarch64::vqrdmlshq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshs_lane_s32.html">arch::aarch64::vqrdmlshs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshs_laneq_s32.html">arch::aarch64::vqrdmlshs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshs_s32.html">arch::aarch64::vqrdmlshs_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_lane_s16.html">arch::aarch64::vqrdmulh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_lane_s32.html">arch::aarch64::vqrdmulh_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_laneq_s16.html">arch::aarch64::vqrdmulh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_laneq_s32.html">arch::aarch64::vqrdmulh_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_n_s16.html">arch::aarch64::vqrdmulh_n_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_n_s32.html">arch::aarch64::vqrdmulh_n_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_s16.html">arch::aarch64::vqrdmulh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_s32.html">arch::aarch64::vqrdmulh_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhh_lane_s16.html">arch::aarch64::vqrdmulhh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhh_laneq_s16.html">arch::aarch64::vqrdmulhh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhh_s16.html">arch::aarch64::vqrdmulhh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_lane_s16.html">arch::aarch64::vqrdmulhq_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_lane_s32.html">arch::aarch64::vqrdmulhq_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_laneq_s16.html">arch::aarch64::vqrdmulhq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_laneq_s32.html">arch::aarch64::vqrdmulhq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_n_s16.html">arch::aarch64::vqrdmulhq_n_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_n_s32.html">arch::aarch64::vqrdmulhq_n_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_s16.html">arch::aarch64::vqrdmulhq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_s32.html">arch::aarch64::vqrdmulhq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhs_lane_s32.html">arch::aarch64::vqrdmulhs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhs_laneq_s32.html">arch::aarch64::vqrdmulhs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhs_s32.html">arch::aarch64::vqrdmulhs_s32</a></li><li><a href="arch/aarch64/fn.vqrshl_s16.html">arch::aarch64::vqrshl_s16</a></li><li><a href="arch/aarch64/fn.vqrshl_s32.html">arch::aarch64::vqrshl_s32</a></li><li><a href="arch/aarch64/fn.vqrshl_s64.html">arch::aarch64::vqrshl_s64</a></li><li><a href="arch/aarch64/fn.vqrshl_s8.html">arch::aarch64::vqrshl_s8</a></li><li><a href="arch/aarch64/fn.vqrshl_u16.html">arch::aarch64::vqrshl_u16</a></li><li><a href="arch/aarch64/fn.vqrshl_u32.html">arch::aarch64::vqrshl_u32</a></li><li><a href="arch/aarch64/fn.vqrshl_u64.html">arch::aarch64::vqrshl_u64</a></li><li><a href="arch/aarch64/fn.vqrshl_u8.html">arch::aarch64::vqrshl_u8</a></li><li><a href="arch/aarch64/fn.vqrshlb_s8.html">arch::aarch64::vqrshlb_s8</a></li><li><a href="arch/aarch64/fn.vqrshlb_u8.html">arch::aarch64::vqrshlb_u8</a></li><li><a href="arch/aarch64/fn.vqrshld_s64.html">arch::aarch64::vqrshld_s64</a></li><li><a href="arch/aarch64/fn.vqrshld_u64.html">arch::aarch64::vqrshld_u64</a></li><li><a href="arch/aarch64/fn.vqrshlh_s16.html">arch::aarch64::vqrshlh_s16</a></li><li><a href="arch/aarch64/fn.vqrshlh_u16.html">arch::aarch64::vqrshlh_u16</a></li><li><a href="arch/aarch64/fn.vqrshlq_s16.html">arch::aarch64::vqrshlq_s16</a></li><li><a href="arch/aarch64/fn.vqrshlq_s32.html">arch::aarch64::vqrshlq_s32</a></li><li><a href="arch/aarch64/fn.vqrshlq_s64.html">arch::aarch64::vqrshlq_s64</a></li><li><a href="arch/aarch64/fn.vqrshlq_s8.html">arch::aarch64::vqrshlq_s8</a></li><li><a href="arch/aarch64/fn.vqrshlq_u16.html">arch::aarch64::vqrshlq_u16</a></li><li><a href="arch/aarch64/fn.vqrshlq_u32.html">arch::aarch64::vqrshlq_u32</a></li><li><a href="arch/aarch64/fn.vqrshlq_u64.html">arch::aarch64::vqrshlq_u64</a></li><li><a href="arch/aarch64/fn.vqrshlq_u8.html">arch::aarch64::vqrshlq_u8</a></li><li><a href="arch/aarch64/fn.vqrshls_s32.html">arch::aarch64::vqrshls_s32</a></li><li><a href="arch/aarch64/fn.vqrshls_u32.html">arch::aarch64::vqrshls_u32</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_s16.html">arch::aarch64::vqrshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_s32.html">arch::aarch64::vqrshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_s64.html">arch::aarch64::vqrshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_u16.html">arch::aarch64::vqrshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_u32.html">arch::aarch64::vqrshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_u64.html">arch::aarch64::vqrshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vqrshrnd_n_s64.html">arch::aarch64::vqrshrnd_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrnd_n_u64.html">arch::aarch64::vqrshrnd_n_u64</a></li><li><a href="arch/aarch64/fn.vqrshrnh_n_s16.html">arch::aarch64::vqrshrnh_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshrnh_n_u16.html">arch::aarch64::vqrshrnh_n_u16</a></li><li><a href="arch/aarch64/fn.vqrshrns_n_s32.html">arch::aarch64::vqrshrns_n_s32</a></li><li><a href="arch/aarch64/fn.vqrshrns_n_u32.html">arch::aarch64::vqrshrns_n_u32</a></li><li><a href="arch/aarch64/fn.vqrshrun_high_n_s16.html">arch::aarch64::vqrshrun_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshrun_high_n_s32.html">arch::aarch64::vqrshrun_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqrshrun_high_n_s64.html">arch::aarch64::vqrshrun_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrund_n_s64.html">arch::aarch64::vqrshrund_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrunh_n_s16.html">arch::aarch64::vqrshrunh_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshruns_n_s32.html">arch::aarch64::vqrshruns_n_s32</a></li><li><a href="arch/aarch64/fn.vqshl_n_s16.html">arch::aarch64::vqshl_n_s16</a></li><li><a href="arch/aarch64/fn.vqshl_n_s32.html">arch::aarch64::vqshl_n_s32</a></li><li><a href="arch/aarch64/fn.vqshl_n_s64.html">arch::aarch64::vqshl_n_s64</a></li><li><a href="arch/aarch64/fn.vqshl_n_s8.html">arch::aarch64::vqshl_n_s8</a></li><li><a href="arch/aarch64/fn.vqshl_n_u16.html">arch::aarch64::vqshl_n_u16</a></li><li><a href="arch/aarch64/fn.vqshl_n_u32.html">arch::aarch64::vqshl_n_u32</a></li><li><a href="arch/aarch64/fn.vqshl_n_u64.html">arch::aarch64::vqshl_n_u64</a></li><li><a href="arch/aarch64/fn.vqshl_n_u8.html">arch::aarch64::vqshl_n_u8</a></li><li><a href="arch/aarch64/fn.vqshl_s16.html">arch::aarch64::vqshl_s16</a></li><li><a href="arch/aarch64/fn.vqshl_s32.html">arch::aarch64::vqshl_s32</a></li><li><a href="arch/aarch64/fn.vqshl_s64.html">arch::aarch64::vqshl_s64</a></li><li><a href="arch/aarch64/fn.vqshl_s8.html">arch::aarch64::vqshl_s8</a></li><li><a href="arch/aarch64/fn.vqshl_u16.html">arch::aarch64::vqshl_u16</a></li><li><a href="arch/aarch64/fn.vqshl_u32.html">arch::aarch64::vqshl_u32</a></li><li><a href="arch/aarch64/fn.vqshl_u64.html">arch::aarch64::vqshl_u64</a></li><li><a href="arch/aarch64/fn.vqshl_u8.html">arch::aarch64::vqshl_u8</a></li><li><a href="arch/aarch64/fn.vqshlb_n_s8.html">arch::aarch64::vqshlb_n_s8</a></li><li><a href="arch/aarch64/fn.vqshlb_n_u8.html">arch::aarch64::vqshlb_n_u8</a></li><li><a href="arch/aarch64/fn.vqshlb_s8.html">arch::aarch64::vqshlb_s8</a></li><li><a href="arch/aarch64/fn.vqshlb_u8.html">arch::aarch64::vqshlb_u8</a></li><li><a href="arch/aarch64/fn.vqshld_n_s64.html">arch::aarch64::vqshld_n_s64</a></li><li><a href="arch/aarch64/fn.vqshld_n_u64.html">arch::aarch64::vqshld_n_u64</a></li><li><a href="arch/aarch64/fn.vqshld_s64.html">arch::aarch64::vqshld_s64</a></li><li><a href="arch/aarch64/fn.vqshld_u64.html">arch::aarch64::vqshld_u64</a></li><li><a href="arch/aarch64/fn.vqshlh_n_s16.html">arch::aarch64::vqshlh_n_s16</a></li><li><a href="arch/aarch64/fn.vqshlh_n_u16.html">arch::aarch64::vqshlh_n_u16</a></li><li><a href="arch/aarch64/fn.vqshlh_s16.html">arch::aarch64::vqshlh_s16</a></li><li><a href="arch/aarch64/fn.vqshlh_u16.html">arch::aarch64::vqshlh_u16</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s16.html">arch::aarch64::vqshlq_n_s16</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s32.html">arch::aarch64::vqshlq_n_s32</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s64.html">arch::aarch64::vqshlq_n_s64</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s8.html">arch::aarch64::vqshlq_n_s8</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u16.html">arch::aarch64::vqshlq_n_u16</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u32.html">arch::aarch64::vqshlq_n_u32</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u64.html">arch::aarch64::vqshlq_n_u64</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u8.html">arch::aarch64::vqshlq_n_u8</a></li><li><a href="arch/aarch64/fn.vqshlq_s16.html">arch::aarch64::vqshlq_s16</a></li><li><a href="arch/aarch64/fn.vqshlq_s32.html">arch::aarch64::vqshlq_s32</a></li><li><a href="arch/aarch64/fn.vqshlq_s64.html">arch::aarch64::vqshlq_s64</a></li><li><a href="arch/aarch64/fn.vqshlq_s8.html">arch::aarch64::vqshlq_s8</a></li><li><a href="arch/aarch64/fn.vqshlq_u16.html">arch::aarch64::vqshlq_u16</a></li><li><a href="arch/aarch64/fn.vqshlq_u32.html">arch::aarch64::vqshlq_u32</a></li><li><a href="arch/aarch64/fn.vqshlq_u64.html">arch::aarch64::vqshlq_u64</a></li><li><a href="arch/aarch64/fn.vqshlq_u8.html">arch::aarch64::vqshlq_u8</a></li><li><a href="arch/aarch64/fn.vqshls_n_s32.html">arch::aarch64::vqshls_n_s32</a></li><li><a href="arch/aarch64/fn.vqshls_n_u32.html">arch::aarch64::vqshls_n_u32</a></li><li><a href="arch/aarch64/fn.vqshls_s32.html">arch::aarch64::vqshls_s32</a></li><li><a href="arch/aarch64/fn.vqshls_u32.html">arch::aarch64::vqshls_u32</a></li><li><a href="arch/aarch64/fn.vqshlub_n_s8.html">arch::aarch64::vqshlub_n_s8</a></li><li><a href="arch/aarch64/fn.vqshlud_n_s64.html">arch::aarch64::vqshlud_n_s64</a></li><li><a href="arch/aarch64/fn.vqshluh_n_s16.html">arch::aarch64::vqshluh_n_s16</a></li><li><a href="arch/aarch64/fn.vqshlus_n_s32.html">arch::aarch64::vqshlus_n_s32</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_s16.html">arch::aarch64::vqshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_s32.html">arch::aarch64::vqshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_s64.html">arch::aarch64::vqshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_u16.html">arch::aarch64::vqshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_u32.html">arch::aarch64::vqshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_u64.html">arch::aarch64::vqshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vqshrnd_n_s64.html">arch::aarch64::vqshrnd_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrnd_n_u64.html">arch::aarch64::vqshrnd_n_u64</a></li><li><a href="arch/aarch64/fn.vqshrnh_n_s16.html">arch::aarch64::vqshrnh_n_s16</a></li><li><a href="arch/aarch64/fn.vqshrnh_n_u16.html">arch::aarch64::vqshrnh_n_u16</a></li><li><a href="arch/aarch64/fn.vqshrns_n_s32.html">arch::aarch64::vqshrns_n_s32</a></li><li><a href="arch/aarch64/fn.vqshrns_n_u32.html">arch::aarch64::vqshrns_n_u32</a></li><li><a href="arch/aarch64/fn.vqshrun_high_n_s16.html">arch::aarch64::vqshrun_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqshrun_high_n_s32.html">arch::aarch64::vqshrun_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqshrun_high_n_s64.html">arch::aarch64::vqshrun_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrund_n_s64.html">arch::aarch64::vqshrund_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrunh_n_s16.html">arch::aarch64::vqshrunh_n_s16</a></li><li><a href="arch/aarch64/fn.vqshruns_n_s32.html">arch::aarch64::vqshruns_n_s32</a></li><li><a href="arch/aarch64/fn.vqsub_s16.html">arch::aarch64::vqsub_s16</a></li><li><a href="arch/aarch64/fn.vqsub_s32.html">arch::aarch64::vqsub_s32</a></li><li><a href="arch/aarch64/fn.vqsub_s64.html">arch::aarch64::vqsub_s64</a></li><li><a href="arch/aarch64/fn.vqsub_s8.html">arch::aarch64::vqsub_s8</a></li><li><a href="arch/aarch64/fn.vqsub_u16.html">arch::aarch64::vqsub_u16</a></li><li><a href="arch/aarch64/fn.vqsub_u32.html">arch::aarch64::vqsub_u32</a></li><li><a href="arch/aarch64/fn.vqsub_u64.html">arch::aarch64::vqsub_u64</a></li><li><a href="arch/aarch64/fn.vqsub_u8.html">arch::aarch64::vqsub_u8</a></li><li><a href="arch/aarch64/fn.vqsubb_s8.html">arch::aarch64::vqsubb_s8</a></li><li><a href="arch/aarch64/fn.vqsubb_u8.html">arch::aarch64::vqsubb_u8</a></li><li><a href="arch/aarch64/fn.vqsubd_s64.html">arch::aarch64::vqsubd_s64</a></li><li><a href="arch/aarch64/fn.vqsubd_u64.html">arch::aarch64::vqsubd_u64</a></li><li><a href="arch/aarch64/fn.vqsubh_s16.html">arch::aarch64::vqsubh_s16</a></li><li><a href="arch/aarch64/fn.vqsubh_u16.html">arch::aarch64::vqsubh_u16</a></li><li><a href="arch/aarch64/fn.vqsubq_s16.html">arch::aarch64::vqsubq_s16</a></li><li><a href="arch/aarch64/fn.vqsubq_s32.html">arch::aarch64::vqsubq_s32</a></li><li><a href="arch/aarch64/fn.vqsubq_s64.html">arch::aarch64::vqsubq_s64</a></li><li><a href="arch/aarch64/fn.vqsubq_s8.html">arch::aarch64::vqsubq_s8</a></li><li><a href="arch/aarch64/fn.vqsubq_u16.html">arch::aarch64::vqsubq_u16</a></li><li><a href="arch/aarch64/fn.vqsubq_u32.html">arch::aarch64::vqsubq_u32</a></li><li><a href="arch/aarch64/fn.vqsubq_u64.html">arch::aarch64::vqsubq_u64</a></li><li><a href="arch/aarch64/fn.vqsubq_u8.html">arch::aarch64::vqsubq_u8</a></li><li><a href="arch/aarch64/fn.vqsubs_s32.html">arch::aarch64::vqsubs_s32</a></li><li><a href="arch/aarch64/fn.vqsubs_u32.html">arch::aarch64::vqsubs_u32</a></li><li><a href="arch/aarch64/fn.vqtbl1_p8.html">arch::aarch64::vqtbl1_p8</a></li><li><a href="arch/aarch64/fn.vqtbl1_s8.html">arch::aarch64::vqtbl1_s8</a></li><li><a href="arch/aarch64/fn.vqtbl1_u8.html">arch::aarch64::vqtbl1_u8</a></li><li><a href="arch/aarch64/fn.vqtbl1q_p8.html">arch::aarch64::vqtbl1q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl1q_s8.html">arch::aarch64::vqtbl1q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl1q_u8.html">arch::aarch64::vqtbl1q_u8</a></li><li><a href="arch/aarch64/fn.vqtbl2_p8.html">arch::aarch64::vqtbl2_p8</a></li><li><a href="arch/aarch64/fn.vqtbl2_s8.html">arch::aarch64::vqtbl2_s8</a></li><li><a href="arch/aarch64/fn.vqtbl2_u8.html">arch::aarch64::vqtbl2_u8</a></li><li><a href="arch/aarch64/fn.vqtbl2q_p8.html">arch::aarch64::vqtbl2q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl2q_s8.html">arch::aarch64::vqtbl2q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl2q_u8.html">arch::aarch64::vqtbl2q_u8</a></li><li><a href="arch/aarch64/fn.vqtbl3_p8.html">arch::aarch64::vqtbl3_p8</a></li><li><a href="arch/aarch64/fn.vqtbl3_s8.html">arch::aarch64::vqtbl3_s8</a></li><li><a href="arch/aarch64/fn.vqtbl3_u8.html">arch::aarch64::vqtbl3_u8</a></li><li><a href="arch/aarch64/fn.vqtbl3q_p8.html">arch::aarch64::vqtbl3q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl3q_s8.html">arch::aarch64::vqtbl3q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl3q_u8.html">arch::aarch64::vqtbl3q_u8</a></li><li><a href="arch/aarch64/fn.vqtbl4_p8.html">arch::aarch64::vqtbl4_p8</a></li><li><a href="arch/aarch64/fn.vqtbl4_s8.html">arch::aarch64::vqtbl4_s8</a></li><li><a href="arch/aarch64/fn.vqtbl4_u8.html">arch::aarch64::vqtbl4_u8</a></li><li><a href="arch/aarch64/fn.vqtbl4q_p8.html">arch::aarch64::vqtbl4q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl4q_s8.html">arch::aarch64::vqtbl4q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl4q_u8.html">arch::aarch64::vqtbl4q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx1_p8.html">arch::aarch64::vqtbx1_p8</a></li><li><a href="arch/aarch64/fn.vqtbx1_s8.html">arch::aarch64::vqtbx1_s8</a></li><li><a href="arch/aarch64/fn.vqtbx1_u8.html">arch::aarch64::vqtbx1_u8</a></li><li><a href="arch/aarch64/fn.vqtbx1q_p8.html">arch::aarch64::vqtbx1q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx1q_s8.html">arch::aarch64::vqtbx1q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx1q_u8.html">arch::aarch64::vqtbx1q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx2_p8.html">arch::aarch64::vqtbx2_p8</a></li><li><a href="arch/aarch64/fn.vqtbx2_s8.html">arch::aarch64::vqtbx2_s8</a></li><li><a href="arch/aarch64/fn.vqtbx2_u8.html">arch::aarch64::vqtbx2_u8</a></li><li><a href="arch/aarch64/fn.vqtbx2q_p8.html">arch::aarch64::vqtbx2q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx2q_s8.html">arch::aarch64::vqtbx2q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx2q_u8.html">arch::aarch64::vqtbx2q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx3_p8.html">arch::aarch64::vqtbx3_p8</a></li><li><a href="arch/aarch64/fn.vqtbx3_s8.html">arch::aarch64::vqtbx3_s8</a></li><li><a href="arch/aarch64/fn.vqtbx3_u8.html">arch::aarch64::vqtbx3_u8</a></li><li><a href="arch/aarch64/fn.vqtbx3q_p8.html">arch::aarch64::vqtbx3q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx3q_s8.html">arch::aarch64::vqtbx3q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx3q_u8.html">arch::aarch64::vqtbx3q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx4_p8.html">arch::aarch64::vqtbx4_p8</a></li><li><a href="arch/aarch64/fn.vqtbx4_s8.html">arch::aarch64::vqtbx4_s8</a></li><li><a href="arch/aarch64/fn.vqtbx4_u8.html">arch::aarch64::vqtbx4_u8</a></li><li><a href="arch/aarch64/fn.vqtbx4q_p8.html">arch::aarch64::vqtbx4q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx4q_s8.html">arch::aarch64::vqtbx4q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx4q_u8.html">arch::aarch64::vqtbx4q_u8</a></li><li><a href="arch/aarch64/fn.vraddhn_high_s16.html">arch::aarch64::vraddhn_high_s16</a></li><li><a href="arch/aarch64/fn.vraddhn_high_s32.html">arch::aarch64::vraddhn_high_s32</a></li><li><a href="arch/aarch64/fn.vraddhn_high_s64.html">arch::aarch64::vraddhn_high_s64</a></li><li><a href="arch/aarch64/fn.vraddhn_high_u16.html">arch::aarch64::vraddhn_high_u16</a></li><li><a href="arch/aarch64/fn.vraddhn_high_u32.html">arch::aarch64::vraddhn_high_u32</a></li><li><a href="arch/aarch64/fn.vraddhn_high_u64.html">arch::aarch64::vraddhn_high_u64</a></li><li><a href="arch/aarch64/fn.vraddhn_s16.html">arch::aarch64::vraddhn_s16</a></li><li><a href="arch/aarch64/fn.vraddhn_s32.html">arch::aarch64::vraddhn_s32</a></li><li><a href="arch/aarch64/fn.vraddhn_s64.html">arch::aarch64::vraddhn_s64</a></li><li><a href="arch/aarch64/fn.vraddhn_u16.html">arch::aarch64::vraddhn_u16</a></li><li><a href="arch/aarch64/fn.vraddhn_u32.html">arch::aarch64::vraddhn_u32</a></li><li><a href="arch/aarch64/fn.vraddhn_u64.html">arch::aarch64::vraddhn_u64</a></li><li><a href="arch/aarch64/fn.vrax1q_u64.html">arch::aarch64::vrax1q_u64</a></li><li><a href="arch/aarch64/fn.vrbit_p8.html">arch::aarch64::vrbit_p8</a></li><li><a href="arch/aarch64/fn.vrbit_s8.html">arch::aarch64::vrbit_s8</a></li><li><a href="arch/aarch64/fn.vrbit_u8.html">arch::aarch64::vrbit_u8</a></li><li><a href="arch/aarch64/fn.vrbitq_p8.html">arch::aarch64::vrbitq_p8</a></li><li><a href="arch/aarch64/fn.vrbitq_s8.html">arch::aarch64::vrbitq_s8</a></li><li><a href="arch/aarch64/fn.vrbitq_u8.html">arch::aarch64::vrbitq_u8</a></li><li><a href="arch/aarch64/fn.vrecpe_f32.html">arch::aarch64::vrecpe_f32</a></li><li><a href="arch/aarch64/fn.vrecpe_f64.html">arch::aarch64::vrecpe_f64</a></li><li><a href="arch/aarch64/fn.vrecpe_u32.html">arch::aarch64::vrecpe_u32</a></li><li><a href="arch/aarch64/fn.vrecped_f64.html">arch::aarch64::vrecped_f64</a></li><li><a href="arch/aarch64/fn.vrecpeq_f32.html">arch::aarch64::vrecpeq_f32</a></li><li><a href="arch/aarch64/fn.vrecpeq_f64.html">arch::aarch64::vrecpeq_f64</a></li><li><a href="arch/aarch64/fn.vrecpeq_u32.html">arch::aarch64::vrecpeq_u32</a></li><li><a href="arch/aarch64/fn.vrecpes_f32.html">arch::aarch64::vrecpes_f32</a></li><li><a href="arch/aarch64/fn.vrecps_f32.html">arch::aarch64::vrecps_f32</a></li><li><a href="arch/aarch64/fn.vrecps_f64.html">arch::aarch64::vrecps_f64</a></li><li><a href="arch/aarch64/fn.vrecpsd_f64.html">arch::aarch64::vrecpsd_f64</a></li><li><a href="arch/aarch64/fn.vrecpsq_f32.html">arch::aarch64::vrecpsq_f32</a></li><li><a href="arch/aarch64/fn.vrecpsq_f64.html">arch::aarch64::vrecpsq_f64</a></li><li><a href="arch/aarch64/fn.vrecpss_f32.html">arch::aarch64::vrecpss_f32</a></li><li><a href="arch/aarch64/fn.vrecpxd_f64.html">arch::aarch64::vrecpxd_f64</a></li><li><a href="arch/aarch64/fn.vrecpxs_f32.html">arch::aarch64::vrecpxs_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_f64.html">arch::aarch64::vreinterpret_f32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_p16.html">arch::aarch64::vreinterpret_f32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_p64.html">arch::aarch64::vreinterpret_f32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_p8.html">arch::aarch64::vreinterpret_f32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s16.html">arch::aarch64::vreinterpret_f32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s32.html">arch::aarch64::vreinterpret_f32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s64.html">arch::aarch64::vreinterpret_f32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s8.html">arch::aarch64::vreinterpret_f32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u16.html">arch::aarch64::vreinterpret_f32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u32.html">arch::aarch64::vreinterpret_f32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u64.html">arch::aarch64::vreinterpret_f32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u8.html">arch::aarch64::vreinterpret_f32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_f32.html">arch::aarch64::vreinterpret_f64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_p16.html">arch::aarch64::vreinterpret_f64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_p64.html">arch::aarch64::vreinterpret_f64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_p8.html">arch::aarch64::vreinterpret_f64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s16.html">arch::aarch64::vreinterpret_f64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s32.html">arch::aarch64::vreinterpret_f64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s64.html">arch::aarch64::vreinterpret_f64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s8.html">arch::aarch64::vreinterpret_f64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u16.html">arch::aarch64::vreinterpret_f64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u32.html">arch::aarch64::vreinterpret_f64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u64.html">arch::aarch64::vreinterpret_f64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u8.html">arch::aarch64::vreinterpret_f64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_f32.html">arch::aarch64::vreinterpret_p16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_f64.html">arch::aarch64::vreinterpret_p16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_p64.html">arch::aarch64::vreinterpret_p16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_p8.html">arch::aarch64::vreinterpret_p16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s16.html">arch::aarch64::vreinterpret_p16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s32.html">arch::aarch64::vreinterpret_p16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s64.html">arch::aarch64::vreinterpret_p16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s8.html">arch::aarch64::vreinterpret_p16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u16.html">arch::aarch64::vreinterpret_p16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u32.html">arch::aarch64::vreinterpret_p16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u64.html">arch::aarch64::vreinterpret_p16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u8.html">arch::aarch64::vreinterpret_p16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_f32.html">arch::aarch64::vreinterpret_p64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_f64.html">arch::aarch64::vreinterpret_p64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_p16.html">arch::aarch64::vreinterpret_p64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_p8.html">arch::aarch64::vreinterpret_p64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s16.html">arch::aarch64::vreinterpret_p64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s32.html">arch::aarch64::vreinterpret_p64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s64.html">arch::aarch64::vreinterpret_p64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s8.html">arch::aarch64::vreinterpret_p64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u16.html">arch::aarch64::vreinterpret_p64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u32.html">arch::aarch64::vreinterpret_p64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u64.html">arch::aarch64::vreinterpret_p64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u8.html">arch::aarch64::vreinterpret_p64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_f32.html">arch::aarch64::vreinterpret_p8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_f64.html">arch::aarch64::vreinterpret_p8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_p16.html">arch::aarch64::vreinterpret_p8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_p64.html">arch::aarch64::vreinterpret_p8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s16.html">arch::aarch64::vreinterpret_p8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s32.html">arch::aarch64::vreinterpret_p8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s64.html">arch::aarch64::vreinterpret_p8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s8.html">arch::aarch64::vreinterpret_p8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u16.html">arch::aarch64::vreinterpret_p8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u32.html">arch::aarch64::vreinterpret_p8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u64.html">arch::aarch64::vreinterpret_p8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u8.html">arch::aarch64::vreinterpret_p8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_f32.html">arch::aarch64::vreinterpret_s16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_f64.html">arch::aarch64::vreinterpret_s16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_p16.html">arch::aarch64::vreinterpret_s16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_p64.html">arch::aarch64::vreinterpret_s16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_p8.html">arch::aarch64::vreinterpret_s16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_s32.html">arch::aarch64::vreinterpret_s16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_s64.html">arch::aarch64::vreinterpret_s16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_s8.html">arch::aarch64::vreinterpret_s16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u16.html">arch::aarch64::vreinterpret_s16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u32.html">arch::aarch64::vreinterpret_s16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u64.html">arch::aarch64::vreinterpret_s16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u8.html">arch::aarch64::vreinterpret_s16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_f32.html">arch::aarch64::vreinterpret_s32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_f64.html">arch::aarch64::vreinterpret_s32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_p16.html">arch::aarch64::vreinterpret_s32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_p64.html">arch::aarch64::vreinterpret_s32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_p8.html">arch::aarch64::vreinterpret_s32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_s16.html">arch::aarch64::vreinterpret_s32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_s64.html">arch::aarch64::vreinterpret_s32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_s8.html">arch::aarch64::vreinterpret_s32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u16.html">arch::aarch64::vreinterpret_s32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u32.html">arch::aarch64::vreinterpret_s32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u64.html">arch::aarch64::vreinterpret_s32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u8.html">arch::aarch64::vreinterpret_s32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_f32.html">arch::aarch64::vreinterpret_s64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_f64.html">arch::aarch64::vreinterpret_s64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_p16.html">arch::aarch64::vreinterpret_s64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_p64.html">arch::aarch64::vreinterpret_s64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_p8.html">arch::aarch64::vreinterpret_s64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_s16.html">arch::aarch64::vreinterpret_s64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_s32.html">arch::aarch64::vreinterpret_s64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_s8.html">arch::aarch64::vreinterpret_s64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u16.html">arch::aarch64::vreinterpret_s64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u32.html">arch::aarch64::vreinterpret_s64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u64.html">arch::aarch64::vreinterpret_s64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u8.html">arch::aarch64::vreinterpret_s64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_f32.html">arch::aarch64::vreinterpret_s8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_f64.html">arch::aarch64::vreinterpret_s8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_p16.html">arch::aarch64::vreinterpret_s8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_p64.html">arch::aarch64::vreinterpret_s8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_p8.html">arch::aarch64::vreinterpret_s8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_s16.html">arch::aarch64::vreinterpret_s8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_s32.html">arch::aarch64::vreinterpret_s8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_s64.html">arch::aarch64::vreinterpret_s8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u16.html">arch::aarch64::vreinterpret_s8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u32.html">arch::aarch64::vreinterpret_s8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u64.html">arch::aarch64::vreinterpret_s8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u8.html">arch::aarch64::vreinterpret_s8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_f32.html">arch::aarch64::vreinterpret_u16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_f64.html">arch::aarch64::vreinterpret_u16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_p16.html">arch::aarch64::vreinterpret_u16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_p64.html">arch::aarch64::vreinterpret_u16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_p8.html">arch::aarch64::vreinterpret_u16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s16.html">arch::aarch64::vreinterpret_u16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s32.html">arch::aarch64::vreinterpret_u16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s64.html">arch::aarch64::vreinterpret_u16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s8.html">arch::aarch64::vreinterpret_u16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_u32.html">arch::aarch64::vreinterpret_u16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_u64.html">arch::aarch64::vreinterpret_u16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_u8.html">arch::aarch64::vreinterpret_u16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_f32.html">arch::aarch64::vreinterpret_u32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_f64.html">arch::aarch64::vreinterpret_u32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_p16.html">arch::aarch64::vreinterpret_u32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_p64.html">arch::aarch64::vreinterpret_u32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_p8.html">arch::aarch64::vreinterpret_u32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s16.html">arch::aarch64::vreinterpret_u32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s32.html">arch::aarch64::vreinterpret_u32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s64.html">arch::aarch64::vreinterpret_u32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s8.html">arch::aarch64::vreinterpret_u32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_u16.html">arch::aarch64::vreinterpret_u32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_u64.html">arch::aarch64::vreinterpret_u32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_u8.html">arch::aarch64::vreinterpret_u32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_f32.html">arch::aarch64::vreinterpret_u64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_f64.html">arch::aarch64::vreinterpret_u64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_p16.html">arch::aarch64::vreinterpret_u64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_p64.html">arch::aarch64::vreinterpret_u64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_p8.html">arch::aarch64::vreinterpret_u64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s16.html">arch::aarch64::vreinterpret_u64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s32.html">arch::aarch64::vreinterpret_u64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s64.html">arch::aarch64::vreinterpret_u64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s8.html">arch::aarch64::vreinterpret_u64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_u16.html">arch::aarch64::vreinterpret_u64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_u32.html">arch::aarch64::vreinterpret_u64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_u8.html">arch::aarch64::vreinterpret_u64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_f32.html">arch::aarch64::vreinterpret_u8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_f64.html">arch::aarch64::vreinterpret_u8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_p16.html">arch::aarch64::vreinterpret_u8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_p64.html">arch::aarch64::vreinterpret_u8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_p8.html">arch::aarch64::vreinterpret_u8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s16.html">arch::aarch64::vreinterpret_u8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s32.html">arch::aarch64::vreinterpret_u8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s64.html">arch::aarch64::vreinterpret_u8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s8.html">arch::aarch64::vreinterpret_u8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_u16.html">arch::aarch64::vreinterpret_u8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_u32.html">arch::aarch64::vreinterpret_u8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_u64.html">arch::aarch64::vreinterpret_u8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_f64.html">arch::aarch64::vreinterpretq_f32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_p128.html">arch::aarch64::vreinterpretq_f32_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_p16.html">arch::aarch64::vreinterpretq_f32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_p64.html">arch::aarch64::vreinterpretq_f32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_p8.html">arch::aarch64::vreinterpretq_f32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s16.html">arch::aarch64::vreinterpretq_f32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s32.html">arch::aarch64::vreinterpretq_f32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s64.html">arch::aarch64::vreinterpretq_f32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s8.html">arch::aarch64::vreinterpretq_f32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u16.html">arch::aarch64::vreinterpretq_f32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u32.html">arch::aarch64::vreinterpretq_f32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u64.html">arch::aarch64::vreinterpretq_f32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u8.html">arch::aarch64::vreinterpretq_f32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_f32.html">arch::aarch64::vreinterpretq_f64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_p128.html">arch::aarch64::vreinterpretq_f64_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_p16.html">arch::aarch64::vreinterpretq_f64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_p64.html">arch::aarch64::vreinterpretq_f64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_p8.html">arch::aarch64::vreinterpretq_f64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s16.html">arch::aarch64::vreinterpretq_f64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s32.html">arch::aarch64::vreinterpretq_f64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s64.html">arch::aarch64::vreinterpretq_f64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s8.html">arch::aarch64::vreinterpretq_f64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u16.html">arch::aarch64::vreinterpretq_f64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u32.html">arch::aarch64::vreinterpretq_f64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u64.html">arch::aarch64::vreinterpretq_f64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u8.html">arch::aarch64::vreinterpretq_f64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_f32.html">arch::aarch64::vreinterpretq_p128_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_f64.html">arch::aarch64::vreinterpretq_p128_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_p16.html">arch::aarch64::vreinterpretq_p128_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_p64.html">arch::aarch64::vreinterpretq_p128_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_p8.html">arch::aarch64::vreinterpretq_p128_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_s16.html">arch::aarch64::vreinterpretq_p128_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_s32.html">arch::aarch64::vreinterpretq_p128_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_s64.html">arch::aarch64::vreinterpretq_p128_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_s8.html">arch::aarch64::vreinterpretq_p128_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_u16.html">arch::aarch64::vreinterpretq_p128_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_u32.html">arch::aarch64::vreinterpretq_p128_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_u64.html">arch::aarch64::vreinterpretq_p128_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p128_u8.html">arch::aarch64::vreinterpretq_p128_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_f32.html">arch::aarch64::vreinterpretq_p16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_f64.html">arch::aarch64::vreinterpretq_p16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_p128.html">arch::aarch64::vreinterpretq_p16_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_p64.html">arch::aarch64::vreinterpretq_p16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_p8.html">arch::aarch64::vreinterpretq_p16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s16.html">arch::aarch64::vreinterpretq_p16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s32.html">arch::aarch64::vreinterpretq_p16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s64.html">arch::aarch64::vreinterpretq_p16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s8.html">arch::aarch64::vreinterpretq_p16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u16.html">arch::aarch64::vreinterpretq_p16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u32.html">arch::aarch64::vreinterpretq_p16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u64.html">arch::aarch64::vreinterpretq_p16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u8.html">arch::aarch64::vreinterpretq_p16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_f32.html">arch::aarch64::vreinterpretq_p64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_f64.html">arch::aarch64::vreinterpretq_p64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_p128.html">arch::aarch64::vreinterpretq_p64_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_p16.html">arch::aarch64::vreinterpretq_p64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_p8.html">arch::aarch64::vreinterpretq_p64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s16.html">arch::aarch64::vreinterpretq_p64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s32.html">arch::aarch64::vreinterpretq_p64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s64.html">arch::aarch64::vreinterpretq_p64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s8.html">arch::aarch64::vreinterpretq_p64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u16.html">arch::aarch64::vreinterpretq_p64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u32.html">arch::aarch64::vreinterpretq_p64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u64.html">arch::aarch64::vreinterpretq_p64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u8.html">arch::aarch64::vreinterpretq_p64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_f32.html">arch::aarch64::vreinterpretq_p8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_f64.html">arch::aarch64::vreinterpretq_p8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_p128.html">arch::aarch64::vreinterpretq_p8_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_p16.html">arch::aarch64::vreinterpretq_p8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_p64.html">arch::aarch64::vreinterpretq_p8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s16.html">arch::aarch64::vreinterpretq_p8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s32.html">arch::aarch64::vreinterpretq_p8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s64.html">arch::aarch64::vreinterpretq_p8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s8.html">arch::aarch64::vreinterpretq_p8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u16.html">arch::aarch64::vreinterpretq_p8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u32.html">arch::aarch64::vreinterpretq_p8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u64.html">arch::aarch64::vreinterpretq_p8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u8.html">arch::aarch64::vreinterpretq_p8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_f32.html">arch::aarch64::vreinterpretq_s16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_f64.html">arch::aarch64::vreinterpretq_s16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_p128.html">arch::aarch64::vreinterpretq_s16_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_p16.html">arch::aarch64::vreinterpretq_s16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_p64.html">arch::aarch64::vreinterpretq_s16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_p8.html">arch::aarch64::vreinterpretq_s16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_s32.html">arch::aarch64::vreinterpretq_s16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_s64.html">arch::aarch64::vreinterpretq_s16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_s8.html">arch::aarch64::vreinterpretq_s16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u16.html">arch::aarch64::vreinterpretq_s16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u32.html">arch::aarch64::vreinterpretq_s16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u64.html">arch::aarch64::vreinterpretq_s16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u8.html">arch::aarch64::vreinterpretq_s16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_f32.html">arch::aarch64::vreinterpretq_s32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_f64.html">arch::aarch64::vreinterpretq_s32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_p128.html">arch::aarch64::vreinterpretq_s32_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_p16.html">arch::aarch64::vreinterpretq_s32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_p64.html">arch::aarch64::vreinterpretq_s32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_p8.html">arch::aarch64::vreinterpretq_s32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_s16.html">arch::aarch64::vreinterpretq_s32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_s64.html">arch::aarch64::vreinterpretq_s32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_s8.html">arch::aarch64::vreinterpretq_s32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u16.html">arch::aarch64::vreinterpretq_s32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u32.html">arch::aarch64::vreinterpretq_s32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u64.html">arch::aarch64::vreinterpretq_s32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u8.html">arch::aarch64::vreinterpretq_s32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_f32.html">arch::aarch64::vreinterpretq_s64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_f64.html">arch::aarch64::vreinterpretq_s64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_p128.html">arch::aarch64::vreinterpretq_s64_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_p16.html">arch::aarch64::vreinterpretq_s64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_p64.html">arch::aarch64::vreinterpretq_s64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_p8.html">arch::aarch64::vreinterpretq_s64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_s16.html">arch::aarch64::vreinterpretq_s64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_s32.html">arch::aarch64::vreinterpretq_s64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_s8.html">arch::aarch64::vreinterpretq_s64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u16.html">arch::aarch64::vreinterpretq_s64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u32.html">arch::aarch64::vreinterpretq_s64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u64.html">arch::aarch64::vreinterpretq_s64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u8.html">arch::aarch64::vreinterpretq_s64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_f32.html">arch::aarch64::vreinterpretq_s8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_f64.html">arch::aarch64::vreinterpretq_s8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_p128.html">arch::aarch64::vreinterpretq_s8_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_p16.html">arch::aarch64::vreinterpretq_s8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_p64.html">arch::aarch64::vreinterpretq_s8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_p8.html">arch::aarch64::vreinterpretq_s8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_s16.html">arch::aarch64::vreinterpretq_s8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_s32.html">arch::aarch64::vreinterpretq_s8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_s64.html">arch::aarch64::vreinterpretq_s8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u16.html">arch::aarch64::vreinterpretq_s8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u32.html">arch::aarch64::vreinterpretq_s8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u64.html">arch::aarch64::vreinterpretq_s8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u8.html">arch::aarch64::vreinterpretq_s8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_f32.html">arch::aarch64::vreinterpretq_u16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_f64.html">arch::aarch64::vreinterpretq_u16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_p128.html">arch::aarch64::vreinterpretq_u16_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_p16.html">arch::aarch64::vreinterpretq_u16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_p64.html">arch::aarch64::vreinterpretq_u16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_p8.html">arch::aarch64::vreinterpretq_u16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s16.html">arch::aarch64::vreinterpretq_u16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s32.html">arch::aarch64::vreinterpretq_u16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s64.html">arch::aarch64::vreinterpretq_u16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s8.html">arch::aarch64::vreinterpretq_u16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_u32.html">arch::aarch64::vreinterpretq_u16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_u64.html">arch::aarch64::vreinterpretq_u16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_u8.html">arch::aarch64::vreinterpretq_u16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_f32.html">arch::aarch64::vreinterpretq_u32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_f64.html">arch::aarch64::vreinterpretq_u32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_p128.html">arch::aarch64::vreinterpretq_u32_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_p16.html">arch::aarch64::vreinterpretq_u32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_p64.html">arch::aarch64::vreinterpretq_u32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_p8.html">arch::aarch64::vreinterpretq_u32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s16.html">arch::aarch64::vreinterpretq_u32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s32.html">arch::aarch64::vreinterpretq_u32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s64.html">arch::aarch64::vreinterpretq_u32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s8.html">arch::aarch64::vreinterpretq_u32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_u16.html">arch::aarch64::vreinterpretq_u32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_u64.html">arch::aarch64::vreinterpretq_u32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_u8.html">arch::aarch64::vreinterpretq_u32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_f32.html">arch::aarch64::vreinterpretq_u64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_f64.html">arch::aarch64::vreinterpretq_u64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_p128.html">arch::aarch64::vreinterpretq_u64_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_p16.html">arch::aarch64::vreinterpretq_u64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_p64.html">arch::aarch64::vreinterpretq_u64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_p8.html">arch::aarch64::vreinterpretq_u64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s16.html">arch::aarch64::vreinterpretq_u64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s32.html">arch::aarch64::vreinterpretq_u64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s64.html">arch::aarch64::vreinterpretq_u64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s8.html">arch::aarch64::vreinterpretq_u64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_u16.html">arch::aarch64::vreinterpretq_u64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_u32.html">arch::aarch64::vreinterpretq_u64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_u8.html">arch::aarch64::vreinterpretq_u64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_f32.html">arch::aarch64::vreinterpretq_u8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_f64.html">arch::aarch64::vreinterpretq_u8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_p128.html">arch::aarch64::vreinterpretq_u8_p128</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_p16.html">arch::aarch64::vreinterpretq_u8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_p64.html">arch::aarch64::vreinterpretq_u8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_p8.html">arch::aarch64::vreinterpretq_u8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s16.html">arch::aarch64::vreinterpretq_u8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s32.html">arch::aarch64::vreinterpretq_u8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s64.html">arch::aarch64::vreinterpretq_u8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s8.html">arch::aarch64::vreinterpretq_u8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_u16.html">arch::aarch64::vreinterpretq_u8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_u32.html">arch::aarch64::vreinterpretq_u8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_u64.html">arch::aarch64::vreinterpretq_u8_u64</a></li><li><a href="arch/aarch64/fn.vrev16_p8.html">arch::aarch64::vrev16_p8</a></li><li><a href="arch/aarch64/fn.vrev16_s8.html">arch::aarch64::vrev16_s8</a></li><li><a href="arch/aarch64/fn.vrev16_u8.html">arch::aarch64::vrev16_u8</a></li><li><a href="arch/aarch64/fn.vrev16q_p8.html">arch::aarch64::vrev16q_p8</a></li><li><a href="arch/aarch64/fn.vrev16q_s8.html">arch::aarch64::vrev16q_s8</a></li><li><a href="arch/aarch64/fn.vrev16q_u8.html">arch::aarch64::vrev16q_u8</a></li><li><a href="arch/aarch64/fn.vrev32_p16.html">arch::aarch64::vrev32_p16</a></li><li><a href="arch/aarch64/fn.vrev32_p8.html">arch::aarch64::vrev32_p8</a></li><li><a href="arch/aarch64/fn.vrev32_s16.html">arch::aarch64::vrev32_s16</a></li><li><a href="arch/aarch64/fn.vrev32_s8.html">arch::aarch64::vrev32_s8</a></li><li><a href="arch/aarch64/fn.vrev32_u16.html">arch::aarch64::vrev32_u16</a></li><li><a href="arch/aarch64/fn.vrev32_u8.html">arch::aarch64::vrev32_u8</a></li><li><a href="arch/aarch64/fn.vrev32q_p16.html">arch::aarch64::vrev32q_p16</a></li><li><a href="arch/aarch64/fn.vrev32q_p8.html">arch::aarch64::vrev32q_p8</a></li><li><a href="arch/aarch64/fn.vrev32q_s16.html">arch::aarch64::vrev32q_s16</a></li><li><a href="arch/aarch64/fn.vrev32q_s8.html">arch::aarch64::vrev32q_s8</a></li><li><a href="arch/aarch64/fn.vrev32q_u16.html">arch::aarch64::vrev32q_u16</a></li><li><a href="arch/aarch64/fn.vrev32q_u8.html">arch::aarch64::vrev32q_u8</a></li><li><a href="arch/aarch64/fn.vrev64_f32.html">arch::aarch64::vrev64_f32</a></li><li><a href="arch/aarch64/fn.vrev64_p16.html">arch::aarch64::vrev64_p16</a></li><li><a href="arch/aarch64/fn.vrev64_p8.html">arch::aarch64::vrev64_p8</a></li><li><a href="arch/aarch64/fn.vrev64_s16.html">arch::aarch64::vrev64_s16</a></li><li><a href="arch/aarch64/fn.vrev64_s32.html">arch::aarch64::vrev64_s32</a></li><li><a href="arch/aarch64/fn.vrev64_s8.html">arch::aarch64::vrev64_s8</a></li><li><a href="arch/aarch64/fn.vrev64_u16.html">arch::aarch64::vrev64_u16</a></li><li><a href="arch/aarch64/fn.vrev64_u32.html">arch::aarch64::vrev64_u32</a></li><li><a href="arch/aarch64/fn.vrev64_u8.html">arch::aarch64::vrev64_u8</a></li><li><a href="arch/aarch64/fn.vrev64q_f32.html">arch::aarch64::vrev64q_f32</a></li><li><a href="arch/aarch64/fn.vrev64q_p16.html">arch::aarch64::vrev64q_p16</a></li><li><a href="arch/aarch64/fn.vrev64q_p8.html">arch::aarch64::vrev64q_p8</a></li><li><a href="arch/aarch64/fn.vrev64q_s16.html">arch::aarch64::vrev64q_s16</a></li><li><a href="arch/aarch64/fn.vrev64q_s32.html">arch::aarch64::vrev64q_s32</a></li><li><a href="arch/aarch64/fn.vrev64q_s8.html">arch::aarch64::vrev64q_s8</a></li><li><a href="arch/aarch64/fn.vrev64q_u16.html">arch::aarch64::vrev64q_u16</a></li><li><a href="arch/aarch64/fn.vrev64q_u32.html">arch::aarch64::vrev64q_u32</a></li><li><a href="arch/aarch64/fn.vrev64q_u8.html">arch::aarch64::vrev64q_u8</a></li><li><a href="arch/aarch64/fn.vrhadd_s16.html">arch::aarch64::vrhadd_s16</a></li><li><a href="arch/aarch64/fn.vrhadd_s32.html">arch::aarch64::vrhadd_s32</a></li><li><a href="arch/aarch64/fn.vrhadd_s8.html">arch::aarch64::vrhadd_s8</a></li><li><a href="arch/aarch64/fn.vrhadd_u16.html">arch::aarch64::vrhadd_u16</a></li><li><a href="arch/aarch64/fn.vrhadd_u32.html">arch::aarch64::vrhadd_u32</a></li><li><a href="arch/aarch64/fn.vrhadd_u8.html">arch::aarch64::vrhadd_u8</a></li><li><a href="arch/aarch64/fn.vrhaddq_s16.html">arch::aarch64::vrhaddq_s16</a></li><li><a href="arch/aarch64/fn.vrhaddq_s32.html">arch::aarch64::vrhaddq_s32</a></li><li><a href="arch/aarch64/fn.vrhaddq_s8.html">arch::aarch64::vrhaddq_s8</a></li><li><a href="arch/aarch64/fn.vrhaddq_u16.html">arch::aarch64::vrhaddq_u16</a></li><li><a href="arch/aarch64/fn.vrhaddq_u32.html">arch::aarch64::vrhaddq_u32</a></li><li><a href="arch/aarch64/fn.vrhaddq_u8.html">arch::aarch64::vrhaddq_u8</a></li><li><a href="arch/aarch64/fn.vrnd32x_f32.html">arch::aarch64::vrnd32x_f32</a></li><li><a href="arch/aarch64/fn.vrnd32xq_f32.html">arch::aarch64::vrnd32xq_f32</a></li><li><a href="arch/aarch64/fn.vrnd32z_f32.html">arch::aarch64::vrnd32z_f32</a></li><li><a href="arch/aarch64/fn.vrnd32zq_f32.html">arch::aarch64::vrnd32zq_f32</a></li><li><a href="arch/aarch64/fn.vrnd64x_f32.html">arch::aarch64::vrnd64x_f32</a></li><li><a href="arch/aarch64/fn.vrnd64xq_f32.html">arch::aarch64::vrnd64xq_f32</a></li><li><a href="arch/aarch64/fn.vrnd64z_f32.html">arch::aarch64::vrnd64z_f32</a></li><li><a href="arch/aarch64/fn.vrnd64zq_f32.html">arch::aarch64::vrnd64zq_f32</a></li><li><a href="arch/aarch64/fn.vrnd_f32.html">arch::aarch64::vrnd_f32</a></li><li><a href="arch/aarch64/fn.vrnd_f64.html">arch::aarch64::vrnd_f64</a></li><li><a href="arch/aarch64/fn.vrnda_f32.html">arch::aarch64::vrnda_f32</a></li><li><a href="arch/aarch64/fn.vrnda_f64.html">arch::aarch64::vrnda_f64</a></li><li><a href="arch/aarch64/fn.vrndaq_f32.html">arch::aarch64::vrndaq_f32</a></li><li><a href="arch/aarch64/fn.vrndaq_f64.html">arch::aarch64::vrndaq_f64</a></li><li><a href="arch/aarch64/fn.vrndi_f32.html">arch::aarch64::vrndi_f32</a></li><li><a href="arch/aarch64/fn.vrndi_f64.html">arch::aarch64::vrndi_f64</a></li><li><a href="arch/aarch64/fn.vrndiq_f32.html">arch::aarch64::vrndiq_f32</a></li><li><a href="arch/aarch64/fn.vrndiq_f64.html">arch::aarch64::vrndiq_f64</a></li><li><a href="arch/aarch64/fn.vrndm_f32.html">arch::aarch64::vrndm_f32</a></li><li><a href="arch/aarch64/fn.vrndm_f64.html">arch::aarch64::vrndm_f64</a></li><li><a href="arch/aarch64/fn.vrndmq_f32.html">arch::aarch64::vrndmq_f32</a></li><li><a href="arch/aarch64/fn.vrndmq_f64.html">arch::aarch64::vrndmq_f64</a></li><li><a href="arch/aarch64/fn.vrndn_f32.html">arch::aarch64::vrndn_f32</a></li><li><a href="arch/aarch64/fn.vrndn_f64.html">arch::aarch64::vrndn_f64</a></li><li><a href="arch/aarch64/fn.vrndnq_f32.html">arch::aarch64::vrndnq_f32</a></li><li><a href="arch/aarch64/fn.vrndnq_f64.html">arch::aarch64::vrndnq_f64</a></li><li><a href="arch/aarch64/fn.vrndns_f32.html">arch::aarch64::vrndns_f32</a></li><li><a href="arch/aarch64/fn.vrndp_f32.html">arch::aarch64::vrndp_f32</a></li><li><a href="arch/aarch64/fn.vrndp_f64.html">arch::aarch64::vrndp_f64</a></li><li><a href="arch/aarch64/fn.vrndpq_f32.html">arch::aarch64::vrndpq_f32</a></li><li><a href="arch/aarch64/fn.vrndpq_f64.html">arch::aarch64::vrndpq_f64</a></li><li><a href="arch/aarch64/fn.vrndq_f32.html">arch::aarch64::vrndq_f32</a></li><li><a href="arch/aarch64/fn.vrndq_f64.html">arch::aarch64::vrndq_f64</a></li><li><a href="arch/aarch64/fn.vrndx_f32.html">arch::aarch64::vrndx_f32</a></li><li><a href="arch/aarch64/fn.vrndx_f64.html">arch::aarch64::vrndx_f64</a></li><li><a href="arch/aarch64/fn.vrndxq_f32.html">arch::aarch64::vrndxq_f32</a></li><li><a href="arch/aarch64/fn.vrndxq_f64.html">arch::aarch64::vrndxq_f64</a></li><li><a href="arch/aarch64/fn.vrshl_s16.html">arch::aarch64::vrshl_s16</a></li><li><a href="arch/aarch64/fn.vrshl_s32.html">arch::aarch64::vrshl_s32</a></li><li><a href="arch/aarch64/fn.vrshl_s64.html">arch::aarch64::vrshl_s64</a></li><li><a href="arch/aarch64/fn.vrshl_s8.html">arch::aarch64::vrshl_s8</a></li><li><a href="arch/aarch64/fn.vrshl_u16.html">arch::aarch64::vrshl_u16</a></li><li><a href="arch/aarch64/fn.vrshl_u32.html">arch::aarch64::vrshl_u32</a></li><li><a href="arch/aarch64/fn.vrshl_u64.html">arch::aarch64::vrshl_u64</a></li><li><a href="arch/aarch64/fn.vrshl_u8.html">arch::aarch64::vrshl_u8</a></li><li><a href="arch/aarch64/fn.vrshld_s64.html">arch::aarch64::vrshld_s64</a></li><li><a href="arch/aarch64/fn.vrshld_u64.html">arch::aarch64::vrshld_u64</a></li><li><a href="arch/aarch64/fn.vrshlq_s16.html">arch::aarch64::vrshlq_s16</a></li><li><a href="arch/aarch64/fn.vrshlq_s32.html">arch::aarch64::vrshlq_s32</a></li><li><a href="arch/aarch64/fn.vrshlq_s64.html">arch::aarch64::vrshlq_s64</a></li><li><a href="arch/aarch64/fn.vrshlq_s8.html">arch::aarch64::vrshlq_s8</a></li><li><a href="arch/aarch64/fn.vrshlq_u16.html">arch::aarch64::vrshlq_u16</a></li><li><a href="arch/aarch64/fn.vrshlq_u32.html">arch::aarch64::vrshlq_u32</a></li><li><a href="arch/aarch64/fn.vrshlq_u64.html">arch::aarch64::vrshlq_u64</a></li><li><a href="arch/aarch64/fn.vrshlq_u8.html">arch::aarch64::vrshlq_u8</a></li><li><a href="arch/aarch64/fn.vrshr_n_s16.html">arch::aarch64::vrshr_n_s16</a></li><li><a href="arch/aarch64/fn.vrshr_n_s32.html">arch::aarch64::vrshr_n_s32</a></li><li><a href="arch/aarch64/fn.vrshr_n_s64.html">arch::aarch64::vrshr_n_s64</a></li><li><a href="arch/aarch64/fn.vrshr_n_s8.html">arch::aarch64::vrshr_n_s8</a></li><li><a href="arch/aarch64/fn.vrshr_n_u16.html">arch::aarch64::vrshr_n_u16</a></li><li><a href="arch/aarch64/fn.vrshr_n_u32.html">arch::aarch64::vrshr_n_u32</a></li><li><a href="arch/aarch64/fn.vrshr_n_u64.html">arch::aarch64::vrshr_n_u64</a></li><li><a href="arch/aarch64/fn.vrshr_n_u8.html">arch::aarch64::vrshr_n_u8</a></li><li><a href="arch/aarch64/fn.vrshrd_n_s64.html">arch::aarch64::vrshrd_n_s64</a></li><li><a href="arch/aarch64/fn.vrshrd_n_u64.html">arch::aarch64::vrshrd_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_s16.html">arch::aarch64::vrshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_s32.html">arch::aarch64::vrshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_s64.html">arch::aarch64::vrshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_u16.html">arch::aarch64::vrshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_u32.html">arch::aarch64::vrshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_u64.html">arch::aarch64::vrshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrn_n_u16.html">arch::aarch64::vrshrn_n_u16</a></li><li><a href="arch/aarch64/fn.vrshrn_n_u32.html">arch::aarch64::vrshrn_n_u32</a></li><li><a href="arch/aarch64/fn.vrshrn_n_u64.html">arch::aarch64::vrshrn_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s16.html">arch::aarch64::vrshrq_n_s16</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s32.html">arch::aarch64::vrshrq_n_s32</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s64.html">arch::aarch64::vrshrq_n_s64</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s8.html">arch::aarch64::vrshrq_n_s8</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u16.html">arch::aarch64::vrshrq_n_u16</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u32.html">arch::aarch64::vrshrq_n_u32</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u64.html">arch::aarch64::vrshrq_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u8.html">arch::aarch64::vrshrq_n_u8</a></li><li><a href="arch/aarch64/fn.vrsqrte_f32.html">arch::aarch64::vrsqrte_f32</a></li><li><a href="arch/aarch64/fn.vrsqrte_f64.html">arch::aarch64::vrsqrte_f64</a></li><li><a href="arch/aarch64/fn.vrsqrte_u32.html">arch::aarch64::vrsqrte_u32</a></li><li><a href="arch/aarch64/fn.vrsqrted_f64.html">arch::aarch64::vrsqrted_f64</a></li><li><a href="arch/aarch64/fn.vrsqrteq_f32.html">arch::aarch64::vrsqrteq_f32</a></li><li><a href="arch/aarch64/fn.vrsqrteq_f64.html">arch::aarch64::vrsqrteq_f64</a></li><li><a href="arch/aarch64/fn.vrsqrteq_u32.html">arch::aarch64::vrsqrteq_u32</a></li><li><a href="arch/aarch64/fn.vrsqrtes_f32.html">arch::aarch64::vrsqrtes_f32</a></li><li><a href="arch/aarch64/fn.vrsqrts_f32.html">arch::aarch64::vrsqrts_f32</a></li><li><a href="arch/aarch64/fn.vrsqrts_f64.html">arch::aarch64::vrsqrts_f64</a></li><li><a href="arch/aarch64/fn.vrsqrtsd_f64.html">arch::aarch64::vrsqrtsd_f64</a></li><li><a href="arch/aarch64/fn.vrsqrtsq_f32.html">arch::aarch64::vrsqrtsq_f32</a></li><li><a href="arch/aarch64/fn.vrsqrtsq_f64.html">arch::aarch64::vrsqrtsq_f64</a></li><li><a href="arch/aarch64/fn.vrsqrtss_f32.html">arch::aarch64::vrsqrtss_f32</a></li><li><a href="arch/aarch64/fn.vrsra_n_s16.html">arch::aarch64::vrsra_n_s16</a></li><li><a href="arch/aarch64/fn.vrsra_n_s32.html">arch::aarch64::vrsra_n_s32</a></li><li><a href="arch/aarch64/fn.vrsra_n_s64.html">arch::aarch64::vrsra_n_s64</a></li><li><a href="arch/aarch64/fn.vrsra_n_s8.html">arch::aarch64::vrsra_n_s8</a></li><li><a href="arch/aarch64/fn.vrsra_n_u16.html">arch::aarch64::vrsra_n_u16</a></li><li><a href="arch/aarch64/fn.vrsra_n_u32.html">arch::aarch64::vrsra_n_u32</a></li><li><a href="arch/aarch64/fn.vrsra_n_u64.html">arch::aarch64::vrsra_n_u64</a></li><li><a href="arch/aarch64/fn.vrsra_n_u8.html">arch::aarch64::vrsra_n_u8</a></li><li><a href="arch/aarch64/fn.vrsrad_n_s64.html">arch::aarch64::vrsrad_n_s64</a></li><li><a href="arch/aarch64/fn.vrsrad_n_u64.html">arch::aarch64::vrsrad_n_u64</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s16.html">arch::aarch64::vrsraq_n_s16</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s32.html">arch::aarch64::vrsraq_n_s32</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s64.html">arch::aarch64::vrsraq_n_s64</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s8.html">arch::aarch64::vrsraq_n_s8</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u16.html">arch::aarch64::vrsraq_n_u16</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u32.html">arch::aarch64::vrsraq_n_u32</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u64.html">arch::aarch64::vrsraq_n_u64</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u8.html">arch::aarch64::vrsraq_n_u8</a></li><li><a href="arch/aarch64/fn.vrsubhn_high_s16.html">arch::aarch64::vrsubhn_high_s16</a></li><li><a href="arch/aarch64/fn.vrsubhn_high_s32.html">arch::aarch64::vrsubhn_high_s32</a></li><li><a href="arch/aarch64/fn.vrsubhn_high_s64.html">arch::aarch64::vrsubhn_high_s64</a></li><li><a href="arch/aarch64/fn.vrsubhn_high_u16.html">arch::aarch64::vrsubhn_high_u16</a></li><li><a href="arch/aarch64/fn.vrsubhn_high_u32.html">arch::aarch64::vrsubhn_high_u32</a></li><li><a href="arch/aarch64/fn.vrsubhn_high_u64.html">arch::aarch64::vrsubhn_high_u64</a></li><li><a href="arch/aarch64/fn.vrsubhn_s16.html">arch::aarch64::vrsubhn_s16</a></li><li><a href="arch/aarch64/fn.vrsubhn_s32.html">arch::aarch64::vrsubhn_s32</a></li><li><a href="arch/aarch64/fn.vrsubhn_s64.html">arch::aarch64::vrsubhn_s64</a></li><li><a href="arch/aarch64/fn.vrsubhn_u16.html">arch::aarch64::vrsubhn_u16</a></li><li><a href="arch/aarch64/fn.vrsubhn_u32.html">arch::aarch64::vrsubhn_u32</a></li><li><a href="arch/aarch64/fn.vrsubhn_u64.html">arch::aarch64::vrsubhn_u64</a></li><li><a href="arch/aarch64/fn.vset_lane_f32.html">arch::aarch64::vset_lane_f32</a></li><li><a href="arch/aarch64/fn.vset_lane_f64.html">arch::aarch64::vset_lane_f64</a></li><li><a href="arch/aarch64/fn.vset_lane_p16.html">arch::aarch64::vset_lane_p16</a></li><li><a href="arch/aarch64/fn.vset_lane_p64.html">arch::aarch64::vset_lane_p64</a></li><li><a href="arch/aarch64/fn.vset_lane_p8.html">arch::aarch64::vset_lane_p8</a></li><li><a href="arch/aarch64/fn.vset_lane_s16.html">arch::aarch64::vset_lane_s16</a></li><li><a href="arch/aarch64/fn.vset_lane_s32.html">arch::aarch64::vset_lane_s32</a></li><li><a href="arch/aarch64/fn.vset_lane_s64.html">arch::aarch64::vset_lane_s64</a></li><li><a href="arch/aarch64/fn.vset_lane_s8.html">arch::aarch64::vset_lane_s8</a></li><li><a href="arch/aarch64/fn.vset_lane_u16.html">arch::aarch64::vset_lane_u16</a></li><li><a href="arch/aarch64/fn.vset_lane_u32.html">arch::aarch64::vset_lane_u32</a></li><li><a href="arch/aarch64/fn.vset_lane_u64.html">arch::aarch64::vset_lane_u64</a></li><li><a href="arch/aarch64/fn.vset_lane_u8.html">arch::aarch64::vset_lane_u8</a></li><li><a href="arch/aarch64/fn.vsetq_lane_f32.html">arch::aarch64::vsetq_lane_f32</a></li><li><a href="arch/aarch64/fn.vsetq_lane_f64.html">arch::aarch64::vsetq_lane_f64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_p16.html">arch::aarch64::vsetq_lane_p16</a></li><li><a href="arch/aarch64/fn.vsetq_lane_p64.html">arch::aarch64::vsetq_lane_p64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_p8.html">arch::aarch64::vsetq_lane_p8</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s16.html">arch::aarch64::vsetq_lane_s16</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s32.html">arch::aarch64::vsetq_lane_s32</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s64.html">arch::aarch64::vsetq_lane_s64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s8.html">arch::aarch64::vsetq_lane_s8</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u16.html">arch::aarch64::vsetq_lane_u16</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u32.html">arch::aarch64::vsetq_lane_u32</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u64.html">arch::aarch64::vsetq_lane_u64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u8.html">arch::aarch64::vsetq_lane_u8</a></li><li><a href="arch/aarch64/fn.vsha1cq_u32.html">arch::aarch64::vsha1cq_u32</a></li><li><a href="arch/aarch64/fn.vsha1h_u32.html">arch::aarch64::vsha1h_u32</a></li><li><a href="arch/aarch64/fn.vsha1mq_u32.html">arch::aarch64::vsha1mq_u32</a></li><li><a href="arch/aarch64/fn.vsha1pq_u32.html">arch::aarch64::vsha1pq_u32</a></li><li><a href="arch/aarch64/fn.vsha1su0q_u32.html">arch::aarch64::vsha1su0q_u32</a></li><li><a href="arch/aarch64/fn.vsha1su1q_u32.html">arch::aarch64::vsha1su1q_u32</a></li><li><a href="arch/aarch64/fn.vsha256h2q_u32.html">arch::aarch64::vsha256h2q_u32</a></li><li><a href="arch/aarch64/fn.vsha256hq_u32.html">arch::aarch64::vsha256hq_u32</a></li><li><a href="arch/aarch64/fn.vsha256su0q_u32.html">arch::aarch64::vsha256su0q_u32</a></li><li><a href="arch/aarch64/fn.vsha256su1q_u32.html">arch::aarch64::vsha256su1q_u32</a></li><li><a href="arch/aarch64/fn.vsha512h2q_u64.html">arch::aarch64::vsha512h2q_u64</a></li><li><a href="arch/aarch64/fn.vsha512hq_u64.html">arch::aarch64::vsha512hq_u64</a></li><li><a href="arch/aarch64/fn.vsha512su0q_u64.html">arch::aarch64::vsha512su0q_u64</a></li><li><a href="arch/aarch64/fn.vsha512su1q_u64.html">arch::aarch64::vsha512su1q_u64</a></li><li><a href="arch/aarch64/fn.vshl_n_s16.html">arch::aarch64::vshl_n_s16</a></li><li><a href="arch/aarch64/fn.vshl_n_s32.html">arch::aarch64::vshl_n_s32</a></li><li><a href="arch/aarch64/fn.vshl_n_s64.html">arch::aarch64::vshl_n_s64</a></li><li><a href="arch/aarch64/fn.vshl_n_s8.html">arch::aarch64::vshl_n_s8</a></li><li><a href="arch/aarch64/fn.vshl_n_u16.html">arch::aarch64::vshl_n_u16</a></li><li><a href="arch/aarch64/fn.vshl_n_u32.html">arch::aarch64::vshl_n_u32</a></li><li><a href="arch/aarch64/fn.vshl_n_u64.html">arch::aarch64::vshl_n_u64</a></li><li><a href="arch/aarch64/fn.vshl_n_u8.html">arch::aarch64::vshl_n_u8</a></li><li><a href="arch/aarch64/fn.vshl_s16.html">arch::aarch64::vshl_s16</a></li><li><a href="arch/aarch64/fn.vshl_s32.html">arch::aarch64::vshl_s32</a></li><li><a href="arch/aarch64/fn.vshl_s64.html">arch::aarch64::vshl_s64</a></li><li><a href="arch/aarch64/fn.vshl_s8.html">arch::aarch64::vshl_s8</a></li><li><a href="arch/aarch64/fn.vshl_u16.html">arch::aarch64::vshl_u16</a></li><li><a href="arch/aarch64/fn.vshl_u32.html">arch::aarch64::vshl_u32</a></li><li><a href="arch/aarch64/fn.vshl_u64.html">arch::aarch64::vshl_u64</a></li><li><a href="arch/aarch64/fn.vshl_u8.html">arch::aarch64::vshl_u8</a></li><li><a href="arch/aarch64/fn.vshld_n_s64.html">arch::aarch64::vshld_n_s64</a></li><li><a href="arch/aarch64/fn.vshld_n_u64.html">arch::aarch64::vshld_n_u64</a></li><li><a href="arch/aarch64/fn.vshld_s64.html">arch::aarch64::vshld_s64</a></li><li><a href="arch/aarch64/fn.vshld_u64.html">arch::aarch64::vshld_u64</a></li><li><a href="arch/aarch64/fn.vshll_high_n_s16.html">arch::aarch64::vshll_high_n_s16</a></li><li><a href="arch/aarch64/fn.vshll_high_n_s32.html">arch::aarch64::vshll_high_n_s32</a></li><li><a href="arch/aarch64/fn.vshll_high_n_s8.html">arch::aarch64::vshll_high_n_s8</a></li><li><a href="arch/aarch64/fn.vshll_high_n_u16.html">arch::aarch64::vshll_high_n_u16</a></li><li><a href="arch/aarch64/fn.vshll_high_n_u32.html">arch::aarch64::vshll_high_n_u32</a></li><li><a href="arch/aarch64/fn.vshll_high_n_u8.html">arch::aarch64::vshll_high_n_u8</a></li><li><a href="arch/aarch64/fn.vshll_n_s16.html">arch::aarch64::vshll_n_s16</a></li><li><a href="arch/aarch64/fn.vshll_n_s32.html">arch::aarch64::vshll_n_s32</a></li><li><a href="arch/aarch64/fn.vshll_n_s8.html">arch::aarch64::vshll_n_s8</a></li><li><a href="arch/aarch64/fn.vshll_n_u16.html">arch::aarch64::vshll_n_u16</a></li><li><a href="arch/aarch64/fn.vshll_n_u32.html">arch::aarch64::vshll_n_u32</a></li><li><a href="arch/aarch64/fn.vshll_n_u8.html">arch::aarch64::vshll_n_u8</a></li><li><a href="arch/aarch64/fn.vshlq_n_s16.html">arch::aarch64::vshlq_n_s16</a></li><li><a href="arch/aarch64/fn.vshlq_n_s32.html">arch::aarch64::vshlq_n_s32</a></li><li><a href="arch/aarch64/fn.vshlq_n_s64.html">arch::aarch64::vshlq_n_s64</a></li><li><a href="arch/aarch64/fn.vshlq_n_s8.html">arch::aarch64::vshlq_n_s8</a></li><li><a href="arch/aarch64/fn.vshlq_n_u16.html">arch::aarch64::vshlq_n_u16</a></li><li><a href="arch/aarch64/fn.vshlq_n_u32.html">arch::aarch64::vshlq_n_u32</a></li><li><a href="arch/aarch64/fn.vshlq_n_u64.html">arch::aarch64::vshlq_n_u64</a></li><li><a href="arch/aarch64/fn.vshlq_n_u8.html">arch::aarch64::vshlq_n_u8</a></li><li><a href="arch/aarch64/fn.vshlq_s16.html">arch::aarch64::vshlq_s16</a></li><li><a href="arch/aarch64/fn.vshlq_s32.html">arch::aarch64::vshlq_s32</a></li><li><a href="arch/aarch64/fn.vshlq_s64.html">arch::aarch64::vshlq_s64</a></li><li><a href="arch/aarch64/fn.vshlq_s8.html">arch::aarch64::vshlq_s8</a></li><li><a href="arch/aarch64/fn.vshlq_u16.html">arch::aarch64::vshlq_u16</a></li><li><a href="arch/aarch64/fn.vshlq_u32.html">arch::aarch64::vshlq_u32</a></li><li><a href="arch/aarch64/fn.vshlq_u64.html">arch::aarch64::vshlq_u64</a></li><li><a href="arch/aarch64/fn.vshlq_u8.html">arch::aarch64::vshlq_u8</a></li><li><a href="arch/aarch64/fn.vshr_n_s16.html">arch::aarch64::vshr_n_s16</a></li><li><a href="arch/aarch64/fn.vshr_n_s32.html">arch::aarch64::vshr_n_s32</a></li><li><a href="arch/aarch64/fn.vshr_n_s64.html">arch::aarch64::vshr_n_s64</a></li><li><a href="arch/aarch64/fn.vshr_n_s8.html">arch::aarch64::vshr_n_s8</a></li><li><a href="arch/aarch64/fn.vshr_n_u16.html">arch::aarch64::vshr_n_u16</a></li><li><a href="arch/aarch64/fn.vshr_n_u32.html">arch::aarch64::vshr_n_u32</a></li><li><a href="arch/aarch64/fn.vshr_n_u64.html">arch::aarch64::vshr_n_u64</a></li><li><a href="arch/aarch64/fn.vshr_n_u8.html">arch::aarch64::vshr_n_u8</a></li><li><a href="arch/aarch64/fn.vshrd_n_s64.html">arch::aarch64::vshrd_n_s64</a></li><li><a href="arch/aarch64/fn.vshrd_n_u64.html">arch::aarch64::vshrd_n_u64</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_s16.html">arch::aarch64::vshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_s32.html">arch::aarch64::vshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_s64.html">arch::aarch64::vshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_u16.html">arch::aarch64::vshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_u32.html">arch::aarch64::vshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_u64.html">arch::aarch64::vshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vshrn_n_s16.html">arch::aarch64::vshrn_n_s16</a></li><li><a href="arch/aarch64/fn.vshrn_n_s32.html">arch::aarch64::vshrn_n_s32</a></li><li><a href="arch/aarch64/fn.vshrn_n_s64.html">arch::aarch64::vshrn_n_s64</a></li><li><a href="arch/aarch64/fn.vshrn_n_u16.html">arch::aarch64::vshrn_n_u16</a></li><li><a href="arch/aarch64/fn.vshrn_n_u32.html">arch::aarch64::vshrn_n_u32</a></li><li><a href="arch/aarch64/fn.vshrn_n_u64.html">arch::aarch64::vshrn_n_u64</a></li><li><a href="arch/aarch64/fn.vshrq_n_s16.html">arch::aarch64::vshrq_n_s16</a></li><li><a href="arch/aarch64/fn.vshrq_n_s32.html">arch::aarch64::vshrq_n_s32</a></li><li><a href="arch/aarch64/fn.vshrq_n_s64.html">arch::aarch64::vshrq_n_s64</a></li><li><a href="arch/aarch64/fn.vshrq_n_s8.html">arch::aarch64::vshrq_n_s8</a></li><li><a href="arch/aarch64/fn.vshrq_n_u16.html">arch::aarch64::vshrq_n_u16</a></li><li><a href="arch/aarch64/fn.vshrq_n_u32.html">arch::aarch64::vshrq_n_u32</a></li><li><a href="arch/aarch64/fn.vshrq_n_u64.html">arch::aarch64::vshrq_n_u64</a></li><li><a href="arch/aarch64/fn.vshrq_n_u8.html">arch::aarch64::vshrq_n_u8</a></li><li><a href="arch/aarch64/fn.vsli_n_p16.html">arch::aarch64::vsli_n_p16</a></li><li><a href="arch/aarch64/fn.vsli_n_p64.html">arch::aarch64::vsli_n_p64</a></li><li><a href="arch/aarch64/fn.vsli_n_p8.html">arch::aarch64::vsli_n_p8</a></li><li><a href="arch/aarch64/fn.vsli_n_s16.html">arch::aarch64::vsli_n_s16</a></li><li><a href="arch/aarch64/fn.vsli_n_s32.html">arch::aarch64::vsli_n_s32</a></li><li><a href="arch/aarch64/fn.vsli_n_s64.html">arch::aarch64::vsli_n_s64</a></li><li><a href="arch/aarch64/fn.vsli_n_s8.html">arch::aarch64::vsli_n_s8</a></li><li><a href="arch/aarch64/fn.vsli_n_u16.html">arch::aarch64::vsli_n_u16</a></li><li><a href="arch/aarch64/fn.vsli_n_u32.html">arch::aarch64::vsli_n_u32</a></li><li><a href="arch/aarch64/fn.vsli_n_u64.html">arch::aarch64::vsli_n_u64</a></li><li><a href="arch/aarch64/fn.vsli_n_u8.html">arch::aarch64::vsli_n_u8</a></li><li><a href="arch/aarch64/fn.vslid_n_s64.html">arch::aarch64::vslid_n_s64</a></li><li><a href="arch/aarch64/fn.vslid_n_u64.html">arch::aarch64::vslid_n_u64</a></li><li><a href="arch/aarch64/fn.vsliq_n_p16.html">arch::aarch64::vsliq_n_p16</a></li><li><a href="arch/aarch64/fn.vsliq_n_p64.html">arch::aarch64::vsliq_n_p64</a></li><li><a href="arch/aarch64/fn.vsliq_n_p8.html">arch::aarch64::vsliq_n_p8</a></li><li><a href="arch/aarch64/fn.vsliq_n_s16.html">arch::aarch64::vsliq_n_s16</a></li><li><a href="arch/aarch64/fn.vsliq_n_s32.html">arch::aarch64::vsliq_n_s32</a></li><li><a href="arch/aarch64/fn.vsliq_n_s64.html">arch::aarch64::vsliq_n_s64</a></li><li><a href="arch/aarch64/fn.vsliq_n_s8.html">arch::aarch64::vsliq_n_s8</a></li><li><a href="arch/aarch64/fn.vsliq_n_u16.html">arch::aarch64::vsliq_n_u16</a></li><li><a href="arch/aarch64/fn.vsliq_n_u32.html">arch::aarch64::vsliq_n_u32</a></li><li><a href="arch/aarch64/fn.vsliq_n_u64.html">arch::aarch64::vsliq_n_u64</a></li><li><a href="arch/aarch64/fn.vsliq_n_u8.html">arch::aarch64::vsliq_n_u8</a></li><li><a href="arch/aarch64/fn.vsm3partw1q_u32.html">arch::aarch64::vsm3partw1q_u32</a></li><li><a href="arch/aarch64/fn.vsm3partw2q_u32.html">arch::aarch64::vsm3partw2q_u32</a></li><li><a href="arch/aarch64/fn.vsm3ss1q_u32.html">arch::aarch64::vsm3ss1q_u32</a></li><li><a href="arch/aarch64/fn.vsm3tt1aq_u32.html">arch::aarch64::vsm3tt1aq_u32</a></li><li><a href="arch/aarch64/fn.vsm3tt1bq_u32.html">arch::aarch64::vsm3tt1bq_u32</a></li><li><a href="arch/aarch64/fn.vsm3tt2aq_u32.html">arch::aarch64::vsm3tt2aq_u32</a></li><li><a href="arch/aarch64/fn.vsm3tt2bq_u32.html">arch::aarch64::vsm3tt2bq_u32</a></li><li><a href="arch/aarch64/fn.vsm4ekeyq_u32.html">arch::aarch64::vsm4ekeyq_u32</a></li><li><a href="arch/aarch64/fn.vsm4eq_u32.html">arch::aarch64::vsm4eq_u32</a></li><li><a href="arch/aarch64/fn.vsqadd_u16.html">arch::aarch64::vsqadd_u16</a></li><li><a href="arch/aarch64/fn.vsqadd_u32.html">arch::aarch64::vsqadd_u32</a></li><li><a href="arch/aarch64/fn.vsqadd_u64.html">arch::aarch64::vsqadd_u64</a></li><li><a href="arch/aarch64/fn.vsqadd_u8.html">arch::aarch64::vsqadd_u8</a></li><li><a href="arch/aarch64/fn.vsqaddb_u8.html">arch::aarch64::vsqaddb_u8</a></li><li><a href="arch/aarch64/fn.vsqaddd_u64.html">arch::aarch64::vsqaddd_u64</a></li><li><a href="arch/aarch64/fn.vsqaddh_u16.html">arch::aarch64::vsqaddh_u16</a></li><li><a href="arch/aarch64/fn.vsqaddq_u16.html">arch::aarch64::vsqaddq_u16</a></li><li><a href="arch/aarch64/fn.vsqaddq_u32.html">arch::aarch64::vsqaddq_u32</a></li><li><a href="arch/aarch64/fn.vsqaddq_u64.html">arch::aarch64::vsqaddq_u64</a></li><li><a href="arch/aarch64/fn.vsqaddq_u8.html">arch::aarch64::vsqaddq_u8</a></li><li><a href="arch/aarch64/fn.vsqadds_u32.html">arch::aarch64::vsqadds_u32</a></li><li><a href="arch/aarch64/fn.vsqrt_f32.html">arch::aarch64::vsqrt_f32</a></li><li><a href="arch/aarch64/fn.vsqrt_f64.html">arch::aarch64::vsqrt_f64</a></li><li><a href="arch/aarch64/fn.vsqrtq_f32.html">arch::aarch64::vsqrtq_f32</a></li><li><a href="arch/aarch64/fn.vsqrtq_f64.html">arch::aarch64::vsqrtq_f64</a></li><li><a href="arch/aarch64/fn.vsra_n_s16.html">arch::aarch64::vsra_n_s16</a></li><li><a href="arch/aarch64/fn.vsra_n_s32.html">arch::aarch64::vsra_n_s32</a></li><li><a href="arch/aarch64/fn.vsra_n_s64.html">arch::aarch64::vsra_n_s64</a></li><li><a href="arch/aarch64/fn.vsra_n_s8.html">arch::aarch64::vsra_n_s8</a></li><li><a href="arch/aarch64/fn.vsra_n_u16.html">arch::aarch64::vsra_n_u16</a></li><li><a href="arch/aarch64/fn.vsra_n_u32.html">arch::aarch64::vsra_n_u32</a></li><li><a href="arch/aarch64/fn.vsra_n_u64.html">arch::aarch64::vsra_n_u64</a></li><li><a href="arch/aarch64/fn.vsra_n_u8.html">arch::aarch64::vsra_n_u8</a></li><li><a href="arch/aarch64/fn.vsrad_n_s64.html">arch::aarch64::vsrad_n_s64</a></li><li><a href="arch/aarch64/fn.vsrad_n_u64.html">arch::aarch64::vsrad_n_u64</a></li><li><a href="arch/aarch64/fn.vsraq_n_s16.html">arch::aarch64::vsraq_n_s16</a></li><li><a href="arch/aarch64/fn.vsraq_n_s32.html">arch::aarch64::vsraq_n_s32</a></li><li><a href="arch/aarch64/fn.vsraq_n_s64.html">arch::aarch64::vsraq_n_s64</a></li><li><a href="arch/aarch64/fn.vsraq_n_s8.html">arch::aarch64::vsraq_n_s8</a></li><li><a href="arch/aarch64/fn.vsraq_n_u16.html">arch::aarch64::vsraq_n_u16</a></li><li><a href="arch/aarch64/fn.vsraq_n_u32.html">arch::aarch64::vsraq_n_u32</a></li><li><a href="arch/aarch64/fn.vsraq_n_u64.html">arch::aarch64::vsraq_n_u64</a></li><li><a href="arch/aarch64/fn.vsraq_n_u8.html">arch::aarch64::vsraq_n_u8</a></li><li><a href="arch/aarch64/fn.vsri_n_p16.html">arch::aarch64::vsri_n_p16</a></li><li><a href="arch/aarch64/fn.vsri_n_p64.html">arch::aarch64::vsri_n_p64</a></li><li><a href="arch/aarch64/fn.vsri_n_p8.html">arch::aarch64::vsri_n_p8</a></li><li><a href="arch/aarch64/fn.vsri_n_s16.html">arch::aarch64::vsri_n_s16</a></li><li><a href="arch/aarch64/fn.vsri_n_s32.html">arch::aarch64::vsri_n_s32</a></li><li><a href="arch/aarch64/fn.vsri_n_s64.html">arch::aarch64::vsri_n_s64</a></li><li><a href="arch/aarch64/fn.vsri_n_s8.html">arch::aarch64::vsri_n_s8</a></li><li><a href="arch/aarch64/fn.vsri_n_u16.html">arch::aarch64::vsri_n_u16</a></li><li><a href="arch/aarch64/fn.vsri_n_u32.html">arch::aarch64::vsri_n_u32</a></li><li><a href="arch/aarch64/fn.vsri_n_u64.html">arch::aarch64::vsri_n_u64</a></li><li><a href="arch/aarch64/fn.vsri_n_u8.html">arch::aarch64::vsri_n_u8</a></li><li><a href="arch/aarch64/fn.vsrid_n_s64.html">arch::aarch64::vsrid_n_s64</a></li><li><a href="arch/aarch64/fn.vsrid_n_u64.html">arch::aarch64::vsrid_n_u64</a></li><li><a href="arch/aarch64/fn.vsriq_n_p16.html">arch::aarch64::vsriq_n_p16</a></li><li><a href="arch/aarch64/fn.vsriq_n_p64.html">arch::aarch64::vsriq_n_p64</a></li><li><a href="arch/aarch64/fn.vsriq_n_p8.html">arch::aarch64::vsriq_n_p8</a></li><li><a href="arch/aarch64/fn.vsriq_n_s16.html">arch::aarch64::vsriq_n_s16</a></li><li><a href="arch/aarch64/fn.vsriq_n_s32.html">arch::aarch64::vsriq_n_s32</a></li><li><a href="arch/aarch64/fn.vsriq_n_s64.html">arch::aarch64::vsriq_n_s64</a></li><li><a href="arch/aarch64/fn.vsriq_n_s8.html">arch::aarch64::vsriq_n_s8</a></li><li><a href="arch/aarch64/fn.vsriq_n_u16.html">arch::aarch64::vsriq_n_u16</a></li><li><a href="arch/aarch64/fn.vsriq_n_u32.html">arch::aarch64::vsriq_n_u32</a></li><li><a href="arch/aarch64/fn.vsriq_n_u64.html">arch::aarch64::vsriq_n_u64</a></li><li><a href="arch/aarch64/fn.vsriq_n_u8.html">arch::aarch64::vsriq_n_u8</a></li><li><a href="arch/aarch64/fn.vst1_f32.html">arch::aarch64::vst1_f32</a></li><li><a href="arch/aarch64/fn.vst1_f64.html">arch::aarch64::vst1_f64</a></li><li><a href="arch/aarch64/fn.vst1_f64_x2.html">arch::aarch64::vst1_f64_x2</a></li><li><a href="arch/aarch64/fn.vst1_f64_x3.html">arch::aarch64::vst1_f64_x3</a></li><li><a href="arch/aarch64/fn.vst1_f64_x4.html">arch::aarch64::vst1_f64_x4</a></li><li><a href="arch/aarch64/fn.vst1_lane_f32.html">arch::aarch64::vst1_lane_f32</a></li><li><a href="arch/aarch64/fn.vst1_lane_f64.html">arch::aarch64::vst1_lane_f64</a></li><li><a href="arch/aarch64/fn.vst1_lane_p16.html">arch::aarch64::vst1_lane_p16</a></li><li><a href="arch/aarch64/fn.vst1_lane_p64.html">arch::aarch64::vst1_lane_p64</a></li><li><a href="arch/aarch64/fn.vst1_lane_p8.html">arch::aarch64::vst1_lane_p8</a></li><li><a href="arch/aarch64/fn.vst1_lane_s16.html">arch::aarch64::vst1_lane_s16</a></li><li><a href="arch/aarch64/fn.vst1_lane_s32.html">arch::aarch64::vst1_lane_s32</a></li><li><a href="arch/aarch64/fn.vst1_lane_s64.html">arch::aarch64::vst1_lane_s64</a></li><li><a href="arch/aarch64/fn.vst1_lane_s8.html">arch::aarch64::vst1_lane_s8</a></li><li><a href="arch/aarch64/fn.vst1_lane_u16.html">arch::aarch64::vst1_lane_u16</a></li><li><a href="arch/aarch64/fn.vst1_lane_u32.html">arch::aarch64::vst1_lane_u32</a></li><li><a href="arch/aarch64/fn.vst1_lane_u64.html">arch::aarch64::vst1_lane_u64</a></li><li><a href="arch/aarch64/fn.vst1_lane_u8.html">arch::aarch64::vst1_lane_u8</a></li><li><a href="arch/aarch64/fn.vst1_p16.html">arch::aarch64::vst1_p16</a></li><li><a href="arch/aarch64/fn.vst1_p16_x2.html">arch::aarch64::vst1_p16_x2</a></li><li><a href="arch/aarch64/fn.vst1_p16_x3.html">arch::aarch64::vst1_p16_x3</a></li><li><a href="arch/aarch64/fn.vst1_p16_x4.html">arch::aarch64::vst1_p16_x4</a></li><li><a href="arch/aarch64/fn.vst1_p64.html">arch::aarch64::vst1_p64</a></li><li><a href="arch/aarch64/fn.vst1_p64_x2.html">arch::aarch64::vst1_p64_x2</a></li><li><a href="arch/aarch64/fn.vst1_p64_x3.html">arch::aarch64::vst1_p64_x3</a></li><li><a href="arch/aarch64/fn.vst1_p64_x4.html">arch::aarch64::vst1_p64_x4</a></li><li><a href="arch/aarch64/fn.vst1_p8.html">arch::aarch64::vst1_p8</a></li><li><a href="arch/aarch64/fn.vst1_p8_x2.html">arch::aarch64::vst1_p8_x2</a></li><li><a href="arch/aarch64/fn.vst1_p8_x3.html">arch::aarch64::vst1_p8_x3</a></li><li><a href="arch/aarch64/fn.vst1_p8_x4.html">arch::aarch64::vst1_p8_x4</a></li><li><a href="arch/aarch64/fn.vst1_s16.html">arch::aarch64::vst1_s16</a></li><li><a href="arch/aarch64/fn.vst1_s32.html">arch::aarch64::vst1_s32</a></li><li><a href="arch/aarch64/fn.vst1_s64.html">arch::aarch64::vst1_s64</a></li><li><a href="arch/aarch64/fn.vst1_s8.html">arch::aarch64::vst1_s8</a></li><li><a href="arch/aarch64/fn.vst1_u16.html">arch::aarch64::vst1_u16</a></li><li><a href="arch/aarch64/fn.vst1_u16_x2.html">arch::aarch64::vst1_u16_x2</a></li><li><a href="arch/aarch64/fn.vst1_u16_x3.html">arch::aarch64::vst1_u16_x3</a></li><li><a href="arch/aarch64/fn.vst1_u16_x4.html">arch::aarch64::vst1_u16_x4</a></li><li><a href="arch/aarch64/fn.vst1_u32.html">arch::aarch64::vst1_u32</a></li><li><a href="arch/aarch64/fn.vst1_u32_x2.html">arch::aarch64::vst1_u32_x2</a></li><li><a href="arch/aarch64/fn.vst1_u32_x3.html">arch::aarch64::vst1_u32_x3</a></li><li><a href="arch/aarch64/fn.vst1_u32_x4.html">arch::aarch64::vst1_u32_x4</a></li><li><a href="arch/aarch64/fn.vst1_u64.html">arch::aarch64::vst1_u64</a></li><li><a href="arch/aarch64/fn.vst1_u64_x2.html">arch::aarch64::vst1_u64_x2</a></li><li><a href="arch/aarch64/fn.vst1_u64_x3.html">arch::aarch64::vst1_u64_x3</a></li><li><a href="arch/aarch64/fn.vst1_u64_x4.html">arch::aarch64::vst1_u64_x4</a></li><li><a href="arch/aarch64/fn.vst1_u8.html">arch::aarch64::vst1_u8</a></li><li><a href="arch/aarch64/fn.vst1_u8_x2.html">arch::aarch64::vst1_u8_x2</a></li><li><a href="arch/aarch64/fn.vst1_u8_x3.html">arch::aarch64::vst1_u8_x3</a></li><li><a href="arch/aarch64/fn.vst1_u8_x4.html">arch::aarch64::vst1_u8_x4</a></li><li><a href="arch/aarch64/fn.vst1q_f32.html">arch::aarch64::vst1q_f32</a></li><li><a href="arch/aarch64/fn.vst1q_f64.html">arch::aarch64::vst1q_f64</a></li><li><a href="arch/aarch64/fn.vst1q_f64_x2.html">arch::aarch64::vst1q_f64_x2</a></li><li><a href="arch/aarch64/fn.vst1q_f64_x3.html">arch::aarch64::vst1q_f64_x3</a></li><li><a href="arch/aarch64/fn.vst1q_f64_x4.html">arch::aarch64::vst1q_f64_x4</a></li><li><a href="arch/aarch64/fn.vst1q_lane_f32.html">arch::aarch64::vst1q_lane_f32</a></li><li><a href="arch/aarch64/fn.vst1q_lane_f64.html">arch::aarch64::vst1q_lane_f64</a></li><li><a href="arch/aarch64/fn.vst1q_lane_p16.html">arch::aarch64::vst1q_lane_p16</a></li><li><a href="arch/aarch64/fn.vst1q_lane_p64.html">arch::aarch64::vst1q_lane_p64</a></li><li><a href="arch/aarch64/fn.vst1q_lane_p8.html">arch::aarch64::vst1q_lane_p8</a></li><li><a href="arch/aarch64/fn.vst1q_lane_s16.html">arch::aarch64::vst1q_lane_s16</a></li><li><a href="arch/aarch64/fn.vst1q_lane_s32.html">arch::aarch64::vst1q_lane_s32</a></li><li><a href="arch/aarch64/fn.vst1q_lane_s64.html">arch::aarch64::vst1q_lane_s64</a></li><li><a href="arch/aarch64/fn.vst1q_lane_s8.html">arch::aarch64::vst1q_lane_s8</a></li><li><a href="arch/aarch64/fn.vst1q_lane_u16.html">arch::aarch64::vst1q_lane_u16</a></li><li><a href="arch/aarch64/fn.vst1q_lane_u32.html">arch::aarch64::vst1q_lane_u32</a></li><li><a href="arch/aarch64/fn.vst1q_lane_u64.html">arch::aarch64::vst1q_lane_u64</a></li><li><a href="arch/aarch64/fn.vst1q_lane_u8.html">arch::aarch64::vst1q_lane_u8</a></li><li><a href="arch/aarch64/fn.vst1q_p16.html">arch::aarch64::vst1q_p16</a></li><li><a href="arch/aarch64/fn.vst1q_p16_x2.html">arch::aarch64::vst1q_p16_x2</a></li><li><a href="arch/aarch64/fn.vst1q_p16_x3.html">arch::aarch64::vst1q_p16_x3</a></li><li><a href="arch/aarch64/fn.vst1q_p16_x4.html">arch::aarch64::vst1q_p16_x4</a></li><li><a href="arch/aarch64/fn.vst1q_p64.html">arch::aarch64::vst1q_p64</a></li><li><a href="arch/aarch64/fn.vst1q_p64_x2.html">arch::aarch64::vst1q_p64_x2</a></li><li><a href="arch/aarch64/fn.vst1q_p64_x3.html">arch::aarch64::vst1q_p64_x3</a></li><li><a href="arch/aarch64/fn.vst1q_p64_x4.html">arch::aarch64::vst1q_p64_x4</a></li><li><a href="arch/aarch64/fn.vst1q_p8.html">arch::aarch64::vst1q_p8</a></li><li><a href="arch/aarch64/fn.vst1q_p8_x2.html">arch::aarch64::vst1q_p8_x2</a></li><li><a href="arch/aarch64/fn.vst1q_p8_x3.html">arch::aarch64::vst1q_p8_x3</a></li><li><a href="arch/aarch64/fn.vst1q_p8_x4.html">arch::aarch64::vst1q_p8_x4</a></li><li><a href="arch/aarch64/fn.vst1q_s16.html">arch::aarch64::vst1q_s16</a></li><li><a href="arch/aarch64/fn.vst1q_s32.html">arch::aarch64::vst1q_s32</a></li><li><a href="arch/aarch64/fn.vst1q_s64.html">arch::aarch64::vst1q_s64</a></li><li><a href="arch/aarch64/fn.vst1q_s8.html">arch::aarch64::vst1q_s8</a></li><li><a href="arch/aarch64/fn.vst1q_u16.html">arch::aarch64::vst1q_u16</a></li><li><a href="arch/aarch64/fn.vst1q_u16_x2.html">arch::aarch64::vst1q_u16_x2</a></li><li><a href="arch/aarch64/fn.vst1q_u16_x3.html">arch::aarch64::vst1q_u16_x3</a></li><li><a href="arch/aarch64/fn.vst1q_u16_x4.html">arch::aarch64::vst1q_u16_x4</a></li><li><a href="arch/aarch64/fn.vst1q_u32.html">arch::aarch64::vst1q_u32</a></li><li><a href="arch/aarch64/fn.vst1q_u32_x2.html">arch::aarch64::vst1q_u32_x2</a></li><li><a href="arch/aarch64/fn.vst1q_u32_x3.html">arch::aarch64::vst1q_u32_x3</a></li><li><a href="arch/aarch64/fn.vst1q_u32_x4.html">arch::aarch64::vst1q_u32_x4</a></li><li><a href="arch/aarch64/fn.vst1q_u64.html">arch::aarch64::vst1q_u64</a></li><li><a href="arch/aarch64/fn.vst1q_u64_x2.html">arch::aarch64::vst1q_u64_x2</a></li><li><a href="arch/aarch64/fn.vst1q_u64_x3.html">arch::aarch64::vst1q_u64_x3</a></li><li><a href="arch/aarch64/fn.vst1q_u64_x4.html">arch::aarch64::vst1q_u64_x4</a></li><li><a href="arch/aarch64/fn.vst1q_u8.html">arch::aarch64::vst1q_u8</a></li><li><a href="arch/aarch64/fn.vst1q_u8_x2.html">arch::aarch64::vst1q_u8_x2</a></li><li><a href="arch/aarch64/fn.vst1q_u8_x3.html">arch::aarch64::vst1q_u8_x3</a></li><li><a href="arch/aarch64/fn.vst1q_u8_x4.html">arch::aarch64::vst1q_u8_x4</a></li><li><a href="arch/aarch64/fn.vst2_f64.html">arch::aarch64::vst2_f64</a></li><li><a href="arch/aarch64/fn.vst2_lane_f64.html">arch::aarch64::vst2_lane_f64</a></li><li><a href="arch/aarch64/fn.vst2_lane_p16.html">arch::aarch64::vst2_lane_p16</a></li><li><a href="arch/aarch64/fn.vst2_lane_p64.html">arch::aarch64::vst2_lane_p64</a></li><li><a href="arch/aarch64/fn.vst2_lane_p8.html">arch::aarch64::vst2_lane_p8</a></li><li><a href="arch/aarch64/fn.vst2_lane_s64.html">arch::aarch64::vst2_lane_s64</a></li><li><a href="arch/aarch64/fn.vst2_lane_u16.html">arch::aarch64::vst2_lane_u16</a></li><li><a href="arch/aarch64/fn.vst2_lane_u32.html">arch::aarch64::vst2_lane_u32</a></li><li><a href="arch/aarch64/fn.vst2_lane_u64.html">arch::aarch64::vst2_lane_u64</a></li><li><a href="arch/aarch64/fn.vst2_lane_u8.html">arch::aarch64::vst2_lane_u8</a></li><li><a href="arch/aarch64/fn.vst2_p16.html">arch::aarch64::vst2_p16</a></li><li><a href="arch/aarch64/fn.vst2_p64.html">arch::aarch64::vst2_p64</a></li><li><a href="arch/aarch64/fn.vst2_p8.html">arch::aarch64::vst2_p8</a></li><li><a href="arch/aarch64/fn.vst2_u16.html">arch::aarch64::vst2_u16</a></li><li><a href="arch/aarch64/fn.vst2_u32.html">arch::aarch64::vst2_u32</a></li><li><a href="arch/aarch64/fn.vst2_u64.html">arch::aarch64::vst2_u64</a></li><li><a href="arch/aarch64/fn.vst2_u8.html">arch::aarch64::vst2_u8</a></li><li><a href="arch/aarch64/fn.vst2q_f64.html">arch::aarch64::vst2q_f64</a></li><li><a href="arch/aarch64/fn.vst2q_lane_f64.html">arch::aarch64::vst2q_lane_f64</a></li><li><a href="arch/aarch64/fn.vst2q_lane_p16.html">arch::aarch64::vst2q_lane_p16</a></li><li><a href="arch/aarch64/fn.vst2q_lane_p64.html">arch::aarch64::vst2q_lane_p64</a></li><li><a href="arch/aarch64/fn.vst2q_lane_p8.html">arch::aarch64::vst2q_lane_p8</a></li><li><a href="arch/aarch64/fn.vst2q_lane_s64.html">arch::aarch64::vst2q_lane_s64</a></li><li><a href="arch/aarch64/fn.vst2q_lane_s8.html">arch::aarch64::vst2q_lane_s8</a></li><li><a href="arch/aarch64/fn.vst2q_lane_u16.html">arch::aarch64::vst2q_lane_u16</a></li><li><a href="arch/aarch64/fn.vst2q_lane_u32.html">arch::aarch64::vst2q_lane_u32</a></li><li><a href="arch/aarch64/fn.vst2q_lane_u64.html">arch::aarch64::vst2q_lane_u64</a></li><li><a href="arch/aarch64/fn.vst2q_lane_u8.html">arch::aarch64::vst2q_lane_u8</a></li><li><a href="arch/aarch64/fn.vst2q_p16.html">arch::aarch64::vst2q_p16</a></li><li><a href="arch/aarch64/fn.vst2q_p64.html">arch::aarch64::vst2q_p64</a></li><li><a href="arch/aarch64/fn.vst2q_p8.html">arch::aarch64::vst2q_p8</a></li><li><a href="arch/aarch64/fn.vst2q_s64.html">arch::aarch64::vst2q_s64</a></li><li><a href="arch/aarch64/fn.vst2q_u16.html">arch::aarch64::vst2q_u16</a></li><li><a href="arch/aarch64/fn.vst2q_u32.html">arch::aarch64::vst2q_u32</a></li><li><a href="arch/aarch64/fn.vst2q_u64.html">arch::aarch64::vst2q_u64</a></li><li><a href="arch/aarch64/fn.vst2q_u8.html">arch::aarch64::vst2q_u8</a></li><li><a href="arch/aarch64/fn.vst3_f64.html">arch::aarch64::vst3_f64</a></li><li><a href="arch/aarch64/fn.vst3_lane_f64.html">arch::aarch64::vst3_lane_f64</a></li><li><a href="arch/aarch64/fn.vst3_lane_p16.html">arch::aarch64::vst3_lane_p16</a></li><li><a href="arch/aarch64/fn.vst3_lane_p64.html">arch::aarch64::vst3_lane_p64</a></li><li><a href="arch/aarch64/fn.vst3_lane_p8.html">arch::aarch64::vst3_lane_p8</a></li><li><a href="arch/aarch64/fn.vst3_lane_s64.html">arch::aarch64::vst3_lane_s64</a></li><li><a href="arch/aarch64/fn.vst3_lane_u16.html">arch::aarch64::vst3_lane_u16</a></li><li><a href="arch/aarch64/fn.vst3_lane_u32.html">arch::aarch64::vst3_lane_u32</a></li><li><a href="arch/aarch64/fn.vst3_lane_u64.html">arch::aarch64::vst3_lane_u64</a></li><li><a href="arch/aarch64/fn.vst3_lane_u8.html">arch::aarch64::vst3_lane_u8</a></li><li><a href="arch/aarch64/fn.vst3_p16.html">arch::aarch64::vst3_p16</a></li><li><a href="arch/aarch64/fn.vst3_p64.html">arch::aarch64::vst3_p64</a></li><li><a href="arch/aarch64/fn.vst3_p8.html">arch::aarch64::vst3_p8</a></li><li><a href="arch/aarch64/fn.vst3_u16.html">arch::aarch64::vst3_u16</a></li><li><a href="arch/aarch64/fn.vst3_u32.html">arch::aarch64::vst3_u32</a></li><li><a href="arch/aarch64/fn.vst3_u64.html">arch::aarch64::vst3_u64</a></li><li><a href="arch/aarch64/fn.vst3_u8.html">arch::aarch64::vst3_u8</a></li><li><a href="arch/aarch64/fn.vst3q_f64.html">arch::aarch64::vst3q_f64</a></li><li><a href="arch/aarch64/fn.vst3q_lane_f64.html">arch::aarch64::vst3q_lane_f64</a></li><li><a href="arch/aarch64/fn.vst3q_lane_p16.html">arch::aarch64::vst3q_lane_p16</a></li><li><a href="arch/aarch64/fn.vst3q_lane_p64.html">arch::aarch64::vst3q_lane_p64</a></li><li><a href="arch/aarch64/fn.vst3q_lane_p8.html">arch::aarch64::vst3q_lane_p8</a></li><li><a href="arch/aarch64/fn.vst3q_lane_s64.html">arch::aarch64::vst3q_lane_s64</a></li><li><a href="arch/aarch64/fn.vst3q_lane_s8.html">arch::aarch64::vst3q_lane_s8</a></li><li><a href="arch/aarch64/fn.vst3q_lane_u16.html">arch::aarch64::vst3q_lane_u16</a></li><li><a href="arch/aarch64/fn.vst3q_lane_u32.html">arch::aarch64::vst3q_lane_u32</a></li><li><a href="arch/aarch64/fn.vst3q_lane_u64.html">arch::aarch64::vst3q_lane_u64</a></li><li><a href="arch/aarch64/fn.vst3q_lane_u8.html">arch::aarch64::vst3q_lane_u8</a></li><li><a href="arch/aarch64/fn.vst3q_p16.html">arch::aarch64::vst3q_p16</a></li><li><a href="arch/aarch64/fn.vst3q_p64.html">arch::aarch64::vst3q_p64</a></li><li><a href="arch/aarch64/fn.vst3q_p8.html">arch::aarch64::vst3q_p8</a></li><li><a href="arch/aarch64/fn.vst3q_s64.html">arch::aarch64::vst3q_s64</a></li><li><a href="arch/aarch64/fn.vst3q_u16.html">arch::aarch64::vst3q_u16</a></li><li><a href="arch/aarch64/fn.vst3q_u32.html">arch::aarch64::vst3q_u32</a></li><li><a href="arch/aarch64/fn.vst3q_u64.html">arch::aarch64::vst3q_u64</a></li><li><a href="arch/aarch64/fn.vst3q_u8.html">arch::aarch64::vst3q_u8</a></li><li><a href="arch/aarch64/fn.vst4_f64.html">arch::aarch64::vst4_f64</a></li><li><a href="arch/aarch64/fn.vst4_lane_f64.html">arch::aarch64::vst4_lane_f64</a></li><li><a href="arch/aarch64/fn.vst4_lane_p16.html">arch::aarch64::vst4_lane_p16</a></li><li><a href="arch/aarch64/fn.vst4_lane_p64.html">arch::aarch64::vst4_lane_p64</a></li><li><a href="arch/aarch64/fn.vst4_lane_p8.html">arch::aarch64::vst4_lane_p8</a></li><li><a href="arch/aarch64/fn.vst4_lane_s64.html">arch::aarch64::vst4_lane_s64</a></li><li><a href="arch/aarch64/fn.vst4_lane_u16.html">arch::aarch64::vst4_lane_u16</a></li><li><a href="arch/aarch64/fn.vst4_lane_u32.html">arch::aarch64::vst4_lane_u32</a></li><li><a href="arch/aarch64/fn.vst4_lane_u64.html">arch::aarch64::vst4_lane_u64</a></li><li><a href="arch/aarch64/fn.vst4_lane_u8.html">arch::aarch64::vst4_lane_u8</a></li><li><a href="arch/aarch64/fn.vst4_p16.html">arch::aarch64::vst4_p16</a></li><li><a href="arch/aarch64/fn.vst4_p64.html">arch::aarch64::vst4_p64</a></li><li><a href="arch/aarch64/fn.vst4_p8.html">arch::aarch64::vst4_p8</a></li><li><a href="arch/aarch64/fn.vst4_u16.html">arch::aarch64::vst4_u16</a></li><li><a href="arch/aarch64/fn.vst4_u32.html">arch::aarch64::vst4_u32</a></li><li><a href="arch/aarch64/fn.vst4_u64.html">arch::aarch64::vst4_u64</a></li><li><a href="arch/aarch64/fn.vst4_u8.html">arch::aarch64::vst4_u8</a></li><li><a href="arch/aarch64/fn.vst4q_f64.html">arch::aarch64::vst4q_f64</a></li><li><a href="arch/aarch64/fn.vst4q_lane_f64.html">arch::aarch64::vst4q_lane_f64</a></li><li><a href="arch/aarch64/fn.vst4q_lane_p16.html">arch::aarch64::vst4q_lane_p16</a></li><li><a href="arch/aarch64/fn.vst4q_lane_p64.html">arch::aarch64::vst4q_lane_p64</a></li><li><a href="arch/aarch64/fn.vst4q_lane_p8.html">arch::aarch64::vst4q_lane_p8</a></li><li><a href="arch/aarch64/fn.vst4q_lane_s64.html">arch::aarch64::vst4q_lane_s64</a></li><li><a href="arch/aarch64/fn.vst4q_lane_s8.html">arch::aarch64::vst4q_lane_s8</a></li><li><a href="arch/aarch64/fn.vst4q_lane_u16.html">arch::aarch64::vst4q_lane_u16</a></li><li><a href="arch/aarch64/fn.vst4q_lane_u32.html">arch::aarch64::vst4q_lane_u32</a></li><li><a href="arch/aarch64/fn.vst4q_lane_u64.html">arch::aarch64::vst4q_lane_u64</a></li><li><a href="arch/aarch64/fn.vst4q_lane_u8.html">arch::aarch64::vst4q_lane_u8</a></li><li><a href="arch/aarch64/fn.vst4q_p16.html">arch::aarch64::vst4q_p16</a></li><li><a href="arch/aarch64/fn.vst4q_p64.html">arch::aarch64::vst4q_p64</a></li><li><a href="arch/aarch64/fn.vst4q_p8.html">arch::aarch64::vst4q_p8</a></li><li><a href="arch/aarch64/fn.vst4q_s64.html">arch::aarch64::vst4q_s64</a></li><li><a href="arch/aarch64/fn.vst4q_u16.html">arch::aarch64::vst4q_u16</a></li><li><a href="arch/aarch64/fn.vst4q_u32.html">arch::aarch64::vst4q_u32</a></li><li><a href="arch/aarch64/fn.vst4q_u64.html">arch::aarch64::vst4q_u64</a></li><li><a href="arch/aarch64/fn.vst4q_u8.html">arch::aarch64::vst4q_u8</a></li><li><a href="arch/aarch64/fn.vstrq_p128.html">arch::aarch64::vstrq_p128</a></li><li><a href="arch/aarch64/fn.vsub_f32.html">arch::aarch64::vsub_f32</a></li><li><a href="arch/aarch64/fn.vsub_f64.html">arch::aarch64::vsub_f64</a></li><li><a href="arch/aarch64/fn.vsub_s16.html">arch::aarch64::vsub_s16</a></li><li><a href="arch/aarch64/fn.vsub_s32.html">arch::aarch64::vsub_s32</a></li><li><a href="arch/aarch64/fn.vsub_s64.html">arch::aarch64::vsub_s64</a></li><li><a href="arch/aarch64/fn.vsub_s8.html">arch::aarch64::vsub_s8</a></li><li><a href="arch/aarch64/fn.vsub_u16.html">arch::aarch64::vsub_u16</a></li><li><a href="arch/aarch64/fn.vsub_u32.html">arch::aarch64::vsub_u32</a></li><li><a href="arch/aarch64/fn.vsub_u64.html">arch::aarch64::vsub_u64</a></li><li><a href="arch/aarch64/fn.vsub_u8.html">arch::aarch64::vsub_u8</a></li><li><a href="arch/aarch64/fn.vsubd_s64.html">arch::aarch64::vsubd_s64</a></li><li><a href="arch/aarch64/fn.vsubd_u64.html">arch::aarch64::vsubd_u64</a></li><li><a href="arch/aarch64/fn.vsubhn_high_s16.html">arch::aarch64::vsubhn_high_s16</a></li><li><a href="arch/aarch64/fn.vsubhn_high_s32.html">arch::aarch64::vsubhn_high_s32</a></li><li><a href="arch/aarch64/fn.vsubhn_high_s64.html">arch::aarch64::vsubhn_high_s64</a></li><li><a href="arch/aarch64/fn.vsubhn_high_u16.html">arch::aarch64::vsubhn_high_u16</a></li><li><a href="arch/aarch64/fn.vsubhn_high_u32.html">arch::aarch64::vsubhn_high_u32</a></li><li><a href="arch/aarch64/fn.vsubhn_high_u64.html">arch::aarch64::vsubhn_high_u64</a></li><li><a href="arch/aarch64/fn.vsubhn_s16.html">arch::aarch64::vsubhn_s16</a></li><li><a href="arch/aarch64/fn.vsubhn_s32.html">arch::aarch64::vsubhn_s32</a></li><li><a href="arch/aarch64/fn.vsubhn_s64.html">arch::aarch64::vsubhn_s64</a></li><li><a href="arch/aarch64/fn.vsubhn_u16.html">arch::aarch64::vsubhn_u16</a></li><li><a href="arch/aarch64/fn.vsubhn_u32.html">arch::aarch64::vsubhn_u32</a></li><li><a href="arch/aarch64/fn.vsubhn_u64.html">arch::aarch64::vsubhn_u64</a></li><li><a href="arch/aarch64/fn.vsubl_high_s16.html">arch::aarch64::vsubl_high_s16</a></li><li><a href="arch/aarch64/fn.vsubl_high_s32.html">arch::aarch64::vsubl_high_s32</a></li><li><a href="arch/aarch64/fn.vsubl_high_s8.html">arch::aarch64::vsubl_high_s8</a></li><li><a href="arch/aarch64/fn.vsubl_high_u16.html">arch::aarch64::vsubl_high_u16</a></li><li><a href="arch/aarch64/fn.vsubl_high_u32.html">arch::aarch64::vsubl_high_u32</a></li><li><a href="arch/aarch64/fn.vsubl_high_u8.html">arch::aarch64::vsubl_high_u8</a></li><li><a href="arch/aarch64/fn.vsubl_s16.html">arch::aarch64::vsubl_s16</a></li><li><a href="arch/aarch64/fn.vsubl_s32.html">arch::aarch64::vsubl_s32</a></li><li><a href="arch/aarch64/fn.vsubl_s8.html">arch::aarch64::vsubl_s8</a></li><li><a href="arch/aarch64/fn.vsubl_u16.html">arch::aarch64::vsubl_u16</a></li><li><a href="arch/aarch64/fn.vsubl_u32.html">arch::aarch64::vsubl_u32</a></li><li><a href="arch/aarch64/fn.vsubl_u8.html">arch::aarch64::vsubl_u8</a></li><li><a href="arch/aarch64/fn.vsubq_f32.html">arch::aarch64::vsubq_f32</a></li><li><a href="arch/aarch64/fn.vsubq_f64.html">arch::aarch64::vsubq_f64</a></li><li><a href="arch/aarch64/fn.vsubq_s16.html">arch::aarch64::vsubq_s16</a></li><li><a href="arch/aarch64/fn.vsubq_s32.html">arch::aarch64::vsubq_s32</a></li><li><a href="arch/aarch64/fn.vsubq_s64.html">arch::aarch64::vsubq_s64</a></li><li><a href="arch/aarch64/fn.vsubq_s8.html">arch::aarch64::vsubq_s8</a></li><li><a href="arch/aarch64/fn.vsubq_u16.html">arch::aarch64::vsubq_u16</a></li><li><a href="arch/aarch64/fn.vsubq_u32.html">arch::aarch64::vsubq_u32</a></li><li><a href="arch/aarch64/fn.vsubq_u64.html">arch::aarch64::vsubq_u64</a></li><li><a href="arch/aarch64/fn.vsubq_u8.html">arch::aarch64::vsubq_u8</a></li><li><a href="arch/aarch64/fn.vsubw_high_s16.html">arch::aarch64::vsubw_high_s16</a></li><li><a href="arch/aarch64/fn.vsubw_high_s32.html">arch::aarch64::vsubw_high_s32</a></li><li><a href="arch/aarch64/fn.vsubw_high_s8.html">arch::aarch64::vsubw_high_s8</a></li><li><a href="arch/aarch64/fn.vsubw_high_u16.html">arch::aarch64::vsubw_high_u16</a></li><li><a href="arch/aarch64/fn.vsubw_high_u32.html">arch::aarch64::vsubw_high_u32</a></li><li><a href="arch/aarch64/fn.vsubw_high_u8.html">arch::aarch64::vsubw_high_u8</a></li><li><a href="arch/aarch64/fn.vsubw_s16.html">arch::aarch64::vsubw_s16</a></li><li><a href="arch/aarch64/fn.vsubw_s32.html">arch::aarch64::vsubw_s32</a></li><li><a href="arch/aarch64/fn.vsubw_s8.html">arch::aarch64::vsubw_s8</a></li><li><a href="arch/aarch64/fn.vsubw_u16.html">arch::aarch64::vsubw_u16</a></li><li><a href="arch/aarch64/fn.vsubw_u32.html">arch::aarch64::vsubw_u32</a></li><li><a href="arch/aarch64/fn.vsubw_u8.html">arch::aarch64::vsubw_u8</a></li><li><a href="arch/aarch64/fn.vtbl1_p8.html">arch::aarch64::vtbl1_p8</a></li><li><a href="arch/aarch64/fn.vtbl1_s8.html">arch::aarch64::vtbl1_s8</a></li><li><a href="arch/aarch64/fn.vtbl1_u8.html">arch::aarch64::vtbl1_u8</a></li><li><a href="arch/aarch64/fn.vtbl2_p8.html">arch::aarch64::vtbl2_p8</a></li><li><a href="arch/aarch64/fn.vtbl2_s8.html">arch::aarch64::vtbl2_s8</a></li><li><a href="arch/aarch64/fn.vtbl2_u8.html">arch::aarch64::vtbl2_u8</a></li><li><a href="arch/aarch64/fn.vtbl3_p8.html">arch::aarch64::vtbl3_p8</a></li><li><a href="arch/aarch64/fn.vtbl3_s8.html">arch::aarch64::vtbl3_s8</a></li><li><a href="arch/aarch64/fn.vtbl3_u8.html">arch::aarch64::vtbl3_u8</a></li><li><a href="arch/aarch64/fn.vtbl4_p8.html">arch::aarch64::vtbl4_p8</a></li><li><a href="arch/aarch64/fn.vtbl4_s8.html">arch::aarch64::vtbl4_s8</a></li><li><a href="arch/aarch64/fn.vtbl4_u8.html">arch::aarch64::vtbl4_u8</a></li><li><a href="arch/aarch64/fn.vtbx1_p8.html">arch::aarch64::vtbx1_p8</a></li><li><a href="arch/aarch64/fn.vtbx1_s8.html">arch::aarch64::vtbx1_s8</a></li><li><a href="arch/aarch64/fn.vtbx1_u8.html">arch::aarch64::vtbx1_u8</a></li><li><a href="arch/aarch64/fn.vtbx2_p8.html">arch::aarch64::vtbx2_p8</a></li><li><a href="arch/aarch64/fn.vtbx2_s8.html">arch::aarch64::vtbx2_s8</a></li><li><a href="arch/aarch64/fn.vtbx2_u8.html">arch::aarch64::vtbx2_u8</a></li><li><a href="arch/aarch64/fn.vtbx3_p8.html">arch::aarch64::vtbx3_p8</a></li><li><a href="arch/aarch64/fn.vtbx3_s8.html">arch::aarch64::vtbx3_s8</a></li><li><a href="arch/aarch64/fn.vtbx3_u8.html">arch::aarch64::vtbx3_u8</a></li><li><a href="arch/aarch64/fn.vtbx4_p8.html">arch::aarch64::vtbx4_p8</a></li><li><a href="arch/aarch64/fn.vtbx4_s8.html">arch::aarch64::vtbx4_s8</a></li><li><a href="arch/aarch64/fn.vtbx4_u8.html">arch::aarch64::vtbx4_u8</a></li><li><a href="arch/aarch64/fn.vtrn1_f32.html">arch::aarch64::vtrn1_f32</a></li><li><a href="arch/aarch64/fn.vtrn1_p16.html">arch::aarch64::vtrn1_p16</a></li><li><a href="arch/aarch64/fn.vtrn1_p8.html">arch::aarch64::vtrn1_p8</a></li><li><a href="arch/aarch64/fn.vtrn1_s16.html">arch::aarch64::vtrn1_s16</a></li><li><a href="arch/aarch64/fn.vtrn1_s32.html">arch::aarch64::vtrn1_s32</a></li><li><a href="arch/aarch64/fn.vtrn1_s8.html">arch::aarch64::vtrn1_s8</a></li><li><a href="arch/aarch64/fn.vtrn1_u16.html">arch::aarch64::vtrn1_u16</a></li><li><a href="arch/aarch64/fn.vtrn1_u32.html">arch::aarch64::vtrn1_u32</a></li><li><a href="arch/aarch64/fn.vtrn1_u8.html">arch::aarch64::vtrn1_u8</a></li><li><a href="arch/aarch64/fn.vtrn1q_f32.html">arch::aarch64::vtrn1q_f32</a></li><li><a href="arch/aarch64/fn.vtrn1q_f64.html">arch::aarch64::vtrn1q_f64</a></li><li><a href="arch/aarch64/fn.vtrn1q_p16.html">arch::aarch64::vtrn1q_p16</a></li><li><a href="arch/aarch64/fn.vtrn1q_p64.html">arch::aarch64::vtrn1q_p64</a></li><li><a href="arch/aarch64/fn.vtrn1q_p8.html">arch::aarch64::vtrn1q_p8</a></li><li><a href="arch/aarch64/fn.vtrn1q_s16.html">arch::aarch64::vtrn1q_s16</a></li><li><a href="arch/aarch64/fn.vtrn1q_s32.html">arch::aarch64::vtrn1q_s32</a></li><li><a href="arch/aarch64/fn.vtrn1q_s64.html">arch::aarch64::vtrn1q_s64</a></li><li><a href="arch/aarch64/fn.vtrn1q_s8.html">arch::aarch64::vtrn1q_s8</a></li><li><a href="arch/aarch64/fn.vtrn1q_u16.html">arch::aarch64::vtrn1q_u16</a></li><li><a href="arch/aarch64/fn.vtrn1q_u32.html">arch::aarch64::vtrn1q_u32</a></li><li><a href="arch/aarch64/fn.vtrn1q_u64.html">arch::aarch64::vtrn1q_u64</a></li><li><a href="arch/aarch64/fn.vtrn1q_u8.html">arch::aarch64::vtrn1q_u8</a></li><li><a href="arch/aarch64/fn.vtrn2_f32.html">arch::aarch64::vtrn2_f32</a></li><li><a href="arch/aarch64/fn.vtrn2_p16.html">arch::aarch64::vtrn2_p16</a></li><li><a href="arch/aarch64/fn.vtrn2_p8.html">arch::aarch64::vtrn2_p8</a></li><li><a href="arch/aarch64/fn.vtrn2_s16.html">arch::aarch64::vtrn2_s16</a></li><li><a href="arch/aarch64/fn.vtrn2_s32.html">arch::aarch64::vtrn2_s32</a></li><li><a href="arch/aarch64/fn.vtrn2_s8.html">arch::aarch64::vtrn2_s8</a></li><li><a href="arch/aarch64/fn.vtrn2_u16.html">arch::aarch64::vtrn2_u16</a></li><li><a href="arch/aarch64/fn.vtrn2_u32.html">arch::aarch64::vtrn2_u32</a></li><li><a href="arch/aarch64/fn.vtrn2_u8.html">arch::aarch64::vtrn2_u8</a></li><li><a href="arch/aarch64/fn.vtrn2q_f32.html">arch::aarch64::vtrn2q_f32</a></li><li><a href="arch/aarch64/fn.vtrn2q_f64.html">arch::aarch64::vtrn2q_f64</a></li><li><a href="arch/aarch64/fn.vtrn2q_p16.html">arch::aarch64::vtrn2q_p16</a></li><li><a href="arch/aarch64/fn.vtrn2q_p64.html">arch::aarch64::vtrn2q_p64</a></li><li><a href="arch/aarch64/fn.vtrn2q_p8.html">arch::aarch64::vtrn2q_p8</a></li><li><a href="arch/aarch64/fn.vtrn2q_s16.html">arch::aarch64::vtrn2q_s16</a></li><li><a href="arch/aarch64/fn.vtrn2q_s32.html">arch::aarch64::vtrn2q_s32</a></li><li><a href="arch/aarch64/fn.vtrn2q_s64.html">arch::aarch64::vtrn2q_s64</a></li><li><a href="arch/aarch64/fn.vtrn2q_s8.html">arch::aarch64::vtrn2q_s8</a></li><li><a href="arch/aarch64/fn.vtrn2q_u16.html">arch::aarch64::vtrn2q_u16</a></li><li><a href="arch/aarch64/fn.vtrn2q_u32.html">arch::aarch64::vtrn2q_u32</a></li><li><a href="arch/aarch64/fn.vtrn2q_u64.html">arch::aarch64::vtrn2q_u64</a></li><li><a href="arch/aarch64/fn.vtrn2q_u8.html">arch::aarch64::vtrn2q_u8</a></li><li><a href="arch/aarch64/fn.vtrn_f32.html">arch::aarch64::vtrn_f32</a></li><li><a href="arch/aarch64/fn.vtrn_p16.html">arch::aarch64::vtrn_p16</a></li><li><a href="arch/aarch64/fn.vtrn_p8.html">arch::aarch64::vtrn_p8</a></li><li><a href="arch/aarch64/fn.vtrn_s16.html">arch::aarch64::vtrn_s16</a></li><li><a href="arch/aarch64/fn.vtrn_s32.html">arch::aarch64::vtrn_s32</a></li><li><a href="arch/aarch64/fn.vtrn_s8.html">arch::aarch64::vtrn_s8</a></li><li><a href="arch/aarch64/fn.vtrn_u16.html">arch::aarch64::vtrn_u16</a></li><li><a href="arch/aarch64/fn.vtrn_u32.html">arch::aarch64::vtrn_u32</a></li><li><a href="arch/aarch64/fn.vtrn_u8.html">arch::aarch64::vtrn_u8</a></li><li><a href="arch/aarch64/fn.vtrnq_f32.html">arch::aarch64::vtrnq_f32</a></li><li><a href="arch/aarch64/fn.vtrnq_p16.html">arch::aarch64::vtrnq_p16</a></li><li><a href="arch/aarch64/fn.vtrnq_p8.html">arch::aarch64::vtrnq_p8</a></li><li><a href="arch/aarch64/fn.vtrnq_s16.html">arch::aarch64::vtrnq_s16</a></li><li><a href="arch/aarch64/fn.vtrnq_s32.html">arch::aarch64::vtrnq_s32</a></li><li><a href="arch/aarch64/fn.vtrnq_s8.html">arch::aarch64::vtrnq_s8</a></li><li><a href="arch/aarch64/fn.vtrnq_u16.html">arch::aarch64::vtrnq_u16</a></li><li><a href="arch/aarch64/fn.vtrnq_u32.html">arch::aarch64::vtrnq_u32</a></li><li><a href="arch/aarch64/fn.vtrnq_u8.html">arch::aarch64::vtrnq_u8</a></li><li><a href="arch/aarch64/fn.vtst_p16.html">arch::aarch64::vtst_p16</a></li><li><a href="arch/aarch64/fn.vtst_p64.html">arch::aarch64::vtst_p64</a></li><li><a href="arch/aarch64/fn.vtst_p8.html">arch::aarch64::vtst_p8</a></li><li><a href="arch/aarch64/fn.vtst_s16.html">arch::aarch64::vtst_s16</a></li><li><a href="arch/aarch64/fn.vtst_s32.html">arch::aarch64::vtst_s32</a></li><li><a href="arch/aarch64/fn.vtst_s64.html">arch::aarch64::vtst_s64</a></li><li><a href="arch/aarch64/fn.vtst_s8.html">arch::aarch64::vtst_s8</a></li><li><a href="arch/aarch64/fn.vtst_u16.html">arch::aarch64::vtst_u16</a></li><li><a href="arch/aarch64/fn.vtst_u32.html">arch::aarch64::vtst_u32</a></li><li><a href="arch/aarch64/fn.vtst_u64.html">arch::aarch64::vtst_u64</a></li><li><a href="arch/aarch64/fn.vtst_u8.html">arch::aarch64::vtst_u8</a></li><li><a href="arch/aarch64/fn.vtstd_s64.html">arch::aarch64::vtstd_s64</a></li><li><a href="arch/aarch64/fn.vtstd_u64.html">arch::aarch64::vtstd_u64</a></li><li><a href="arch/aarch64/fn.vtstq_p16.html">arch::aarch64::vtstq_p16</a></li><li><a href="arch/aarch64/fn.vtstq_p64.html">arch::aarch64::vtstq_p64</a></li><li><a href="arch/aarch64/fn.vtstq_p8.html">arch::aarch64::vtstq_p8</a></li><li><a href="arch/aarch64/fn.vtstq_s16.html">arch::aarch64::vtstq_s16</a></li><li><a href="arch/aarch64/fn.vtstq_s32.html">arch::aarch64::vtstq_s32</a></li><li><a href="arch/aarch64/fn.vtstq_s64.html">arch::aarch64::vtstq_s64</a></li><li><a href="arch/aarch64/fn.vtstq_s8.html">arch::aarch64::vtstq_s8</a></li><li><a href="arch/aarch64/fn.vtstq_u16.html">arch::aarch64::vtstq_u16</a></li><li><a href="arch/aarch64/fn.vtstq_u32.html">arch::aarch64::vtstq_u32</a></li><li><a href="arch/aarch64/fn.vtstq_u64.html">arch::aarch64::vtstq_u64</a></li><li><a href="arch/aarch64/fn.vtstq_u8.html">arch::aarch64::vtstq_u8</a></li><li><a href="arch/aarch64/fn.vuqadd_s16.html">arch::aarch64::vuqadd_s16</a></li><li><a href="arch/aarch64/fn.vuqadd_s32.html">arch::aarch64::vuqadd_s32</a></li><li><a href="arch/aarch64/fn.vuqadd_s64.html">arch::aarch64::vuqadd_s64</a></li><li><a href="arch/aarch64/fn.vuqadd_s8.html">arch::aarch64::vuqadd_s8</a></li><li><a href="arch/aarch64/fn.vuqaddb_s8.html">arch::aarch64::vuqaddb_s8</a></li><li><a href="arch/aarch64/fn.vuqaddd_s64.html">arch::aarch64::vuqaddd_s64</a></li><li><a href="arch/aarch64/fn.vuqaddh_s16.html">arch::aarch64::vuqaddh_s16</a></li><li><a href="arch/aarch64/fn.vuqaddq_s16.html">arch::aarch64::vuqaddq_s16</a></li><li><a href="arch/aarch64/fn.vuqaddq_s32.html">arch::aarch64::vuqaddq_s32</a></li><li><a href="arch/aarch64/fn.vuqaddq_s64.html">arch::aarch64::vuqaddq_s64</a></li><li><a href="arch/aarch64/fn.vuqaddq_s8.html">arch::aarch64::vuqaddq_s8</a></li><li><a href="arch/aarch64/fn.vuqadds_s32.html">arch::aarch64::vuqadds_s32</a></li><li><a href="arch/aarch64/fn.vusmmlaq_s32.html">arch::aarch64::vusmmlaq_s32</a></li><li><a href="arch/aarch64/fn.vuzp1_f32.html">arch::aarch64::vuzp1_f32</a></li><li><a href="arch/aarch64/fn.vuzp1_p16.html">arch::aarch64::vuzp1_p16</a></li><li><a href="arch/aarch64/fn.vuzp1_p8.html">arch::aarch64::vuzp1_p8</a></li><li><a href="arch/aarch64/fn.vuzp1_s16.html">arch::aarch64::vuzp1_s16</a></li><li><a href="arch/aarch64/fn.vuzp1_s32.html">arch::aarch64::vuzp1_s32</a></li><li><a href="arch/aarch64/fn.vuzp1_s8.html">arch::aarch64::vuzp1_s8</a></li><li><a href="arch/aarch64/fn.vuzp1_u16.html">arch::aarch64::vuzp1_u16</a></li><li><a href="arch/aarch64/fn.vuzp1_u32.html">arch::aarch64::vuzp1_u32</a></li><li><a href="arch/aarch64/fn.vuzp1_u8.html">arch::aarch64::vuzp1_u8</a></li><li><a href="arch/aarch64/fn.vuzp1q_f32.html">arch::aarch64::vuzp1q_f32</a></li><li><a href="arch/aarch64/fn.vuzp1q_f64.html">arch::aarch64::vuzp1q_f64</a></li><li><a href="arch/aarch64/fn.vuzp1q_p16.html">arch::aarch64::vuzp1q_p16</a></li><li><a href="arch/aarch64/fn.vuzp1q_p64.html">arch::aarch64::vuzp1q_p64</a></li><li><a href="arch/aarch64/fn.vuzp1q_p8.html">arch::aarch64::vuzp1q_p8</a></li><li><a href="arch/aarch64/fn.vuzp1q_s16.html">arch::aarch64::vuzp1q_s16</a></li><li><a href="arch/aarch64/fn.vuzp1q_s32.html">arch::aarch64::vuzp1q_s32</a></li><li><a href="arch/aarch64/fn.vuzp1q_s64.html">arch::aarch64::vuzp1q_s64</a></li><li><a href="arch/aarch64/fn.vuzp1q_s8.html">arch::aarch64::vuzp1q_s8</a></li><li><a href="arch/aarch64/fn.vuzp1q_u16.html">arch::aarch64::vuzp1q_u16</a></li><li><a href="arch/aarch64/fn.vuzp1q_u32.html">arch::aarch64::vuzp1q_u32</a></li><li><a href="arch/aarch64/fn.vuzp1q_u64.html">arch::aarch64::vuzp1q_u64</a></li><li><a href="arch/aarch64/fn.vuzp1q_u8.html">arch::aarch64::vuzp1q_u8</a></li><li><a href="arch/aarch64/fn.vuzp2_f32.html">arch::aarch64::vuzp2_f32</a></li><li><a href="arch/aarch64/fn.vuzp2_p16.html">arch::aarch64::vuzp2_p16</a></li><li><a href="arch/aarch64/fn.vuzp2_p8.html">arch::aarch64::vuzp2_p8</a></li><li><a href="arch/aarch64/fn.vuzp2_s16.html">arch::aarch64::vuzp2_s16</a></li><li><a href="arch/aarch64/fn.vuzp2_s32.html">arch::aarch64::vuzp2_s32</a></li><li><a href="arch/aarch64/fn.vuzp2_s8.html">arch::aarch64::vuzp2_s8</a></li><li><a href="arch/aarch64/fn.vuzp2_u16.html">arch::aarch64::vuzp2_u16</a></li><li><a href="arch/aarch64/fn.vuzp2_u32.html">arch::aarch64::vuzp2_u32</a></li><li><a href="arch/aarch64/fn.vuzp2_u8.html">arch::aarch64::vuzp2_u8</a></li><li><a href="arch/aarch64/fn.vuzp2q_f32.html">arch::aarch64::vuzp2q_f32</a></li><li><a href="arch/aarch64/fn.vuzp2q_f64.html">arch::aarch64::vuzp2q_f64</a></li><li><a href="arch/aarch64/fn.vuzp2q_p16.html">arch::aarch64::vuzp2q_p16</a></li><li><a href="arch/aarch64/fn.vuzp2q_p64.html">arch::aarch64::vuzp2q_p64</a></li><li><a href="arch/aarch64/fn.vuzp2q_p8.html">arch::aarch64::vuzp2q_p8</a></li><li><a href="arch/aarch64/fn.vuzp2q_s16.html">arch::aarch64::vuzp2q_s16</a></li><li><a href="arch/aarch64/fn.vuzp2q_s32.html">arch::aarch64::vuzp2q_s32</a></li><li><a href="arch/aarch64/fn.vuzp2q_s64.html">arch::aarch64::vuzp2q_s64</a></li><li><a href="arch/aarch64/fn.vuzp2q_s8.html">arch::aarch64::vuzp2q_s8</a></li><li><a href="arch/aarch64/fn.vuzp2q_u16.html">arch::aarch64::vuzp2q_u16</a></li><li><a href="arch/aarch64/fn.vuzp2q_u32.html">arch::aarch64::vuzp2q_u32</a></li><li><a href="arch/aarch64/fn.vuzp2q_u64.html">arch::aarch64::vuzp2q_u64</a></li><li><a href="arch/aarch64/fn.vuzp2q_u8.html">arch::aarch64::vuzp2q_u8</a></li><li><a href="arch/aarch64/fn.vuzp_f32.html">arch::aarch64::vuzp_f32</a></li><li><a href="arch/aarch64/fn.vuzp_p16.html">arch::aarch64::vuzp_p16</a></li><li><a href="arch/aarch64/fn.vuzp_p8.html">arch::aarch64::vuzp_p8</a></li><li><a href="arch/aarch64/fn.vuzp_s16.html">arch::aarch64::vuzp_s16</a></li><li><a href="arch/aarch64/fn.vuzp_s32.html">arch::aarch64::vuzp_s32</a></li><li><a href="arch/aarch64/fn.vuzp_s8.html">arch::aarch64::vuzp_s8</a></li><li><a href="arch/aarch64/fn.vuzp_u16.html">arch::aarch64::vuzp_u16</a></li><li><a href="arch/aarch64/fn.vuzp_u32.html">arch::aarch64::vuzp_u32</a></li><li><a href="arch/aarch64/fn.vuzp_u8.html">arch::aarch64::vuzp_u8</a></li><li><a href="arch/aarch64/fn.vuzpq_f32.html">arch::aarch64::vuzpq_f32</a></li><li><a href="arch/aarch64/fn.vuzpq_p16.html">arch::aarch64::vuzpq_p16</a></li><li><a href="arch/aarch64/fn.vuzpq_p8.html">arch::aarch64::vuzpq_p8</a></li><li><a href="arch/aarch64/fn.vuzpq_s16.html">arch::aarch64::vuzpq_s16</a></li><li><a href="arch/aarch64/fn.vuzpq_s32.html">arch::aarch64::vuzpq_s32</a></li><li><a href="arch/aarch64/fn.vuzpq_s8.html">arch::aarch64::vuzpq_s8</a></li><li><a href="arch/aarch64/fn.vuzpq_u16.html">arch::aarch64::vuzpq_u16</a></li><li><a href="arch/aarch64/fn.vuzpq_u32.html">arch::aarch64::vuzpq_u32</a></li><li><a href="arch/aarch64/fn.vuzpq_u8.html">arch::aarch64::vuzpq_u8</a></li><li><a href="arch/aarch64/fn.vxarq_u64.html">arch::aarch64::vxarq_u64</a></li><li><a href="arch/aarch64/fn.vzip1_f32.html">arch::aarch64::vzip1_f32</a></li><li><a href="arch/aarch64/fn.vzip1_p16.html">arch::aarch64::vzip1_p16</a></li><li><a href="arch/aarch64/fn.vzip1_p8.html">arch::aarch64::vzip1_p8</a></li><li><a href="arch/aarch64/fn.vzip1_s16.html">arch::aarch64::vzip1_s16</a></li><li><a href="arch/aarch64/fn.vzip1_s32.html">arch::aarch64::vzip1_s32</a></li><li><a href="arch/aarch64/fn.vzip1_s8.html">arch::aarch64::vzip1_s8</a></li><li><a href="arch/aarch64/fn.vzip1_u16.html">arch::aarch64::vzip1_u16</a></li><li><a href="arch/aarch64/fn.vzip1_u32.html">arch::aarch64::vzip1_u32</a></li><li><a href="arch/aarch64/fn.vzip1_u8.html">arch::aarch64::vzip1_u8</a></li><li><a href="arch/aarch64/fn.vzip1q_f32.html">arch::aarch64::vzip1q_f32</a></li><li><a href="arch/aarch64/fn.vzip1q_f64.html">arch::aarch64::vzip1q_f64</a></li><li><a href="arch/aarch64/fn.vzip1q_p16.html">arch::aarch64::vzip1q_p16</a></li><li><a href="arch/aarch64/fn.vzip1q_p64.html">arch::aarch64::vzip1q_p64</a></li><li><a href="arch/aarch64/fn.vzip1q_p8.html">arch::aarch64::vzip1q_p8</a></li><li><a href="arch/aarch64/fn.vzip1q_s16.html">arch::aarch64::vzip1q_s16</a></li><li><a href="arch/aarch64/fn.vzip1q_s32.html">arch::aarch64::vzip1q_s32</a></li><li><a href="arch/aarch64/fn.vzip1q_s64.html">arch::aarch64::vzip1q_s64</a></li><li><a href="arch/aarch64/fn.vzip1q_s8.html">arch::aarch64::vzip1q_s8</a></li><li><a href="arch/aarch64/fn.vzip1q_u16.html">arch::aarch64::vzip1q_u16</a></li><li><a href="arch/aarch64/fn.vzip1q_u32.html">arch::aarch64::vzip1q_u32</a></li><li><a href="arch/aarch64/fn.vzip1q_u64.html">arch::aarch64::vzip1q_u64</a></li><li><a href="arch/aarch64/fn.vzip1q_u8.html">arch::aarch64::vzip1q_u8</a></li><li><a href="arch/aarch64/fn.vzip2_f32.html">arch::aarch64::vzip2_f32</a></li><li><a href="arch/aarch64/fn.vzip2_p16.html">arch::aarch64::vzip2_p16</a></li><li><a href="arch/aarch64/fn.vzip2_p8.html">arch::aarch64::vzip2_p8</a></li><li><a href="arch/aarch64/fn.vzip2_s16.html">arch::aarch64::vzip2_s16</a></li><li><a href="arch/aarch64/fn.vzip2_s32.html">arch::aarch64::vzip2_s32</a></li><li><a href="arch/aarch64/fn.vzip2_s8.html">arch::aarch64::vzip2_s8</a></li><li><a href="arch/aarch64/fn.vzip2_u16.html">arch::aarch64::vzip2_u16</a></li><li><a href="arch/aarch64/fn.vzip2_u32.html">arch::aarch64::vzip2_u32</a></li><li><a href="arch/aarch64/fn.vzip2_u8.html">arch::aarch64::vzip2_u8</a></li><li><a href="arch/aarch64/fn.vzip2q_f32.html">arch::aarch64::vzip2q_f32</a></li><li><a href="arch/aarch64/fn.vzip2q_f64.html">arch::aarch64::vzip2q_f64</a></li><li><a href="arch/aarch64/fn.vzip2q_p16.html">arch::aarch64::vzip2q_p16</a></li><li><a href="arch/aarch64/fn.vzip2q_p64.html">arch::aarch64::vzip2q_p64</a></li><li><a href="arch/aarch64/fn.vzip2q_p8.html">arch::aarch64::vzip2q_p8</a></li><li><a href="arch/aarch64/fn.vzip2q_s16.html">arch::aarch64::vzip2q_s16</a></li><li><a href="arch/aarch64/fn.vzip2q_s32.html">arch::aarch64::vzip2q_s32</a></li><li><a href="arch/aarch64/fn.vzip2q_s64.html">arch::aarch64::vzip2q_s64</a></li><li><a href="arch/aarch64/fn.vzip2q_s8.html">arch::aarch64::vzip2q_s8</a></li><li><a href="arch/aarch64/fn.vzip2q_u16.html">arch::aarch64::vzip2q_u16</a></li><li><a href="arch/aarch64/fn.vzip2q_u32.html">arch::aarch64::vzip2q_u32</a></li><li><a href="arch/aarch64/fn.vzip2q_u64.html">arch::aarch64::vzip2q_u64</a></li><li><a href="arch/aarch64/fn.vzip2q_u8.html">arch::aarch64::vzip2q_u8</a></li><li><a href="arch/aarch64/fn.vzip_f32.html">arch::aarch64::vzip_f32</a></li><li><a href="arch/aarch64/fn.vzip_p16.html">arch::aarch64::vzip_p16</a></li><li><a href="arch/aarch64/fn.vzip_p8.html">arch::aarch64::vzip_p8</a></li><li><a href="arch/aarch64/fn.vzip_s16.html">arch::aarch64::vzip_s16</a></li><li><a href="arch/aarch64/fn.vzip_s32.html">arch::aarch64::vzip_s32</a></li><li><a href="arch/aarch64/fn.vzip_s8.html">arch::aarch64::vzip_s8</a></li><li><a href="arch/aarch64/fn.vzip_u16.html">arch::aarch64::vzip_u16</a></li><li><a href="arch/aarch64/fn.vzip_u32.html">arch::aarch64::vzip_u32</a></li><li><a href="arch/aarch64/fn.vzip_u8.html">arch::aarch64::vzip_u8</a></li><li><a href="arch/aarch64/fn.vzipq_f32.html">arch::aarch64::vzipq_f32</a></li><li><a href="arch/aarch64/fn.vzipq_p16.html">arch::aarch64::vzipq_p16</a></li><li><a href="arch/aarch64/fn.vzipq_p8.html">arch::aarch64::vzipq_p8</a></li><li><a href="arch/aarch64/fn.vzipq_s16.html">arch::aarch64::vzipq_s16</a></li><li><a href="arch/aarch64/fn.vzipq_s32.html">arch::aarch64::vzipq_s32</a></li><li><a href="arch/aarch64/fn.vzipq_s8.html">arch::aarch64::vzipq_s8</a></li><li><a href="arch/aarch64/fn.vzipq_u16.html">arch::aarch64::vzipq_u16</a></li><li><a href="arch/aarch64/fn.vzipq_u32.html">arch::aarch64::vzipq_u32</a></li><li><a href="arch/aarch64/fn.vzipq_u8.html">arch::aarch64::vzipq_u8</a></li><li><a href="arch/arm/fn.__breakpoint.html">arch::arm::__breakpoint</a></li><li><a href="arch/arm/fn.__clrex.html">arch::arm::__clrex</a></li><li><a href="arch/arm/fn.__crc32b.html">arch::arm::__crc32b</a></li><li><a href="arch/arm/fn.__crc32cb.html">arch::arm::__crc32cb</a></li><li><a href="arch/arm/fn.__crc32ch.html">arch::arm::__crc32ch</a></li><li><a href="arch/arm/fn.__crc32cw.html">arch::arm::__crc32cw</a></li><li><a href="arch/arm/fn.__crc32h.html">arch::arm::__crc32h</a></li><li><a href="arch/arm/fn.__crc32w.html">arch::arm::__crc32w</a></li><li><a href="arch/arm/fn.__dbg.html">arch::arm::__dbg</a></li><li><a href="arch/arm/fn.__dmb.html">arch::arm::__dmb</a></li><li><a href="arch/arm/fn.__dsb.html">arch::arm::__dsb</a></li><li><a href="arch/arm/fn.__isb.html">arch::arm::__isb</a></li><li><a href="arch/arm/fn.__ldrex.html">arch::arm::__ldrex</a></li><li><a href="arch/arm/fn.__ldrexb.html">arch::arm::__ldrexb</a></li><li><a href="arch/arm/fn.__ldrexh.html">arch::arm::__ldrexh</a></li><li><a href="arch/arm/fn.__nop.html">arch::arm::__nop</a></li><li><a href="arch/arm/fn.__qadd.html">arch::arm::__qadd</a></li><li><a href="arch/arm/fn.__qadd16.html">arch::arm::__qadd16</a></li><li><a href="arch/arm/fn.__qadd8.html">arch::arm::__qadd8</a></li><li><a href="arch/arm/fn.__qasx.html">arch::arm::__qasx</a></li><li><a href="arch/arm/fn.__qdbl.html">arch::arm::__qdbl</a></li><li><a href="arch/arm/fn.__qsax.html">arch::arm::__qsax</a></li><li><a href="arch/arm/fn.__qsub.html">arch::arm::__qsub</a></li><li><a href="arch/arm/fn.__qsub16.html">arch::arm::__qsub16</a></li><li><a href="arch/arm/fn.__qsub8.html">arch::arm::__qsub8</a></li><li><a href="arch/arm/fn.__rsr.html">arch::arm::__rsr</a></li><li><a href="arch/arm/fn.__rsrp.html">arch::arm::__rsrp</a></li><li><a href="arch/arm/fn.__sadd16.html">arch::arm::__sadd16</a></li><li><a href="arch/arm/fn.__sadd8.html">arch::arm::__sadd8</a></li><li><a href="arch/arm/fn.__sasx.html">arch::arm::__sasx</a></li><li><a href="arch/arm/fn.__sel.html">arch::arm::__sel</a></li><li><a href="arch/arm/fn.__sev.html">arch::arm::__sev</a></li><li><a href="arch/arm/fn.__sevl.html">arch::arm::__sevl</a></li><li><a href="arch/arm/fn.__shadd16.html">arch::arm::__shadd16</a></li><li><a href="arch/arm/fn.__shadd8.html">arch::arm::__shadd8</a></li><li><a href="arch/arm/fn.__shsub16.html">arch::arm::__shsub16</a></li><li><a href="arch/arm/fn.__shsub8.html">arch::arm::__shsub8</a></li><li><a href="arch/arm/fn.__smlabb.html">arch::arm::__smlabb</a></li><li><a href="arch/arm/fn.__smlabt.html">arch::arm::__smlabt</a></li><li><a href="arch/arm/fn.__smlad.html">arch::arm::__smlad</a></li><li><a href="arch/arm/fn.__smlatb.html">arch::arm::__smlatb</a></li><li><a href="arch/arm/fn.__smlatt.html">arch::arm::__smlatt</a></li><li><a href="arch/arm/fn.__smlawb.html">arch::arm::__smlawb</a></li><li><a href="arch/arm/fn.__smlawt.html">arch::arm::__smlawt</a></li><li><a href="arch/arm/fn.__smlsd.html">arch::arm::__smlsd</a></li><li><a href="arch/arm/fn.__smuad.html">arch::arm::__smuad</a></li><li><a href="arch/arm/fn.__smuadx.html">arch::arm::__smuadx</a></li><li><a href="arch/arm/fn.__smulbb.html">arch::arm::__smulbb</a></li><li><a href="arch/arm/fn.__smulbt.html">arch::arm::__smulbt</a></li><li><a href="arch/arm/fn.__smultb.html">arch::arm::__smultb</a></li><li><a href="arch/arm/fn.__smultt.html">arch::arm::__smultt</a></li><li><a href="arch/arm/fn.__smulwb.html">arch::arm::__smulwb</a></li><li><a href="arch/arm/fn.__smulwt.html">arch::arm::__smulwt</a></li><li><a href="arch/arm/fn.__smusd.html">arch::arm::__smusd</a></li><li><a href="arch/arm/fn.__smusdx.html">arch::arm::__smusdx</a></li><li><a href="arch/arm/fn.__ssub8.html">arch::arm::__ssub8</a></li><li><a href="arch/arm/fn.__strex.html">arch::arm::__strex</a></li><li><a href="arch/arm/fn.__strexb.html">arch::arm::__strexb</a></li><li><a href="arch/arm/fn.__usad8.html">arch::arm::__usad8</a></li><li><a href="arch/arm/fn.__usada8.html">arch::arm::__usada8</a></li><li><a href="arch/arm/fn.__usub8.html">arch::arm::__usub8</a></li><li><a href="arch/arm/fn.__wfe.html">arch::arm::__wfe</a></li><li><a href="arch/arm/fn.__wfi.html">arch::arm::__wfi</a></li><li><a href="arch/arm/fn.__wsr.html">arch::arm::__wsr</a></li><li><a href="arch/arm/fn.__wsrp.html">arch::arm::__wsrp</a></li><li><a href="arch/arm/fn.__yield.html">arch::arm::__yield</a></li><li><a href="arch/arm/fn._clz_u16.html">arch::arm::_clz_u16</a></li><li><a href="arch/arm/fn._clz_u32.html">arch::arm::_clz_u32</a></li><li><a href="arch/arm/fn._clz_u8.html">arch::arm::_clz_u8</a></li><li><a href="arch/arm/fn._rbit_u32.html">arch::arm::_rbit_u32</a></li><li><a href="arch/arm/fn._rev_u16.html">arch::arm::_rev_u16</a></li><li><a href="arch/arm/fn._rev_u32.html">arch::arm::_rev_u32</a></li><li><a href="arch/arm/dsp/fn.__qadd.html">arch::arm::dsp::__qadd</a></li><li><a href="arch/arm/dsp/fn.__qdbl.html">arch::arm::dsp::__qdbl</a></li><li><a href="arch/arm/dsp/fn.__qsub.html">arch::arm::dsp::__qsub</a></li><li><a href="arch/arm/dsp/fn.__smlabb.html">arch::arm::dsp::__smlabb</a></li><li><a href="arch/arm/dsp/fn.__smlabt.html">arch::arm::dsp::__smlabt</a></li><li><a href="arch/arm/dsp/fn.__smlatb.html">arch::arm::dsp::__smlatb</a></li><li><a href="arch/arm/dsp/fn.__smlatt.html">arch::arm::dsp::__smlatt</a></li><li><a href="arch/arm/dsp/fn.__smlawb.html">arch::arm::dsp::__smlawb</a></li><li><a href="arch/arm/dsp/fn.__smlawt.html">arch::arm::dsp::__smlawt</a></li><li><a href="arch/arm/dsp/fn.__smulbb.html">arch::arm::dsp::__smulbb</a></li><li><a href="arch/arm/dsp/fn.__smulbt.html">arch::arm::dsp::__smulbt</a></li><li><a href="arch/arm/dsp/fn.__smultb.html">arch::arm::dsp::__smultb</a></li><li><a href="arch/arm/dsp/fn.__smultt.html">arch::arm::dsp::__smultt</a></li><li><a href="arch/arm/dsp/fn.__smulwb.html">arch::arm::dsp::__smulwb</a></li><li><a href="arch/arm/dsp/fn.__smulwt.html">arch::arm::dsp::__smulwt</a></li><li><a href="arch/arm/fn.vaba_s16.html">arch::arm::vaba_s16</a></li><li><a href="arch/arm/fn.vaba_s32.html">arch::arm::vaba_s32</a></li><li><a href="arch/arm/fn.vaba_s8.html">arch::arm::vaba_s8</a></li><li><a href="arch/arm/fn.vaba_u16.html">arch::arm::vaba_u16</a></li><li><a href="arch/arm/fn.vaba_u32.html">arch::arm::vaba_u32</a></li><li><a href="arch/arm/fn.vaba_u8.html">arch::arm::vaba_u8</a></li><li><a href="arch/arm/fn.vabal_s16.html">arch::arm::vabal_s16</a></li><li><a href="arch/arm/fn.vabal_s32.html">arch::arm::vabal_s32</a></li><li><a href="arch/arm/fn.vabal_s8.html">arch::arm::vabal_s8</a></li><li><a href="arch/arm/fn.vabal_u16.html">arch::arm::vabal_u16</a></li><li><a href="arch/arm/fn.vabal_u32.html">arch::arm::vabal_u32</a></li><li><a href="arch/arm/fn.vabal_u8.html">arch::arm::vabal_u8</a></li><li><a href="arch/arm/fn.vabaq_s16.html">arch::arm::vabaq_s16</a></li><li><a href="arch/arm/fn.vabaq_s32.html">arch::arm::vabaq_s32</a></li><li><a href="arch/arm/fn.vabaq_s8.html">arch::arm::vabaq_s8</a></li><li><a href="arch/arm/fn.vabaq_u16.html">arch::arm::vabaq_u16</a></li><li><a href="arch/arm/fn.vabaq_u32.html">arch::arm::vabaq_u32</a></li><li><a href="arch/arm/fn.vabaq_u8.html">arch::arm::vabaq_u8</a></li><li><a href="arch/arm/fn.vabd_f32.html">arch::arm::vabd_f32</a></li><li><a href="arch/arm/fn.vabd_s16.html">arch::arm::vabd_s16</a></li><li><a href="arch/arm/fn.vabd_s32.html">arch::arm::vabd_s32</a></li><li><a href="arch/arm/fn.vabd_s8.html">arch::arm::vabd_s8</a></li><li><a href="arch/arm/fn.vabd_u16.html">arch::arm::vabd_u16</a></li><li><a href="arch/arm/fn.vabd_u32.html">arch::arm::vabd_u32</a></li><li><a href="arch/arm/fn.vabd_u8.html">arch::arm::vabd_u8</a></li><li><a href="arch/arm/fn.vabdl_s16.html">arch::arm::vabdl_s16</a></li><li><a href="arch/arm/fn.vabdl_s32.html">arch::arm::vabdl_s32</a></li><li><a href="arch/arm/fn.vabdl_s8.html">arch::arm::vabdl_s8</a></li><li><a href="arch/arm/fn.vabdl_u16.html">arch::arm::vabdl_u16</a></li><li><a href="arch/arm/fn.vabdl_u32.html">arch::arm::vabdl_u32</a></li><li><a href="arch/arm/fn.vabdl_u8.html">arch::arm::vabdl_u8</a></li><li><a href="arch/arm/fn.vabdq_f32.html">arch::arm::vabdq_f32</a></li><li><a href="arch/arm/fn.vabdq_s16.html">arch::arm::vabdq_s16</a></li><li><a href="arch/arm/fn.vabdq_s32.html">arch::arm::vabdq_s32</a></li><li><a href="arch/arm/fn.vabdq_s8.html">arch::arm::vabdq_s8</a></li><li><a href="arch/arm/fn.vabdq_u16.html">arch::arm::vabdq_u16</a></li><li><a href="arch/arm/fn.vabdq_u32.html">arch::arm::vabdq_u32</a></li><li><a href="arch/arm/fn.vabdq_u8.html">arch::arm::vabdq_u8</a></li><li><a href="arch/arm/fn.vabs_f32.html">arch::arm::vabs_f32</a></li><li><a href="arch/arm/fn.vabs_s16.html">arch::arm::vabs_s16</a></li><li><a href="arch/arm/fn.vabs_s32.html">arch::arm::vabs_s32</a></li><li><a href="arch/arm/fn.vabs_s8.html">arch::arm::vabs_s8</a></li><li><a href="arch/arm/fn.vabsq_f32.html">arch::arm::vabsq_f32</a></li><li><a href="arch/arm/fn.vabsq_s16.html">arch::arm::vabsq_s16</a></li><li><a href="arch/arm/fn.vabsq_s32.html">arch::arm::vabsq_s32</a></li><li><a href="arch/arm/fn.vabsq_s8.html">arch::arm::vabsq_s8</a></li><li><a href="arch/arm/fn.vadd_f32.html">arch::arm::vadd_f32</a></li><li><a href="arch/arm/fn.vadd_p16.html">arch::arm::vadd_p16</a></li><li><a href="arch/arm/fn.vadd_p64.html">arch::arm::vadd_p64</a></li><li><a href="arch/arm/fn.vadd_p8.html">arch::arm::vadd_p8</a></li><li><a href="arch/arm/fn.vadd_s16.html">arch::arm::vadd_s16</a></li><li><a href="arch/arm/fn.vadd_s32.html">arch::arm::vadd_s32</a></li><li><a href="arch/arm/fn.vadd_s8.html">arch::arm::vadd_s8</a></li><li><a href="arch/arm/fn.vadd_u16.html">arch::arm::vadd_u16</a></li><li><a href="arch/arm/fn.vadd_u32.html">arch::arm::vadd_u32</a></li><li><a href="arch/arm/fn.vadd_u8.html">arch::arm::vadd_u8</a></li><li><a href="arch/arm/fn.vaddhn_high_s16.html">arch::arm::vaddhn_high_s16</a></li><li><a href="arch/arm/fn.vaddhn_high_s32.html">arch::arm::vaddhn_high_s32</a></li><li><a href="arch/arm/fn.vaddhn_high_s64.html">arch::arm::vaddhn_high_s64</a></li><li><a href="arch/arm/fn.vaddhn_high_u16.html">arch::arm::vaddhn_high_u16</a></li><li><a href="arch/arm/fn.vaddhn_high_u32.html">arch::arm::vaddhn_high_u32</a></li><li><a href="arch/arm/fn.vaddhn_high_u64.html">arch::arm::vaddhn_high_u64</a></li><li><a href="arch/arm/fn.vaddhn_s16.html">arch::arm::vaddhn_s16</a></li><li><a href="arch/arm/fn.vaddhn_s32.html">arch::arm::vaddhn_s32</a></li><li><a href="arch/arm/fn.vaddhn_s64.html">arch::arm::vaddhn_s64</a></li><li><a href="arch/arm/fn.vaddhn_u16.html">arch::arm::vaddhn_u16</a></li><li><a href="arch/arm/fn.vaddhn_u32.html">arch::arm::vaddhn_u32</a></li><li><a href="arch/arm/fn.vaddhn_u64.html">arch::arm::vaddhn_u64</a></li><li><a href="arch/arm/fn.vaddl_high_s16.html">arch::arm::vaddl_high_s16</a></li><li><a href="arch/arm/fn.vaddl_high_s32.html">arch::arm::vaddl_high_s32</a></li><li><a href="arch/arm/fn.vaddl_high_s8.html">arch::arm::vaddl_high_s8</a></li><li><a href="arch/arm/fn.vaddl_high_u16.html">arch::arm::vaddl_high_u16</a></li><li><a href="arch/arm/fn.vaddl_high_u32.html">arch::arm::vaddl_high_u32</a></li><li><a href="arch/arm/fn.vaddl_high_u8.html">arch::arm::vaddl_high_u8</a></li><li><a href="arch/arm/fn.vaddl_s16.html">arch::arm::vaddl_s16</a></li><li><a href="arch/arm/fn.vaddl_s32.html">arch::arm::vaddl_s32</a></li><li><a href="arch/arm/fn.vaddl_s8.html">arch::arm::vaddl_s8</a></li><li><a href="arch/arm/fn.vaddl_u16.html">arch::arm::vaddl_u16</a></li><li><a href="arch/arm/fn.vaddl_u32.html">arch::arm::vaddl_u32</a></li><li><a href="arch/arm/fn.vaddl_u8.html">arch::arm::vaddl_u8</a></li><li><a href="arch/arm/fn.vaddq_f32.html">arch::arm::vaddq_f32</a></li><li><a href="arch/arm/fn.vaddq_p128.html">arch::arm::vaddq_p128</a></li><li><a href="arch/arm/fn.vaddq_p16.html">arch::arm::vaddq_p16</a></li><li><a href="arch/arm/fn.vaddq_p64.html">arch::arm::vaddq_p64</a></li><li><a href="arch/arm/fn.vaddq_p8.html">arch::arm::vaddq_p8</a></li><li><a href="arch/arm/fn.vaddq_s16.html">arch::arm::vaddq_s16</a></li><li><a href="arch/arm/fn.vaddq_s32.html">arch::arm::vaddq_s32</a></li><li><a href="arch/arm/fn.vaddq_s64.html">arch::arm::vaddq_s64</a></li><li><a href="arch/arm/fn.vaddq_s8.html">arch::arm::vaddq_s8</a></li><li><a href="arch/arm/fn.vaddq_u16.html">arch::arm::vaddq_u16</a></li><li><a href="arch/arm/fn.vaddq_u32.html">arch::arm::vaddq_u32</a></li><li><a href="arch/arm/fn.vaddq_u64.html">arch::arm::vaddq_u64</a></li><li><a href="arch/arm/fn.vaddq_u8.html">arch::arm::vaddq_u8</a></li><li><a href="arch/arm/fn.vaddw_high_s16.html">arch::arm::vaddw_high_s16</a></li><li><a href="arch/arm/fn.vaddw_high_s32.html">arch::arm::vaddw_high_s32</a></li><li><a href="arch/arm/fn.vaddw_high_s8.html">arch::arm::vaddw_high_s8</a></li><li><a href="arch/arm/fn.vaddw_high_u16.html">arch::arm::vaddw_high_u16</a></li><li><a href="arch/arm/fn.vaddw_high_u32.html">arch::arm::vaddw_high_u32</a></li><li><a href="arch/arm/fn.vaddw_high_u8.html">arch::arm::vaddw_high_u8</a></li><li><a href="arch/arm/fn.vaddw_s16.html">arch::arm::vaddw_s16</a></li><li><a href="arch/arm/fn.vaddw_s32.html">arch::arm::vaddw_s32</a></li><li><a href="arch/arm/fn.vaddw_s8.html">arch::arm::vaddw_s8</a></li><li><a href="arch/arm/fn.vaddw_u16.html">arch::arm::vaddw_u16</a></li><li><a href="arch/arm/fn.vaddw_u32.html">arch::arm::vaddw_u32</a></li><li><a href="arch/arm/fn.vaddw_u8.html">arch::arm::vaddw_u8</a></li><li><a href="arch/arm/fn.vaesdq_u8.html">arch::arm::vaesdq_u8</a></li><li><a href="arch/arm/fn.vaeseq_u8.html">arch::arm::vaeseq_u8</a></li><li><a href="arch/arm/fn.vaesimcq_u8.html">arch::arm::vaesimcq_u8</a></li><li><a href="arch/arm/fn.vaesmcq_u8.html">arch::arm::vaesmcq_u8</a></li><li><a href="arch/arm/fn.vand_s16.html">arch::arm::vand_s16</a></li><li><a href="arch/arm/fn.vand_s32.html">arch::arm::vand_s32</a></li><li><a href="arch/arm/fn.vand_s64.html">arch::arm::vand_s64</a></li><li><a href="arch/arm/fn.vand_s8.html">arch::arm::vand_s8</a></li><li><a href="arch/arm/fn.vand_u16.html">arch::arm::vand_u16</a></li><li><a href="arch/arm/fn.vand_u32.html">arch::arm::vand_u32</a></li><li><a href="arch/arm/fn.vand_u64.html">arch::arm::vand_u64</a></li><li><a href="arch/arm/fn.vand_u8.html">arch::arm::vand_u8</a></li><li><a href="arch/arm/fn.vandq_s16.html">arch::arm::vandq_s16</a></li><li><a href="arch/arm/fn.vandq_s32.html">arch::arm::vandq_s32</a></li><li><a href="arch/arm/fn.vandq_s64.html">arch::arm::vandq_s64</a></li><li><a href="arch/arm/fn.vandq_s8.html">arch::arm::vandq_s8</a></li><li><a href="arch/arm/fn.vandq_u16.html">arch::arm::vandq_u16</a></li><li><a href="arch/arm/fn.vandq_u32.html">arch::arm::vandq_u32</a></li><li><a href="arch/arm/fn.vandq_u64.html">arch::arm::vandq_u64</a></li><li><a href="arch/arm/fn.vandq_u8.html">arch::arm::vandq_u8</a></li><li><a href="arch/arm/fn.vbic_s16.html">arch::arm::vbic_s16</a></li><li><a href="arch/arm/fn.vbic_s32.html">arch::arm::vbic_s32</a></li><li><a href="arch/arm/fn.vbic_s64.html">arch::arm::vbic_s64</a></li><li><a href="arch/arm/fn.vbic_s8.html">arch::arm::vbic_s8</a></li><li><a href="arch/arm/fn.vbic_u16.html">arch::arm::vbic_u16</a></li><li><a href="arch/arm/fn.vbic_u32.html">arch::arm::vbic_u32</a></li><li><a href="arch/arm/fn.vbic_u64.html">arch::arm::vbic_u64</a></li><li><a href="arch/arm/fn.vbic_u8.html">arch::arm::vbic_u8</a></li><li><a href="arch/arm/fn.vbicq_s16.html">arch::arm::vbicq_s16</a></li><li><a href="arch/arm/fn.vbicq_s32.html">arch::arm::vbicq_s32</a></li><li><a href="arch/arm/fn.vbicq_s64.html">arch::arm::vbicq_s64</a></li><li><a href="arch/arm/fn.vbicq_s8.html">arch::arm::vbicq_s8</a></li><li><a href="arch/arm/fn.vbicq_u16.html">arch::arm::vbicq_u16</a></li><li><a href="arch/arm/fn.vbicq_u32.html">arch::arm::vbicq_u32</a></li><li><a href="arch/arm/fn.vbicq_u64.html">arch::arm::vbicq_u64</a></li><li><a href="arch/arm/fn.vbicq_u8.html">arch::arm::vbicq_u8</a></li><li><a href="arch/arm/fn.vbsl_f32.html">arch::arm::vbsl_f32</a></li><li><a href="arch/arm/fn.vbsl_p16.html">arch::arm::vbsl_p16</a></li><li><a href="arch/arm/fn.vbsl_p8.html">arch::arm::vbsl_p8</a></li><li><a href="arch/arm/fn.vbsl_s16.html">arch::arm::vbsl_s16</a></li><li><a href="arch/arm/fn.vbsl_s32.html">arch::arm::vbsl_s32</a></li><li><a href="arch/arm/fn.vbsl_s64.html">arch::arm::vbsl_s64</a></li><li><a href="arch/arm/fn.vbsl_s8.html">arch::arm::vbsl_s8</a></li><li><a href="arch/arm/fn.vbsl_u16.html">arch::arm::vbsl_u16</a></li><li><a href="arch/arm/fn.vbsl_u32.html">arch::arm::vbsl_u32</a></li><li><a href="arch/arm/fn.vbsl_u64.html">arch::arm::vbsl_u64</a></li><li><a href="arch/arm/fn.vbsl_u8.html">arch::arm::vbsl_u8</a></li><li><a href="arch/arm/fn.vbslq_f32.html">arch::arm::vbslq_f32</a></li><li><a href="arch/arm/fn.vbslq_p16.html">arch::arm::vbslq_p16</a></li><li><a href="arch/arm/fn.vbslq_p8.html">arch::arm::vbslq_p8</a></li><li><a href="arch/arm/fn.vbslq_s16.html">arch::arm::vbslq_s16</a></li><li><a href="arch/arm/fn.vbslq_s32.html">arch::arm::vbslq_s32</a></li><li><a href="arch/arm/fn.vbslq_s64.html">arch::arm::vbslq_s64</a></li><li><a href="arch/arm/fn.vbslq_s8.html">arch::arm::vbslq_s8</a></li><li><a href="arch/arm/fn.vbslq_u16.html">arch::arm::vbslq_u16</a></li><li><a href="arch/arm/fn.vbslq_u32.html">arch::arm::vbslq_u32</a></li><li><a href="arch/arm/fn.vbslq_u64.html">arch::arm::vbslq_u64</a></li><li><a href="arch/arm/fn.vbslq_u8.html">arch::arm::vbslq_u8</a></li><li><a href="arch/arm/fn.vcage_f32.html">arch::arm::vcage_f32</a></li><li><a href="arch/arm/fn.vcageq_f32.html">arch::arm::vcageq_f32</a></li><li><a href="arch/arm/fn.vcagt_f32.html">arch::arm::vcagt_f32</a></li><li><a href="arch/arm/fn.vcagtq_f32.html">arch::arm::vcagtq_f32</a></li><li><a href="arch/arm/fn.vcale_f32.html">arch::arm::vcale_f32</a></li><li><a href="arch/arm/fn.vcaleq_f32.html">arch::arm::vcaleq_f32</a></li><li><a href="arch/arm/fn.vcalt_f32.html">arch::arm::vcalt_f32</a></li><li><a href="arch/arm/fn.vcaltq_f32.html">arch::arm::vcaltq_f32</a></li><li><a href="arch/arm/fn.vceq_f32.html">arch::arm::vceq_f32</a></li><li><a href="arch/arm/fn.vceq_p8.html">arch::arm::vceq_p8</a></li><li><a href="arch/arm/fn.vceq_s16.html">arch::arm::vceq_s16</a></li><li><a href="arch/arm/fn.vceq_s32.html">arch::arm::vceq_s32</a></li><li><a href="arch/arm/fn.vceq_s8.html">arch::arm::vceq_s8</a></li><li><a href="arch/arm/fn.vceq_u16.html">arch::arm::vceq_u16</a></li><li><a href="arch/arm/fn.vceq_u32.html">arch::arm::vceq_u32</a></li><li><a href="arch/arm/fn.vceq_u8.html">arch::arm::vceq_u8</a></li><li><a href="arch/arm/fn.vceqq_f32.html">arch::arm::vceqq_f32</a></li><li><a href="arch/arm/fn.vceqq_p8.html">arch::arm::vceqq_p8</a></li><li><a href="arch/arm/fn.vceqq_s16.html">arch::arm::vceqq_s16</a></li><li><a href="arch/arm/fn.vceqq_s32.html">arch::arm::vceqq_s32</a></li><li><a href="arch/arm/fn.vceqq_s8.html">arch::arm::vceqq_s8</a></li><li><a href="arch/arm/fn.vceqq_u16.html">arch::arm::vceqq_u16</a></li><li><a href="arch/arm/fn.vceqq_u32.html">arch::arm::vceqq_u32</a></li><li><a href="arch/arm/fn.vceqq_u8.html">arch::arm::vceqq_u8</a></li><li><a href="arch/arm/fn.vcge_f32.html">arch::arm::vcge_f32</a></li><li><a href="arch/arm/fn.vcge_s16.html">arch::arm::vcge_s16</a></li><li><a href="arch/arm/fn.vcge_s32.html">arch::arm::vcge_s32</a></li><li><a href="arch/arm/fn.vcge_s8.html">arch::arm::vcge_s8</a></li><li><a href="arch/arm/fn.vcge_u16.html">arch::arm::vcge_u16</a></li><li><a href="arch/arm/fn.vcge_u32.html">arch::arm::vcge_u32</a></li><li><a href="arch/arm/fn.vcge_u8.html">arch::arm::vcge_u8</a></li><li><a href="arch/arm/fn.vcgeq_f32.html">arch::arm::vcgeq_f32</a></li><li><a href="arch/arm/fn.vcgeq_s16.html">arch::arm::vcgeq_s16</a></li><li><a href="arch/arm/fn.vcgeq_s32.html">arch::arm::vcgeq_s32</a></li><li><a href="arch/arm/fn.vcgeq_s8.html">arch::arm::vcgeq_s8</a></li><li><a href="arch/arm/fn.vcgeq_u16.html">arch::arm::vcgeq_u16</a></li><li><a href="arch/arm/fn.vcgeq_u32.html">arch::arm::vcgeq_u32</a></li><li><a href="arch/arm/fn.vcgeq_u8.html">arch::arm::vcgeq_u8</a></li><li><a href="arch/arm/fn.vcgt_f32.html">arch::arm::vcgt_f32</a></li><li><a href="arch/arm/fn.vcgt_s16.html">arch::arm::vcgt_s16</a></li><li><a href="arch/arm/fn.vcgt_s32.html">arch::arm::vcgt_s32</a></li><li><a href="arch/arm/fn.vcgt_s8.html">arch::arm::vcgt_s8</a></li><li><a href="arch/arm/fn.vcgt_u16.html">arch::arm::vcgt_u16</a></li><li><a href="arch/arm/fn.vcgt_u32.html">arch::arm::vcgt_u32</a></li><li><a href="arch/arm/fn.vcgt_u8.html">arch::arm::vcgt_u8</a></li><li><a href="arch/arm/fn.vcgtq_f32.html">arch::arm::vcgtq_f32</a></li><li><a href="arch/arm/fn.vcgtq_s16.html">arch::arm::vcgtq_s16</a></li><li><a href="arch/arm/fn.vcgtq_s32.html">arch::arm::vcgtq_s32</a></li><li><a href="arch/arm/fn.vcgtq_s8.html">arch::arm::vcgtq_s8</a></li><li><a href="arch/arm/fn.vcgtq_u16.html">arch::arm::vcgtq_u16</a></li><li><a href="arch/arm/fn.vcgtq_u32.html">arch::arm::vcgtq_u32</a></li><li><a href="arch/arm/fn.vcgtq_u8.html">arch::arm::vcgtq_u8</a></li><li><a href="arch/arm/fn.vcle_f32.html">arch::arm::vcle_f32</a></li><li><a href="arch/arm/fn.vcle_s16.html">arch::arm::vcle_s16</a></li><li><a href="arch/arm/fn.vcle_s32.html">arch::arm::vcle_s32</a></li><li><a href="arch/arm/fn.vcle_s8.html">arch::arm::vcle_s8</a></li><li><a href="arch/arm/fn.vcle_u16.html">arch::arm::vcle_u16</a></li><li><a href="arch/arm/fn.vcle_u32.html">arch::arm::vcle_u32</a></li><li><a href="arch/arm/fn.vcle_u8.html">arch::arm::vcle_u8</a></li><li><a href="arch/arm/fn.vcleq_f32.html">arch::arm::vcleq_f32</a></li><li><a href="arch/arm/fn.vcleq_s16.html">arch::arm::vcleq_s16</a></li><li><a href="arch/arm/fn.vcleq_s32.html">arch::arm::vcleq_s32</a></li><li><a href="arch/arm/fn.vcleq_s8.html">arch::arm::vcleq_s8</a></li><li><a href="arch/arm/fn.vcleq_u16.html">arch::arm::vcleq_u16</a></li><li><a href="arch/arm/fn.vcleq_u32.html">arch::arm::vcleq_u32</a></li><li><a href="arch/arm/fn.vcleq_u8.html">arch::arm::vcleq_u8</a></li><li><a href="arch/arm/fn.vcls_s16.html">arch::arm::vcls_s16</a></li><li><a href="arch/arm/fn.vcls_s32.html">arch::arm::vcls_s32</a></li><li><a href="arch/arm/fn.vcls_s8.html">arch::arm::vcls_s8</a></li><li><a href="arch/arm/fn.vcls_u16.html">arch::arm::vcls_u16</a></li><li><a href="arch/arm/fn.vcls_u32.html">arch::arm::vcls_u32</a></li><li><a href="arch/arm/fn.vcls_u8.html">arch::arm::vcls_u8</a></li><li><a href="arch/arm/fn.vclsq_s16.html">arch::arm::vclsq_s16</a></li><li><a href="arch/arm/fn.vclsq_s32.html">arch::arm::vclsq_s32</a></li><li><a href="arch/arm/fn.vclsq_s8.html">arch::arm::vclsq_s8</a></li><li><a href="arch/arm/fn.vclsq_u16.html">arch::arm::vclsq_u16</a></li><li><a href="arch/arm/fn.vclsq_u32.html">arch::arm::vclsq_u32</a></li><li><a href="arch/arm/fn.vclsq_u8.html">arch::arm::vclsq_u8</a></li><li><a href="arch/arm/fn.vclt_f32.html">arch::arm::vclt_f32</a></li><li><a href="arch/arm/fn.vclt_s16.html">arch::arm::vclt_s16</a></li><li><a href="arch/arm/fn.vclt_s32.html">arch::arm::vclt_s32</a></li><li><a href="arch/arm/fn.vclt_s8.html">arch::arm::vclt_s8</a></li><li><a href="arch/arm/fn.vclt_u16.html">arch::arm::vclt_u16</a></li><li><a href="arch/arm/fn.vclt_u32.html">arch::arm::vclt_u32</a></li><li><a href="arch/arm/fn.vclt_u8.html">arch::arm::vclt_u8</a></li><li><a href="arch/arm/fn.vcltq_f32.html">arch::arm::vcltq_f32</a></li><li><a href="arch/arm/fn.vcltq_s16.html">arch::arm::vcltq_s16</a></li><li><a href="arch/arm/fn.vcltq_s32.html">arch::arm::vcltq_s32</a></li><li><a href="arch/arm/fn.vcltq_s8.html">arch::arm::vcltq_s8</a></li><li><a href="arch/arm/fn.vcltq_u16.html">arch::arm::vcltq_u16</a></li><li><a href="arch/arm/fn.vcltq_u32.html">arch::arm::vcltq_u32</a></li><li><a href="arch/arm/fn.vcltq_u8.html">arch::arm::vcltq_u8</a></li><li><a href="arch/arm/fn.vclz_s16.html">arch::arm::vclz_s16</a></li><li><a href="arch/arm/fn.vclz_s32.html">arch::arm::vclz_s32</a></li><li><a href="arch/arm/fn.vclz_s8.html">arch::arm::vclz_s8</a></li><li><a href="arch/arm/fn.vclz_u16.html">arch::arm::vclz_u16</a></li><li><a href="arch/arm/fn.vclz_u32.html">arch::arm::vclz_u32</a></li><li><a href="arch/arm/fn.vclz_u8.html">arch::arm::vclz_u8</a></li><li><a href="arch/arm/fn.vclzq_s16.html">arch::arm::vclzq_s16</a></li><li><a href="arch/arm/fn.vclzq_s32.html">arch::arm::vclzq_s32</a></li><li><a href="arch/arm/fn.vclzq_s8.html">arch::arm::vclzq_s8</a></li><li><a href="arch/arm/fn.vclzq_u16.html">arch::arm::vclzq_u16</a></li><li><a href="arch/arm/fn.vclzq_u32.html">arch::arm::vclzq_u32</a></li><li><a href="arch/arm/fn.vclzq_u8.html">arch::arm::vclzq_u8</a></li><li><a href="arch/arm/fn.vcnt_p8.html">arch::arm::vcnt_p8</a></li><li><a href="arch/arm/fn.vcnt_s8.html">arch::arm::vcnt_s8</a></li><li><a href="arch/arm/fn.vcnt_u8.html">arch::arm::vcnt_u8</a></li><li><a href="arch/arm/fn.vcntq_p8.html">arch::arm::vcntq_p8</a></li><li><a href="arch/arm/fn.vcntq_s8.html">arch::arm::vcntq_s8</a></li><li><a href="arch/arm/fn.vcntq_u8.html">arch::arm::vcntq_u8</a></li><li><a href="arch/arm/fn.vcombine_f32.html">arch::arm::vcombine_f32</a></li><li><a href="arch/arm/fn.vcombine_p16.html">arch::arm::vcombine_p16</a></li><li><a href="arch/arm/fn.vcombine_p64.html">arch::arm::vcombine_p64</a></li><li><a href="arch/arm/fn.vcombine_p8.html">arch::arm::vcombine_p8</a></li><li><a href="arch/arm/fn.vcombine_s16.html">arch::arm::vcombine_s16</a></li><li><a href="arch/arm/fn.vcombine_s32.html">arch::arm::vcombine_s32</a></li><li><a href="arch/arm/fn.vcombine_s64.html">arch::arm::vcombine_s64</a></li><li><a href="arch/arm/fn.vcombine_s8.html">arch::arm::vcombine_s8</a></li><li><a href="arch/arm/fn.vcombine_u16.html">arch::arm::vcombine_u16</a></li><li><a href="arch/arm/fn.vcombine_u32.html">arch::arm::vcombine_u32</a></li><li><a href="arch/arm/fn.vcombine_u64.html">arch::arm::vcombine_u64</a></li><li><a href="arch/arm/fn.vcombine_u8.html">arch::arm::vcombine_u8</a></li><li><a href="arch/arm/fn.vcreate_f32.html">arch::arm::vcreate_f32</a></li><li><a href="arch/arm/fn.vcreate_p16.html">arch::arm::vcreate_p16</a></li><li><a href="arch/arm/fn.vcreate_p64.html">arch::arm::vcreate_p64</a></li><li><a href="arch/arm/fn.vcreate_p8.html">arch::arm::vcreate_p8</a></li><li><a href="arch/arm/fn.vcreate_s16.html">arch::arm::vcreate_s16</a></li><li><a href="arch/arm/fn.vcreate_s32.html">arch::arm::vcreate_s32</a></li><li><a href="arch/arm/fn.vcreate_s64.html">arch::arm::vcreate_s64</a></li><li><a href="arch/arm/fn.vcreate_s8.html">arch::arm::vcreate_s8</a></li><li><a href="arch/arm/fn.vcreate_u16.html">arch::arm::vcreate_u16</a></li><li><a href="arch/arm/fn.vcreate_u32.html">arch::arm::vcreate_u32</a></li><li><a href="arch/arm/fn.vcreate_u64.html">arch::arm::vcreate_u64</a></li><li><a href="arch/arm/fn.vcreate_u8.html">arch::arm::vcreate_u8</a></li><li><a href="arch/arm/fn.vcvt_f32_s32.html">arch::arm::vcvt_f32_s32</a></li><li><a href="arch/arm/fn.vcvt_f32_u32.html">arch::arm::vcvt_f32_u32</a></li><li><a href="arch/arm/fn.vcvt_s32_f32.html">arch::arm::vcvt_s32_f32</a></li><li><a href="arch/arm/fn.vcvt_u32_f32.html">arch::arm::vcvt_u32_f32</a></li><li><a href="arch/arm/fn.vcvtq_f32_s32.html">arch::arm::vcvtq_f32_s32</a></li><li><a href="arch/arm/fn.vcvtq_f32_u32.html">arch::arm::vcvtq_f32_u32</a></li><li><a href="arch/arm/fn.vcvtq_s32_f32.html">arch::arm::vcvtq_s32_f32</a></li><li><a href="arch/arm/fn.vcvtq_u32_f32.html">arch::arm::vcvtq_u32_f32</a></li><li><a href="arch/arm/fn.vdup_lane_f32.html">arch::arm::vdup_lane_f32</a></li><li><a href="arch/arm/fn.vdup_lane_p16.html">arch::arm::vdup_lane_p16</a></li><li><a href="arch/arm/fn.vdup_lane_p8.html">arch::arm::vdup_lane_p8</a></li><li><a href="arch/arm/fn.vdup_lane_s16.html">arch::arm::vdup_lane_s16</a></li><li><a href="arch/arm/fn.vdup_lane_s32.html">arch::arm::vdup_lane_s32</a></li><li><a href="arch/arm/fn.vdup_lane_s64.html">arch::arm::vdup_lane_s64</a></li><li><a href="arch/arm/fn.vdup_lane_s8.html">arch::arm::vdup_lane_s8</a></li><li><a href="arch/arm/fn.vdup_lane_u16.html">arch::arm::vdup_lane_u16</a></li><li><a href="arch/arm/fn.vdup_lane_u32.html">arch::arm::vdup_lane_u32</a></li><li><a href="arch/arm/fn.vdup_lane_u64.html">arch::arm::vdup_lane_u64</a></li><li><a href="arch/arm/fn.vdup_lane_u8.html">arch::arm::vdup_lane_u8</a></li><li><a href="arch/arm/fn.vdup_laneq_f32.html">arch::arm::vdup_laneq_f32</a></li><li><a href="arch/arm/fn.vdup_laneq_p16.html">arch::arm::vdup_laneq_p16</a></li><li><a href="arch/arm/fn.vdup_laneq_p8.html">arch::arm::vdup_laneq_p8</a></li><li><a href="arch/arm/fn.vdup_laneq_s16.html">arch::arm::vdup_laneq_s16</a></li><li><a href="arch/arm/fn.vdup_laneq_s32.html">arch::arm::vdup_laneq_s32</a></li><li><a href="arch/arm/fn.vdup_laneq_s64.html">arch::arm::vdup_laneq_s64</a></li><li><a href="arch/arm/fn.vdup_laneq_s8.html">arch::arm::vdup_laneq_s8</a></li><li><a href="arch/arm/fn.vdup_laneq_u16.html">arch::arm::vdup_laneq_u16</a></li><li><a href="arch/arm/fn.vdup_laneq_u32.html">arch::arm::vdup_laneq_u32</a></li><li><a href="arch/arm/fn.vdup_laneq_u64.html">arch::arm::vdup_laneq_u64</a></li><li><a href="arch/arm/fn.vdup_laneq_u8.html">arch::arm::vdup_laneq_u8</a></li><li><a href="arch/arm/fn.vdup_n_f32.html">arch::arm::vdup_n_f32</a></li><li><a href="arch/arm/fn.vdup_n_p16.html">arch::arm::vdup_n_p16</a></li><li><a href="arch/arm/fn.vdup_n_p8.html">arch::arm::vdup_n_p8</a></li><li><a href="arch/arm/fn.vdup_n_s16.html">arch::arm::vdup_n_s16</a></li><li><a href="arch/arm/fn.vdup_n_s32.html">arch::arm::vdup_n_s32</a></li><li><a href="arch/arm/fn.vdup_n_s64.html">arch::arm::vdup_n_s64</a></li><li><a href="arch/arm/fn.vdup_n_s8.html">arch::arm::vdup_n_s8</a></li><li><a href="arch/arm/fn.vdup_n_u16.html">arch::arm::vdup_n_u16</a></li><li><a href="arch/arm/fn.vdup_n_u32.html">arch::arm::vdup_n_u32</a></li><li><a href="arch/arm/fn.vdup_n_u64.html">arch::arm::vdup_n_u64</a></li><li><a href="arch/arm/fn.vdup_n_u8.html">arch::arm::vdup_n_u8</a></li><li><a href="arch/arm/fn.vdupq_lane_f32.html">arch::arm::vdupq_lane_f32</a></li><li><a href="arch/arm/fn.vdupq_lane_p16.html">arch::arm::vdupq_lane_p16</a></li><li><a href="arch/arm/fn.vdupq_lane_p8.html">arch::arm::vdupq_lane_p8</a></li><li><a href="arch/arm/fn.vdupq_lane_s16.html">arch::arm::vdupq_lane_s16</a></li><li><a href="arch/arm/fn.vdupq_lane_s32.html">arch::arm::vdupq_lane_s32</a></li><li><a href="arch/arm/fn.vdupq_lane_s64.html">arch::arm::vdupq_lane_s64</a></li><li><a href="arch/arm/fn.vdupq_lane_s8.html">arch::arm::vdupq_lane_s8</a></li><li><a href="arch/arm/fn.vdupq_lane_u16.html">arch::arm::vdupq_lane_u16</a></li><li><a href="arch/arm/fn.vdupq_lane_u32.html">arch::arm::vdupq_lane_u32</a></li><li><a href="arch/arm/fn.vdupq_lane_u64.html">arch::arm::vdupq_lane_u64</a></li><li><a href="arch/arm/fn.vdupq_lane_u8.html">arch::arm::vdupq_lane_u8</a></li><li><a href="arch/arm/fn.vdupq_laneq_f32.html">arch::arm::vdupq_laneq_f32</a></li><li><a href="arch/arm/fn.vdupq_laneq_p16.html">arch::arm::vdupq_laneq_p16</a></li><li><a href="arch/arm/fn.vdupq_laneq_p8.html">arch::arm::vdupq_laneq_p8</a></li><li><a href="arch/arm/fn.vdupq_laneq_s16.html">arch::arm::vdupq_laneq_s16</a></li><li><a href="arch/arm/fn.vdupq_laneq_s32.html">arch::arm::vdupq_laneq_s32</a></li><li><a href="arch/arm/fn.vdupq_laneq_s64.html">arch::arm::vdupq_laneq_s64</a></li><li><a href="arch/arm/fn.vdupq_laneq_s8.html">arch::arm::vdupq_laneq_s8</a></li><li><a href="arch/arm/fn.vdupq_laneq_u16.html">arch::arm::vdupq_laneq_u16</a></li><li><a href="arch/arm/fn.vdupq_laneq_u32.html">arch::arm::vdupq_laneq_u32</a></li><li><a href="arch/arm/fn.vdupq_laneq_u64.html">arch::arm::vdupq_laneq_u64</a></li><li><a href="arch/arm/fn.vdupq_laneq_u8.html">arch::arm::vdupq_laneq_u8</a></li><li><a href="arch/arm/fn.vdupq_n_f32.html">arch::arm::vdupq_n_f32</a></li><li><a href="arch/arm/fn.vdupq_n_p16.html">arch::arm::vdupq_n_p16</a></li><li><a href="arch/arm/fn.vdupq_n_p8.html">arch::arm::vdupq_n_p8</a></li><li><a href="arch/arm/fn.vdupq_n_s16.html">arch::arm::vdupq_n_s16</a></li><li><a href="arch/arm/fn.vdupq_n_s32.html">arch::arm::vdupq_n_s32</a></li><li><a href="arch/arm/fn.vdupq_n_s64.html">arch::arm::vdupq_n_s64</a></li><li><a href="arch/arm/fn.vdupq_n_s8.html">arch::arm::vdupq_n_s8</a></li><li><a href="arch/arm/fn.vdupq_n_u16.html">arch::arm::vdupq_n_u16</a></li><li><a href="arch/arm/fn.vdupq_n_u32.html">arch::arm::vdupq_n_u32</a></li><li><a href="arch/arm/fn.vdupq_n_u64.html">arch::arm::vdupq_n_u64</a></li><li><a href="arch/arm/fn.vdupq_n_u8.html">arch::arm::vdupq_n_u8</a></li><li><a href="arch/arm/fn.veor_s16.html">arch::arm::veor_s16</a></li><li><a href="arch/arm/fn.veor_s32.html">arch::arm::veor_s32</a></li><li><a href="arch/arm/fn.veor_s64.html">arch::arm::veor_s64</a></li><li><a href="arch/arm/fn.veor_s8.html">arch::arm::veor_s8</a></li><li><a href="arch/arm/fn.veor_u16.html">arch::arm::veor_u16</a></li><li><a href="arch/arm/fn.veor_u32.html">arch::arm::veor_u32</a></li><li><a href="arch/arm/fn.veor_u64.html">arch::arm::veor_u64</a></li><li><a href="arch/arm/fn.veor_u8.html">arch::arm::veor_u8</a></li><li><a href="arch/arm/fn.veorq_s16.html">arch::arm::veorq_s16</a></li><li><a href="arch/arm/fn.veorq_s32.html">arch::arm::veorq_s32</a></li><li><a href="arch/arm/fn.veorq_s64.html">arch::arm::veorq_s64</a></li><li><a href="arch/arm/fn.veorq_s8.html">arch::arm::veorq_s8</a></li><li><a href="arch/arm/fn.veorq_u16.html">arch::arm::veorq_u16</a></li><li><a href="arch/arm/fn.veorq_u32.html">arch::arm::veorq_u32</a></li><li><a href="arch/arm/fn.veorq_u64.html">arch::arm::veorq_u64</a></li><li><a href="arch/arm/fn.veorq_u8.html">arch::arm::veorq_u8</a></li><li><a href="arch/arm/fn.vext_f32.html">arch::arm::vext_f32</a></li><li><a href="arch/arm/fn.vext_p16.html">arch::arm::vext_p16</a></li><li><a href="arch/arm/fn.vext_p8.html">arch::arm::vext_p8</a></li><li><a href="arch/arm/fn.vext_s16.html">arch::arm::vext_s16</a></li><li><a href="arch/arm/fn.vext_s32.html">arch::arm::vext_s32</a></li><li><a href="arch/arm/fn.vext_s64.html">arch::arm::vext_s64</a></li><li><a href="arch/arm/fn.vext_s8.html">arch::arm::vext_s8</a></li><li><a href="arch/arm/fn.vext_u16.html">arch::arm::vext_u16</a></li><li><a href="arch/arm/fn.vext_u32.html">arch::arm::vext_u32</a></li><li><a href="arch/arm/fn.vext_u64.html">arch::arm::vext_u64</a></li><li><a href="arch/arm/fn.vext_u8.html">arch::arm::vext_u8</a></li><li><a href="arch/arm/fn.vextq_f32.html">arch::arm::vextq_f32</a></li><li><a href="arch/arm/fn.vextq_p16.html">arch::arm::vextq_p16</a></li><li><a href="arch/arm/fn.vextq_p8.html">arch::arm::vextq_p8</a></li><li><a href="arch/arm/fn.vextq_s16.html">arch::arm::vextq_s16</a></li><li><a href="arch/arm/fn.vextq_s32.html">arch::arm::vextq_s32</a></li><li><a href="arch/arm/fn.vextq_s64.html">arch::arm::vextq_s64</a></li><li><a href="arch/arm/fn.vextq_s8.html">arch::arm::vextq_s8</a></li><li><a href="arch/arm/fn.vextq_u16.html">arch::arm::vextq_u16</a></li><li><a href="arch/arm/fn.vextq_u32.html">arch::arm::vextq_u32</a></li><li><a href="arch/arm/fn.vextq_u64.html">arch::arm::vextq_u64</a></li><li><a href="arch/arm/fn.vextq_u8.html">arch::arm::vextq_u8</a></li><li><a href="arch/arm/fn.vfma_f32.html">arch::arm::vfma_f32</a></li><li><a href="arch/arm/fn.vfma_n_f32.html">arch::arm::vfma_n_f32</a></li><li><a href="arch/arm/fn.vfmaq_f32.html">arch::arm::vfmaq_f32</a></li><li><a href="arch/arm/fn.vfmaq_n_f32.html">arch::arm::vfmaq_n_f32</a></li><li><a href="arch/arm/fn.vfms_f32.html">arch::arm::vfms_f32</a></li><li><a href="arch/arm/fn.vfms_n_f32.html">arch::arm::vfms_n_f32</a></li><li><a href="arch/arm/fn.vfmsq_f32.html">arch::arm::vfmsq_f32</a></li><li><a href="arch/arm/fn.vfmsq_n_f32.html">arch::arm::vfmsq_n_f32</a></li><li><a href="arch/arm/fn.vget_high_f32.html">arch::arm::vget_high_f32</a></li><li><a href="arch/arm/fn.vget_high_p16.html">arch::arm::vget_high_p16</a></li><li><a href="arch/arm/fn.vget_high_p8.html">arch::arm::vget_high_p8</a></li><li><a href="arch/arm/fn.vget_high_s16.html">arch::arm::vget_high_s16</a></li><li><a href="arch/arm/fn.vget_high_s32.html">arch::arm::vget_high_s32</a></li><li><a href="arch/arm/fn.vget_high_s64.html">arch::arm::vget_high_s64</a></li><li><a href="arch/arm/fn.vget_high_s8.html">arch::arm::vget_high_s8</a></li><li><a href="arch/arm/fn.vget_high_u16.html">arch::arm::vget_high_u16</a></li><li><a href="arch/arm/fn.vget_high_u32.html">arch::arm::vget_high_u32</a></li><li><a href="arch/arm/fn.vget_high_u64.html">arch::arm::vget_high_u64</a></li><li><a href="arch/arm/fn.vget_high_u8.html">arch::arm::vget_high_u8</a></li><li><a href="arch/arm/fn.vget_lane_f32.html">arch::arm::vget_lane_f32</a></li><li><a href="arch/arm/fn.vget_lane_p16.html">arch::arm::vget_lane_p16</a></li><li><a href="arch/arm/fn.vget_lane_p64.html">arch::arm::vget_lane_p64</a></li><li><a href="arch/arm/fn.vget_lane_p8.html">arch::arm::vget_lane_p8</a></li><li><a href="arch/arm/fn.vget_lane_s16.html">arch::arm::vget_lane_s16</a></li><li><a href="arch/arm/fn.vget_lane_s32.html">arch::arm::vget_lane_s32</a></li><li><a href="arch/arm/fn.vget_lane_s64.html">arch::arm::vget_lane_s64</a></li><li><a href="arch/arm/fn.vget_lane_s8.html">arch::arm::vget_lane_s8</a></li><li><a href="arch/arm/fn.vget_lane_u16.html">arch::arm::vget_lane_u16</a></li><li><a href="arch/arm/fn.vget_lane_u32.html">arch::arm::vget_lane_u32</a></li><li><a href="arch/arm/fn.vget_lane_u64.html">arch::arm::vget_lane_u64</a></li><li><a href="arch/arm/fn.vget_lane_u8.html">arch::arm::vget_lane_u8</a></li><li><a href="arch/arm/fn.vget_low_f32.html">arch::arm::vget_low_f32</a></li><li><a href="arch/arm/fn.vget_low_p16.html">arch::arm::vget_low_p16</a></li><li><a href="arch/arm/fn.vget_low_p8.html">arch::arm::vget_low_p8</a></li><li><a href="arch/arm/fn.vget_low_s16.html">arch::arm::vget_low_s16</a></li><li><a href="arch/arm/fn.vget_low_s32.html">arch::arm::vget_low_s32</a></li><li><a href="arch/arm/fn.vget_low_s64.html">arch::arm::vget_low_s64</a></li><li><a href="arch/arm/fn.vget_low_s8.html">arch::arm::vget_low_s8</a></li><li><a href="arch/arm/fn.vget_low_u16.html">arch::arm::vget_low_u16</a></li><li><a href="arch/arm/fn.vget_low_u32.html">arch::arm::vget_low_u32</a></li><li><a href="arch/arm/fn.vget_low_u64.html">arch::arm::vget_low_u64</a></li><li><a href="arch/arm/fn.vget_low_u8.html">arch::arm::vget_low_u8</a></li><li><a href="arch/arm/fn.vgetq_lane_f32.html">arch::arm::vgetq_lane_f32</a></li><li><a href="arch/arm/fn.vgetq_lane_p16.html">arch::arm::vgetq_lane_p16</a></li><li><a href="arch/arm/fn.vgetq_lane_p64.html">arch::arm::vgetq_lane_p64</a></li><li><a href="arch/arm/fn.vgetq_lane_p8.html">arch::arm::vgetq_lane_p8</a></li><li><a href="arch/arm/fn.vgetq_lane_s16.html">arch::arm::vgetq_lane_s16</a></li><li><a href="arch/arm/fn.vgetq_lane_s32.html">arch::arm::vgetq_lane_s32</a></li><li><a href="arch/arm/fn.vgetq_lane_s64.html">arch::arm::vgetq_lane_s64</a></li><li><a href="arch/arm/fn.vgetq_lane_s8.html">arch::arm::vgetq_lane_s8</a></li><li><a href="arch/arm/fn.vgetq_lane_u16.html">arch::arm::vgetq_lane_u16</a></li><li><a href="arch/arm/fn.vgetq_lane_u32.html">arch::arm::vgetq_lane_u32</a></li><li><a href="arch/arm/fn.vgetq_lane_u64.html">arch::arm::vgetq_lane_u64</a></li><li><a href="arch/arm/fn.vgetq_lane_u8.html">arch::arm::vgetq_lane_u8</a></li><li><a href="arch/arm/fn.vhadd_s16.html">arch::arm::vhadd_s16</a></li><li><a href="arch/arm/fn.vhadd_s32.html">arch::arm::vhadd_s32</a></li><li><a href="arch/arm/fn.vhadd_s8.html">arch::arm::vhadd_s8</a></li><li><a href="arch/arm/fn.vhadd_u16.html">arch::arm::vhadd_u16</a></li><li><a href="arch/arm/fn.vhadd_u32.html">arch::arm::vhadd_u32</a></li><li><a href="arch/arm/fn.vhadd_u8.html">arch::arm::vhadd_u8</a></li><li><a href="arch/arm/fn.vhaddq_s16.html">arch::arm::vhaddq_s16</a></li><li><a href="arch/arm/fn.vhaddq_s32.html">arch::arm::vhaddq_s32</a></li><li><a href="arch/arm/fn.vhaddq_s8.html">arch::arm::vhaddq_s8</a></li><li><a href="arch/arm/fn.vhaddq_u16.html">arch::arm::vhaddq_u16</a></li><li><a href="arch/arm/fn.vhaddq_u32.html">arch::arm::vhaddq_u32</a></li><li><a href="arch/arm/fn.vhaddq_u8.html">arch::arm::vhaddq_u8</a></li><li><a href="arch/arm/fn.vhsub_s16.html">arch::arm::vhsub_s16</a></li><li><a href="arch/arm/fn.vhsub_s32.html">arch::arm::vhsub_s32</a></li><li><a href="arch/arm/fn.vhsub_s8.html">arch::arm::vhsub_s8</a></li><li><a href="arch/arm/fn.vhsub_u16.html">arch::arm::vhsub_u16</a></li><li><a href="arch/arm/fn.vhsub_u32.html">arch::arm::vhsub_u32</a></li><li><a href="arch/arm/fn.vhsub_u8.html">arch::arm::vhsub_u8</a></li><li><a href="arch/arm/fn.vhsubq_s16.html">arch::arm::vhsubq_s16</a></li><li><a href="arch/arm/fn.vhsubq_s32.html">arch::arm::vhsubq_s32</a></li><li><a href="arch/arm/fn.vhsubq_s8.html">arch::arm::vhsubq_s8</a></li><li><a href="arch/arm/fn.vhsubq_u16.html">arch::arm::vhsubq_u16</a></li><li><a href="arch/arm/fn.vhsubq_u32.html">arch::arm::vhsubq_u32</a></li><li><a href="arch/arm/fn.vhsubq_u8.html">arch::arm::vhsubq_u8</a></li><li><a href="arch/arm/fn.vld1_dup_f32.html">arch::arm::vld1_dup_f32</a></li><li><a href="arch/arm/fn.vld1_dup_p16.html">arch::arm::vld1_dup_p16</a></li><li><a href="arch/arm/fn.vld1_dup_p64.html">arch::arm::vld1_dup_p64</a></li><li><a href="arch/arm/fn.vld1_dup_p8.html">arch::arm::vld1_dup_p8</a></li><li><a href="arch/arm/fn.vld1_dup_s16.html">arch::arm::vld1_dup_s16</a></li><li><a href="arch/arm/fn.vld1_dup_s32.html">arch::arm::vld1_dup_s32</a></li><li><a href="arch/arm/fn.vld1_dup_s64.html">arch::arm::vld1_dup_s64</a></li><li><a href="arch/arm/fn.vld1_dup_s8.html">arch::arm::vld1_dup_s8</a></li><li><a href="arch/arm/fn.vld1_dup_u16.html">arch::arm::vld1_dup_u16</a></li><li><a href="arch/arm/fn.vld1_dup_u32.html">arch::arm::vld1_dup_u32</a></li><li><a href="arch/arm/fn.vld1_dup_u64.html">arch::arm::vld1_dup_u64</a></li><li><a href="arch/arm/fn.vld1_dup_u8.html">arch::arm::vld1_dup_u8</a></li><li><a href="arch/arm/fn.vld1_f32.html">arch::arm::vld1_f32</a></li><li><a href="arch/arm/fn.vld1_f32_x2.html">arch::arm::vld1_f32_x2</a></li><li><a href="arch/arm/fn.vld1_f32_x3.html">arch::arm::vld1_f32_x3</a></li><li><a href="arch/arm/fn.vld1_f32_x4.html">arch::arm::vld1_f32_x4</a></li><li><a href="arch/arm/fn.vld1_lane_f32.html">arch::arm::vld1_lane_f32</a></li><li><a href="arch/arm/fn.vld1_lane_p16.html">arch::arm::vld1_lane_p16</a></li><li><a href="arch/arm/fn.vld1_lane_p64.html">arch::arm::vld1_lane_p64</a></li><li><a href="arch/arm/fn.vld1_lane_p8.html">arch::arm::vld1_lane_p8</a></li><li><a href="arch/arm/fn.vld1_lane_s16.html">arch::arm::vld1_lane_s16</a></li><li><a href="arch/arm/fn.vld1_lane_s32.html">arch::arm::vld1_lane_s32</a></li><li><a href="arch/arm/fn.vld1_lane_s64.html">arch::arm::vld1_lane_s64</a></li><li><a href="arch/arm/fn.vld1_lane_s8.html">arch::arm::vld1_lane_s8</a></li><li><a href="arch/arm/fn.vld1_lane_u16.html">arch::arm::vld1_lane_u16</a></li><li><a href="arch/arm/fn.vld1_lane_u32.html">arch::arm::vld1_lane_u32</a></li><li><a href="arch/arm/fn.vld1_lane_u64.html">arch::arm::vld1_lane_u64</a></li><li><a href="arch/arm/fn.vld1_lane_u8.html">arch::arm::vld1_lane_u8</a></li><li><a href="arch/arm/fn.vld1_p16.html">arch::arm::vld1_p16</a></li><li><a href="arch/arm/fn.vld1_p16_x2.html">arch::arm::vld1_p16_x2</a></li><li><a href="arch/arm/fn.vld1_p16_x3.html">arch::arm::vld1_p16_x3</a></li><li><a href="arch/arm/fn.vld1_p16_x4.html">arch::arm::vld1_p16_x4</a></li><li><a href="arch/arm/fn.vld1_p64.html">arch::arm::vld1_p64</a></li><li><a href="arch/arm/fn.vld1_p64_x2.html">arch::arm::vld1_p64_x2</a></li><li><a href="arch/arm/fn.vld1_p64_x3.html">arch::arm::vld1_p64_x3</a></li><li><a href="arch/arm/fn.vld1_p64_x4.html">arch::arm::vld1_p64_x4</a></li><li><a href="arch/arm/fn.vld1_p8.html">arch::arm::vld1_p8</a></li><li><a href="arch/arm/fn.vld1_p8_x2.html">arch::arm::vld1_p8_x2</a></li><li><a href="arch/arm/fn.vld1_p8_x3.html">arch::arm::vld1_p8_x3</a></li><li><a href="arch/arm/fn.vld1_p8_x4.html">arch::arm::vld1_p8_x4</a></li><li><a href="arch/arm/fn.vld1_s16.html">arch::arm::vld1_s16</a></li><li><a href="arch/arm/fn.vld1_s16_x2.html">arch::arm::vld1_s16_x2</a></li><li><a href="arch/arm/fn.vld1_s16_x3.html">arch::arm::vld1_s16_x3</a></li><li><a href="arch/arm/fn.vld1_s16_x4.html">arch::arm::vld1_s16_x4</a></li><li><a href="arch/arm/fn.vld1_s32.html">arch::arm::vld1_s32</a></li><li><a href="arch/arm/fn.vld1_s32_x2.html">arch::arm::vld1_s32_x2</a></li><li><a href="arch/arm/fn.vld1_s32_x3.html">arch::arm::vld1_s32_x3</a></li><li><a href="arch/arm/fn.vld1_s32_x4.html">arch::arm::vld1_s32_x4</a></li><li><a href="arch/arm/fn.vld1_s64.html">arch::arm::vld1_s64</a></li><li><a href="arch/arm/fn.vld1_s64_x2.html">arch::arm::vld1_s64_x2</a></li><li><a href="arch/arm/fn.vld1_s64_x3.html">arch::arm::vld1_s64_x3</a></li><li><a href="arch/arm/fn.vld1_s64_x4.html">arch::arm::vld1_s64_x4</a></li><li><a href="arch/arm/fn.vld1_s8.html">arch::arm::vld1_s8</a></li><li><a href="arch/arm/fn.vld1_s8_x2.html">arch::arm::vld1_s8_x2</a></li><li><a href="arch/arm/fn.vld1_s8_x3.html">arch::arm::vld1_s8_x3</a></li><li><a href="arch/arm/fn.vld1_s8_x4.html">arch::arm::vld1_s8_x4</a></li><li><a href="arch/arm/fn.vld1_u16.html">arch::arm::vld1_u16</a></li><li><a href="arch/arm/fn.vld1_u16_x2.html">arch::arm::vld1_u16_x2</a></li><li><a href="arch/arm/fn.vld1_u16_x3.html">arch::arm::vld1_u16_x3</a></li><li><a href="arch/arm/fn.vld1_u16_x4.html">arch::arm::vld1_u16_x4</a></li><li><a href="arch/arm/fn.vld1_u32.html">arch::arm::vld1_u32</a></li><li><a href="arch/arm/fn.vld1_u32_x2.html">arch::arm::vld1_u32_x2</a></li><li><a href="arch/arm/fn.vld1_u32_x3.html">arch::arm::vld1_u32_x3</a></li><li><a href="arch/arm/fn.vld1_u32_x4.html">arch::arm::vld1_u32_x4</a></li><li><a href="arch/arm/fn.vld1_u64.html">arch::arm::vld1_u64</a></li><li><a href="arch/arm/fn.vld1_u64_x2.html">arch::arm::vld1_u64_x2</a></li><li><a href="arch/arm/fn.vld1_u64_x3.html">arch::arm::vld1_u64_x3</a></li><li><a href="arch/arm/fn.vld1_u64_x4.html">arch::arm::vld1_u64_x4</a></li><li><a href="arch/arm/fn.vld1_u8.html">arch::arm::vld1_u8</a></li><li><a href="arch/arm/fn.vld1_u8_x2.html">arch::arm::vld1_u8_x2</a></li><li><a href="arch/arm/fn.vld1_u8_x3.html">arch::arm::vld1_u8_x3</a></li><li><a href="arch/arm/fn.vld1_u8_x4.html">arch::arm::vld1_u8_x4</a></li><li><a href="arch/arm/fn.vld1q_dup_f32.html">arch::arm::vld1q_dup_f32</a></li><li><a href="arch/arm/fn.vld1q_dup_p16.html">arch::arm::vld1q_dup_p16</a></li><li><a href="arch/arm/fn.vld1q_dup_p64.html">arch::arm::vld1q_dup_p64</a></li><li><a href="arch/arm/fn.vld1q_dup_p8.html">arch::arm::vld1q_dup_p8</a></li><li><a href="arch/arm/fn.vld1q_dup_s16.html">arch::arm::vld1q_dup_s16</a></li><li><a href="arch/arm/fn.vld1q_dup_s32.html">arch::arm::vld1q_dup_s32</a></li><li><a href="arch/arm/fn.vld1q_dup_s64.html">arch::arm::vld1q_dup_s64</a></li><li><a href="arch/arm/fn.vld1q_dup_s8.html">arch::arm::vld1q_dup_s8</a></li><li><a href="arch/arm/fn.vld1q_dup_u16.html">arch::arm::vld1q_dup_u16</a></li><li><a href="arch/arm/fn.vld1q_dup_u32.html">arch::arm::vld1q_dup_u32</a></li><li><a href="arch/arm/fn.vld1q_dup_u64.html">arch::arm::vld1q_dup_u64</a></li><li><a href="arch/arm/fn.vld1q_dup_u8.html">arch::arm::vld1q_dup_u8</a></li><li><a href="arch/arm/fn.vld1q_f32.html">arch::arm::vld1q_f32</a></li><li><a href="arch/arm/fn.vld1q_f32_x2.html">arch::arm::vld1q_f32_x2</a></li><li><a href="arch/arm/fn.vld1q_f32_x3.html">arch::arm::vld1q_f32_x3</a></li><li><a href="arch/arm/fn.vld1q_f32_x4.html">arch::arm::vld1q_f32_x4</a></li><li><a href="arch/arm/fn.vld1q_lane_f32.html">arch::arm::vld1q_lane_f32</a></li><li><a href="arch/arm/fn.vld1q_lane_p16.html">arch::arm::vld1q_lane_p16</a></li><li><a href="arch/arm/fn.vld1q_lane_p64.html">arch::arm::vld1q_lane_p64</a></li><li><a href="arch/arm/fn.vld1q_lane_p8.html">arch::arm::vld1q_lane_p8</a></li><li><a href="arch/arm/fn.vld1q_lane_s16.html">arch::arm::vld1q_lane_s16</a></li><li><a href="arch/arm/fn.vld1q_lane_s32.html">arch::arm::vld1q_lane_s32</a></li><li><a href="arch/arm/fn.vld1q_lane_s64.html">arch::arm::vld1q_lane_s64</a></li><li><a href="arch/arm/fn.vld1q_lane_s8.html">arch::arm::vld1q_lane_s8</a></li><li><a href="arch/arm/fn.vld1q_lane_u16.html">arch::arm::vld1q_lane_u16</a></li><li><a href="arch/arm/fn.vld1q_lane_u32.html">arch::arm::vld1q_lane_u32</a></li><li><a href="arch/arm/fn.vld1q_lane_u64.html">arch::arm::vld1q_lane_u64</a></li><li><a href="arch/arm/fn.vld1q_lane_u8.html">arch::arm::vld1q_lane_u8</a></li><li><a href="arch/arm/fn.vld1q_p16.html">arch::arm::vld1q_p16</a></li><li><a href="arch/arm/fn.vld1q_p16_x2.html">arch::arm::vld1q_p16_x2</a></li><li><a href="arch/arm/fn.vld1q_p16_x3.html">arch::arm::vld1q_p16_x3</a></li><li><a href="arch/arm/fn.vld1q_p16_x4.html">arch::arm::vld1q_p16_x4</a></li><li><a href="arch/arm/fn.vld1q_p64.html">arch::arm::vld1q_p64</a></li><li><a href="arch/arm/fn.vld1q_p64_x2.html">arch::arm::vld1q_p64_x2</a></li><li><a href="arch/arm/fn.vld1q_p64_x3.html">arch::arm::vld1q_p64_x3</a></li><li><a href="arch/arm/fn.vld1q_p64_x4.html">arch::arm::vld1q_p64_x4</a></li><li><a href="arch/arm/fn.vld1q_p8.html">arch::arm::vld1q_p8</a></li><li><a href="arch/arm/fn.vld1q_p8_x2.html">arch::arm::vld1q_p8_x2</a></li><li><a href="arch/arm/fn.vld1q_p8_x3.html">arch::arm::vld1q_p8_x3</a></li><li><a href="arch/arm/fn.vld1q_p8_x4.html">arch::arm::vld1q_p8_x4</a></li><li><a href="arch/arm/fn.vld1q_s16.html">arch::arm::vld1q_s16</a></li><li><a href="arch/arm/fn.vld1q_s16_x2.html">arch::arm::vld1q_s16_x2</a></li><li><a href="arch/arm/fn.vld1q_s16_x3.html">arch::arm::vld1q_s16_x3</a></li><li><a href="arch/arm/fn.vld1q_s16_x4.html">arch::arm::vld1q_s16_x4</a></li><li><a href="arch/arm/fn.vld1q_s32.html">arch::arm::vld1q_s32</a></li><li><a href="arch/arm/fn.vld1q_s32_x2.html">arch::arm::vld1q_s32_x2</a></li><li><a href="arch/arm/fn.vld1q_s32_x3.html">arch::arm::vld1q_s32_x3</a></li><li><a href="arch/arm/fn.vld1q_s32_x4.html">arch::arm::vld1q_s32_x4</a></li><li><a href="arch/arm/fn.vld1q_s64.html">arch::arm::vld1q_s64</a></li><li><a href="arch/arm/fn.vld1q_s64_x2.html">arch::arm::vld1q_s64_x2</a></li><li><a href="arch/arm/fn.vld1q_s64_x3.html">arch::arm::vld1q_s64_x3</a></li><li><a href="arch/arm/fn.vld1q_s64_x4.html">arch::arm::vld1q_s64_x4</a></li><li><a href="arch/arm/fn.vld1q_s8.html">arch::arm::vld1q_s8</a></li><li><a href="arch/arm/fn.vld1q_s8_x2.html">arch::arm::vld1q_s8_x2</a></li><li><a href="arch/arm/fn.vld1q_s8_x3.html">arch::arm::vld1q_s8_x3</a></li><li><a href="arch/arm/fn.vld1q_s8_x4.html">arch::arm::vld1q_s8_x4</a></li><li><a href="arch/arm/fn.vld1q_u16.html">arch::arm::vld1q_u16</a></li><li><a href="arch/arm/fn.vld1q_u16_x2.html">arch::arm::vld1q_u16_x2</a></li><li><a href="arch/arm/fn.vld1q_u16_x3.html">arch::arm::vld1q_u16_x3</a></li><li><a href="arch/arm/fn.vld1q_u16_x4.html">arch::arm::vld1q_u16_x4</a></li><li><a href="arch/arm/fn.vld1q_u32.html">arch::arm::vld1q_u32</a></li><li><a href="arch/arm/fn.vld1q_u32_x2.html">arch::arm::vld1q_u32_x2</a></li><li><a href="arch/arm/fn.vld1q_u32_x3.html">arch::arm::vld1q_u32_x3</a></li><li><a href="arch/arm/fn.vld1q_u32_x4.html">arch::arm::vld1q_u32_x4</a></li><li><a href="arch/arm/fn.vld1q_u64.html">arch::arm::vld1q_u64</a></li><li><a href="arch/arm/fn.vld1q_u64_x2.html">arch::arm::vld1q_u64_x2</a></li><li><a href="arch/arm/fn.vld1q_u64_x3.html">arch::arm::vld1q_u64_x3</a></li><li><a href="arch/arm/fn.vld1q_u64_x4.html">arch::arm::vld1q_u64_x4</a></li><li><a href="arch/arm/fn.vld1q_u8.html">arch::arm::vld1q_u8</a></li><li><a href="arch/arm/fn.vld1q_u8_x2.html">arch::arm::vld1q_u8_x2</a></li><li><a href="arch/arm/fn.vld1q_u8_x3.html">arch::arm::vld1q_u8_x3</a></li><li><a href="arch/arm/fn.vld1q_u8_x4.html">arch::arm::vld1q_u8_x4</a></li><li><a href="arch/arm/fn.vld2_dup_p16.html">arch::arm::vld2_dup_p16</a></li><li><a href="arch/arm/fn.vld2_dup_p64.html">arch::arm::vld2_dup_p64</a></li><li><a href="arch/arm/fn.vld2_dup_p8.html">arch::arm::vld2_dup_p8</a></li><li><a href="arch/arm/fn.vld2_dup_u16.html">arch::arm::vld2_dup_u16</a></li><li><a href="arch/arm/fn.vld2_dup_u32.html">arch::arm::vld2_dup_u32</a></li><li><a href="arch/arm/fn.vld2_dup_u64.html">arch::arm::vld2_dup_u64</a></li><li><a href="arch/arm/fn.vld2_dup_u8.html">arch::arm::vld2_dup_u8</a></li><li><a href="arch/arm/fn.vld2_lane_p16.html">arch::arm::vld2_lane_p16</a></li><li><a href="arch/arm/fn.vld2_lane_p8.html">arch::arm::vld2_lane_p8</a></li><li><a href="arch/arm/fn.vld2_lane_u16.html">arch::arm::vld2_lane_u16</a></li><li><a href="arch/arm/fn.vld2_lane_u32.html">arch::arm::vld2_lane_u32</a></li><li><a href="arch/arm/fn.vld2_lane_u8.html">arch::arm::vld2_lane_u8</a></li><li><a href="arch/arm/fn.vld2_p16.html">arch::arm::vld2_p16</a></li><li><a href="arch/arm/fn.vld2_p64.html">arch::arm::vld2_p64</a></li><li><a href="arch/arm/fn.vld2_p8.html">arch::arm::vld2_p8</a></li><li><a href="arch/arm/fn.vld2_u16.html">arch::arm::vld2_u16</a></li><li><a href="arch/arm/fn.vld2_u32.html">arch::arm::vld2_u32</a></li><li><a href="arch/arm/fn.vld2_u64.html">arch::arm::vld2_u64</a></li><li><a href="arch/arm/fn.vld2_u8.html">arch::arm::vld2_u8</a></li><li><a href="arch/arm/fn.vld2q_dup_p16.html">arch::arm::vld2q_dup_p16</a></li><li><a href="arch/arm/fn.vld2q_dup_p8.html">arch::arm::vld2q_dup_p8</a></li><li><a href="arch/arm/fn.vld2q_dup_u16.html">arch::arm::vld2q_dup_u16</a></li><li><a href="arch/arm/fn.vld2q_dup_u32.html">arch::arm::vld2q_dup_u32</a></li><li><a href="arch/arm/fn.vld2q_dup_u8.html">arch::arm::vld2q_dup_u8</a></li><li><a href="arch/arm/fn.vld2q_lane_p16.html">arch::arm::vld2q_lane_p16</a></li><li><a href="arch/arm/fn.vld2q_lane_u16.html">arch::arm::vld2q_lane_u16</a></li><li><a href="arch/arm/fn.vld2q_lane_u32.html">arch::arm::vld2q_lane_u32</a></li><li><a href="arch/arm/fn.vld2q_p16.html">arch::arm::vld2q_p16</a></li><li><a href="arch/arm/fn.vld2q_p8.html">arch::arm::vld2q_p8</a></li><li><a href="arch/arm/fn.vld2q_u16.html">arch::arm::vld2q_u16</a></li><li><a href="arch/arm/fn.vld2q_u32.html">arch::arm::vld2q_u32</a></li><li><a href="arch/arm/fn.vld2q_u8.html">arch::arm::vld2q_u8</a></li><li><a href="arch/arm/fn.vld3_dup_p16.html">arch::arm::vld3_dup_p16</a></li><li><a href="arch/arm/fn.vld3_dup_p64.html">arch::arm::vld3_dup_p64</a></li><li><a href="arch/arm/fn.vld3_dup_p8.html">arch::arm::vld3_dup_p8</a></li><li><a href="arch/arm/fn.vld3_dup_u16.html">arch::arm::vld3_dup_u16</a></li><li><a href="arch/arm/fn.vld3_dup_u32.html">arch::arm::vld3_dup_u32</a></li><li><a href="arch/arm/fn.vld3_dup_u64.html">arch::arm::vld3_dup_u64</a></li><li><a href="arch/arm/fn.vld3_dup_u8.html">arch::arm::vld3_dup_u8</a></li><li><a href="arch/arm/fn.vld3_lane_p16.html">arch::arm::vld3_lane_p16</a></li><li><a href="arch/arm/fn.vld3_lane_p8.html">arch::arm::vld3_lane_p8</a></li><li><a href="arch/arm/fn.vld3_lane_u16.html">arch::arm::vld3_lane_u16</a></li><li><a href="arch/arm/fn.vld3_lane_u32.html">arch::arm::vld3_lane_u32</a></li><li><a href="arch/arm/fn.vld3_lane_u8.html">arch::arm::vld3_lane_u8</a></li><li><a href="arch/arm/fn.vld3_p16.html">arch::arm::vld3_p16</a></li><li><a href="arch/arm/fn.vld3_p64.html">arch::arm::vld3_p64</a></li><li><a href="arch/arm/fn.vld3_p8.html">arch::arm::vld3_p8</a></li><li><a href="arch/arm/fn.vld3_u16.html">arch::arm::vld3_u16</a></li><li><a href="arch/arm/fn.vld3_u32.html">arch::arm::vld3_u32</a></li><li><a href="arch/arm/fn.vld3_u64.html">arch::arm::vld3_u64</a></li><li><a href="arch/arm/fn.vld3_u8.html">arch::arm::vld3_u8</a></li><li><a href="arch/arm/fn.vld3q_dup_p16.html">arch::arm::vld3q_dup_p16</a></li><li><a href="arch/arm/fn.vld3q_dup_p8.html">arch::arm::vld3q_dup_p8</a></li><li><a href="arch/arm/fn.vld3q_dup_u16.html">arch::arm::vld3q_dup_u16</a></li><li><a href="arch/arm/fn.vld3q_dup_u32.html">arch::arm::vld3q_dup_u32</a></li><li><a href="arch/arm/fn.vld3q_dup_u8.html">arch::arm::vld3q_dup_u8</a></li><li><a href="arch/arm/fn.vld3q_lane_p16.html">arch::arm::vld3q_lane_p16</a></li><li><a href="arch/arm/fn.vld3q_lane_u16.html">arch::arm::vld3q_lane_u16</a></li><li><a href="arch/arm/fn.vld3q_lane_u32.html">arch::arm::vld3q_lane_u32</a></li><li><a href="arch/arm/fn.vld3q_p16.html">arch::arm::vld3q_p16</a></li><li><a href="arch/arm/fn.vld3q_p8.html">arch::arm::vld3q_p8</a></li><li><a href="arch/arm/fn.vld3q_u16.html">arch::arm::vld3q_u16</a></li><li><a href="arch/arm/fn.vld3q_u32.html">arch::arm::vld3q_u32</a></li><li><a href="arch/arm/fn.vld3q_u8.html">arch::arm::vld3q_u8</a></li><li><a href="arch/arm/fn.vld4_dup_p16.html">arch::arm::vld4_dup_p16</a></li><li><a href="arch/arm/fn.vld4_dup_p64.html">arch::arm::vld4_dup_p64</a></li><li><a href="arch/arm/fn.vld4_dup_p8.html">arch::arm::vld4_dup_p8</a></li><li><a href="arch/arm/fn.vld4_dup_u16.html">arch::arm::vld4_dup_u16</a></li><li><a href="arch/arm/fn.vld4_dup_u32.html">arch::arm::vld4_dup_u32</a></li><li><a href="arch/arm/fn.vld4_dup_u64.html">arch::arm::vld4_dup_u64</a></li><li><a href="arch/arm/fn.vld4_dup_u8.html">arch::arm::vld4_dup_u8</a></li><li><a href="arch/arm/fn.vld4_lane_p16.html">arch::arm::vld4_lane_p16</a></li><li><a href="arch/arm/fn.vld4_lane_p8.html">arch::arm::vld4_lane_p8</a></li><li><a href="arch/arm/fn.vld4_lane_u16.html">arch::arm::vld4_lane_u16</a></li><li><a href="arch/arm/fn.vld4_lane_u32.html">arch::arm::vld4_lane_u32</a></li><li><a href="arch/arm/fn.vld4_lane_u8.html">arch::arm::vld4_lane_u8</a></li><li><a href="arch/arm/fn.vld4_p16.html">arch::arm::vld4_p16</a></li><li><a href="arch/arm/fn.vld4_p64.html">arch::arm::vld4_p64</a></li><li><a href="arch/arm/fn.vld4_p8.html">arch::arm::vld4_p8</a></li><li><a href="arch/arm/fn.vld4_u16.html">arch::arm::vld4_u16</a></li><li><a href="arch/arm/fn.vld4_u32.html">arch::arm::vld4_u32</a></li><li><a href="arch/arm/fn.vld4_u64.html">arch::arm::vld4_u64</a></li><li><a href="arch/arm/fn.vld4_u8.html">arch::arm::vld4_u8</a></li><li><a href="arch/arm/fn.vld4q_dup_p16.html">arch::arm::vld4q_dup_p16</a></li><li><a href="arch/arm/fn.vld4q_dup_p8.html">arch::arm::vld4q_dup_p8</a></li><li><a href="arch/arm/fn.vld4q_dup_u16.html">arch::arm::vld4q_dup_u16</a></li><li><a href="arch/arm/fn.vld4q_dup_u32.html">arch::arm::vld4q_dup_u32</a></li><li><a href="arch/arm/fn.vld4q_dup_u8.html">arch::arm::vld4q_dup_u8</a></li><li><a href="arch/arm/fn.vld4q_lane_p16.html">arch::arm::vld4q_lane_p16</a></li><li><a href="arch/arm/fn.vld4q_lane_u16.html">arch::arm::vld4q_lane_u16</a></li><li><a href="arch/arm/fn.vld4q_lane_u32.html">arch::arm::vld4q_lane_u32</a></li><li><a href="arch/arm/fn.vld4q_p16.html">arch::arm::vld4q_p16</a></li><li><a href="arch/arm/fn.vld4q_p8.html">arch::arm::vld4q_p8</a></li><li><a href="arch/arm/fn.vld4q_u16.html">arch::arm::vld4q_u16</a></li><li><a href="arch/arm/fn.vld4q_u32.html">arch::arm::vld4q_u32</a></li><li><a href="arch/arm/fn.vld4q_u8.html">arch::arm::vld4q_u8</a></li><li><a href="arch/arm/fn.vldrq_p128.html">arch::arm::vldrq_p128</a></li><li><a href="arch/arm/fn.vmax_f32.html">arch::arm::vmax_f32</a></li><li><a href="arch/arm/fn.vmax_s16.html">arch::arm::vmax_s16</a></li><li><a href="arch/arm/fn.vmax_s32.html">arch::arm::vmax_s32</a></li><li><a href="arch/arm/fn.vmax_s8.html">arch::arm::vmax_s8</a></li><li><a href="arch/arm/fn.vmax_u16.html">arch::arm::vmax_u16</a></li><li><a href="arch/arm/fn.vmax_u32.html">arch::arm::vmax_u32</a></li><li><a href="arch/arm/fn.vmax_u8.html">arch::arm::vmax_u8</a></li><li><a href="arch/arm/fn.vmaxnm_f32.html">arch::arm::vmaxnm_f32</a></li><li><a href="arch/arm/fn.vmaxnmq_f32.html">arch::arm::vmaxnmq_f32</a></li><li><a href="arch/arm/fn.vmaxq_f32.html">arch::arm::vmaxq_f32</a></li><li><a href="arch/arm/fn.vmaxq_s16.html">arch::arm::vmaxq_s16</a></li><li><a href="arch/arm/fn.vmaxq_s32.html">arch::arm::vmaxq_s32</a></li><li><a href="arch/arm/fn.vmaxq_s8.html">arch::arm::vmaxq_s8</a></li><li><a href="arch/arm/fn.vmaxq_u16.html">arch::arm::vmaxq_u16</a></li><li><a href="arch/arm/fn.vmaxq_u32.html">arch::arm::vmaxq_u32</a></li><li><a href="arch/arm/fn.vmaxq_u8.html">arch::arm::vmaxq_u8</a></li><li><a href="arch/arm/fn.vmin_f32.html">arch::arm::vmin_f32</a></li><li><a href="arch/arm/fn.vmin_s16.html">arch::arm::vmin_s16</a></li><li><a href="arch/arm/fn.vmin_s32.html">arch::arm::vmin_s32</a></li><li><a href="arch/arm/fn.vmin_s8.html">arch::arm::vmin_s8</a></li><li><a href="arch/arm/fn.vmin_u16.html">arch::arm::vmin_u16</a></li><li><a href="arch/arm/fn.vmin_u32.html">arch::arm::vmin_u32</a></li><li><a href="arch/arm/fn.vmin_u8.html">arch::arm::vmin_u8</a></li><li><a href="arch/arm/fn.vminnm_f32.html">arch::arm::vminnm_f32</a></li><li><a href="arch/arm/fn.vminnmq_f32.html">arch::arm::vminnmq_f32</a></li><li><a href="arch/arm/fn.vminq_f32.html">arch::arm::vminq_f32</a></li><li><a href="arch/arm/fn.vminq_s16.html">arch::arm::vminq_s16</a></li><li><a href="arch/arm/fn.vminq_s32.html">arch::arm::vminq_s32</a></li><li><a href="arch/arm/fn.vminq_s8.html">arch::arm::vminq_s8</a></li><li><a href="arch/arm/fn.vminq_u16.html">arch::arm::vminq_u16</a></li><li><a href="arch/arm/fn.vminq_u32.html">arch::arm::vminq_u32</a></li><li><a href="arch/arm/fn.vminq_u8.html">arch::arm::vminq_u8</a></li><li><a href="arch/arm/fn.vmla_f32.html">arch::arm::vmla_f32</a></li><li><a href="arch/arm/fn.vmla_lane_f32.html">arch::arm::vmla_lane_f32</a></li><li><a href="arch/arm/fn.vmla_lane_s16.html">arch::arm::vmla_lane_s16</a></li><li><a href="arch/arm/fn.vmla_lane_s32.html">arch::arm::vmla_lane_s32</a></li><li><a href="arch/arm/fn.vmla_lane_u16.html">arch::arm::vmla_lane_u16</a></li><li><a href="arch/arm/fn.vmla_lane_u32.html">arch::arm::vmla_lane_u32</a></li><li><a href="arch/arm/fn.vmla_laneq_f32.html">arch::arm::vmla_laneq_f32</a></li><li><a href="arch/arm/fn.vmla_laneq_s16.html">arch::arm::vmla_laneq_s16</a></li><li><a href="arch/arm/fn.vmla_laneq_s32.html">arch::arm::vmla_laneq_s32</a></li><li><a href="arch/arm/fn.vmla_laneq_u16.html">arch::arm::vmla_laneq_u16</a></li><li><a href="arch/arm/fn.vmla_laneq_u32.html">arch::arm::vmla_laneq_u32</a></li><li><a href="arch/arm/fn.vmla_n_f32.html">arch::arm::vmla_n_f32</a></li><li><a href="arch/arm/fn.vmla_n_s16.html">arch::arm::vmla_n_s16</a></li><li><a href="arch/arm/fn.vmla_n_s32.html">arch::arm::vmla_n_s32</a></li><li><a href="arch/arm/fn.vmla_n_u16.html">arch::arm::vmla_n_u16</a></li><li><a href="arch/arm/fn.vmla_n_u32.html">arch::arm::vmla_n_u32</a></li><li><a href="arch/arm/fn.vmla_s16.html">arch::arm::vmla_s16</a></li><li><a href="arch/arm/fn.vmla_s32.html">arch::arm::vmla_s32</a></li><li><a href="arch/arm/fn.vmla_s8.html">arch::arm::vmla_s8</a></li><li><a href="arch/arm/fn.vmla_u16.html">arch::arm::vmla_u16</a></li><li><a href="arch/arm/fn.vmla_u32.html">arch::arm::vmla_u32</a></li><li><a href="arch/arm/fn.vmla_u8.html">arch::arm::vmla_u8</a></li><li><a href="arch/arm/fn.vmlal_lane_s16.html">arch::arm::vmlal_lane_s16</a></li><li><a href="arch/arm/fn.vmlal_lane_s32.html">arch::arm::vmlal_lane_s32</a></li><li><a href="arch/arm/fn.vmlal_lane_u16.html">arch::arm::vmlal_lane_u16</a></li><li><a href="arch/arm/fn.vmlal_lane_u32.html">arch::arm::vmlal_lane_u32</a></li><li><a href="arch/arm/fn.vmlal_laneq_s16.html">arch::arm::vmlal_laneq_s16</a></li><li><a href="arch/arm/fn.vmlal_laneq_s32.html">arch::arm::vmlal_laneq_s32</a></li><li><a href="arch/arm/fn.vmlal_laneq_u16.html">arch::arm::vmlal_laneq_u16</a></li><li><a href="arch/arm/fn.vmlal_laneq_u32.html">arch::arm::vmlal_laneq_u32</a></li><li><a href="arch/arm/fn.vmlal_n_s16.html">arch::arm::vmlal_n_s16</a></li><li><a href="arch/arm/fn.vmlal_n_s32.html">arch::arm::vmlal_n_s32</a></li><li><a href="arch/arm/fn.vmlal_n_u16.html">arch::arm::vmlal_n_u16</a></li><li><a href="arch/arm/fn.vmlal_n_u32.html">arch::arm::vmlal_n_u32</a></li><li><a href="arch/arm/fn.vmlal_s16.html">arch::arm::vmlal_s16</a></li><li><a href="arch/arm/fn.vmlal_s32.html">arch::arm::vmlal_s32</a></li><li><a href="arch/arm/fn.vmlal_s8.html">arch::arm::vmlal_s8</a></li><li><a href="arch/arm/fn.vmlal_u16.html">arch::arm::vmlal_u16</a></li><li><a href="arch/arm/fn.vmlal_u32.html">arch::arm::vmlal_u32</a></li><li><a href="arch/arm/fn.vmlal_u8.html">arch::arm::vmlal_u8</a></li><li><a href="arch/arm/fn.vmlaq_f32.html">arch::arm::vmlaq_f32</a></li><li><a href="arch/arm/fn.vmlaq_lane_f32.html">arch::arm::vmlaq_lane_f32</a></li><li><a href="arch/arm/fn.vmlaq_lane_s16.html">arch::arm::vmlaq_lane_s16</a></li><li><a href="arch/arm/fn.vmlaq_lane_s32.html">arch::arm::vmlaq_lane_s32</a></li><li><a href="arch/arm/fn.vmlaq_lane_u16.html">arch::arm::vmlaq_lane_u16</a></li><li><a href="arch/arm/fn.vmlaq_lane_u32.html">arch::arm::vmlaq_lane_u32</a></li><li><a href="arch/arm/fn.vmlaq_laneq_f32.html">arch::arm::vmlaq_laneq_f32</a></li><li><a href="arch/arm/fn.vmlaq_laneq_s16.html">arch::arm::vmlaq_laneq_s16</a></li><li><a href="arch/arm/fn.vmlaq_laneq_s32.html">arch::arm::vmlaq_laneq_s32</a></li><li><a href="arch/arm/fn.vmlaq_laneq_u16.html">arch::arm::vmlaq_laneq_u16</a></li><li><a href="arch/arm/fn.vmlaq_laneq_u32.html">arch::arm::vmlaq_laneq_u32</a></li><li><a href="arch/arm/fn.vmlaq_n_f32.html">arch::arm::vmlaq_n_f32</a></li><li><a href="arch/arm/fn.vmlaq_n_s16.html">arch::arm::vmlaq_n_s16</a></li><li><a href="arch/arm/fn.vmlaq_n_s32.html">arch::arm::vmlaq_n_s32</a></li><li><a href="arch/arm/fn.vmlaq_n_u16.html">arch::arm::vmlaq_n_u16</a></li><li><a href="arch/arm/fn.vmlaq_n_u32.html">arch::arm::vmlaq_n_u32</a></li><li><a href="arch/arm/fn.vmlaq_s16.html">arch::arm::vmlaq_s16</a></li><li><a href="arch/arm/fn.vmlaq_s32.html">arch::arm::vmlaq_s32</a></li><li><a href="arch/arm/fn.vmlaq_s8.html">arch::arm::vmlaq_s8</a></li><li><a href="arch/arm/fn.vmlaq_u16.html">arch::arm::vmlaq_u16</a></li><li><a href="arch/arm/fn.vmlaq_u32.html">arch::arm::vmlaq_u32</a></li><li><a href="arch/arm/fn.vmlaq_u8.html">arch::arm::vmlaq_u8</a></li><li><a href="arch/arm/fn.vmls_f32.html">arch::arm::vmls_f32</a></li><li><a href="arch/arm/fn.vmls_lane_f32.html">arch::arm::vmls_lane_f32</a></li><li><a href="arch/arm/fn.vmls_lane_s16.html">arch::arm::vmls_lane_s16</a></li><li><a href="arch/arm/fn.vmls_lane_s32.html">arch::arm::vmls_lane_s32</a></li><li><a href="arch/arm/fn.vmls_lane_u16.html">arch::arm::vmls_lane_u16</a></li><li><a href="arch/arm/fn.vmls_lane_u32.html">arch::arm::vmls_lane_u32</a></li><li><a href="arch/arm/fn.vmls_laneq_f32.html">arch::arm::vmls_laneq_f32</a></li><li><a href="arch/arm/fn.vmls_laneq_s16.html">arch::arm::vmls_laneq_s16</a></li><li><a href="arch/arm/fn.vmls_laneq_s32.html">arch::arm::vmls_laneq_s32</a></li><li><a href="arch/arm/fn.vmls_laneq_u16.html">arch::arm::vmls_laneq_u16</a></li><li><a href="arch/arm/fn.vmls_laneq_u32.html">arch::arm::vmls_laneq_u32</a></li><li><a href="arch/arm/fn.vmls_n_f32.html">arch::arm::vmls_n_f32</a></li><li><a href="arch/arm/fn.vmls_n_s16.html">arch::arm::vmls_n_s16</a></li><li><a href="arch/arm/fn.vmls_n_s32.html">arch::arm::vmls_n_s32</a></li><li><a href="arch/arm/fn.vmls_n_u16.html">arch::arm::vmls_n_u16</a></li><li><a href="arch/arm/fn.vmls_n_u32.html">arch::arm::vmls_n_u32</a></li><li><a href="arch/arm/fn.vmls_s16.html">arch::arm::vmls_s16</a></li><li><a href="arch/arm/fn.vmls_s32.html">arch::arm::vmls_s32</a></li><li><a href="arch/arm/fn.vmls_s8.html">arch::arm::vmls_s8</a></li><li><a href="arch/arm/fn.vmls_u16.html">arch::arm::vmls_u16</a></li><li><a href="arch/arm/fn.vmls_u32.html">arch::arm::vmls_u32</a></li><li><a href="arch/arm/fn.vmls_u8.html">arch::arm::vmls_u8</a></li><li><a href="arch/arm/fn.vmlsl_lane_s16.html">arch::arm::vmlsl_lane_s16</a></li><li><a href="arch/arm/fn.vmlsl_lane_s32.html">arch::arm::vmlsl_lane_s32</a></li><li><a href="arch/arm/fn.vmlsl_lane_u16.html">arch::arm::vmlsl_lane_u16</a></li><li><a href="arch/arm/fn.vmlsl_lane_u32.html">arch::arm::vmlsl_lane_u32</a></li><li><a href="arch/arm/fn.vmlsl_laneq_s16.html">arch::arm::vmlsl_laneq_s16</a></li><li><a href="arch/arm/fn.vmlsl_laneq_s32.html">arch::arm::vmlsl_laneq_s32</a></li><li><a href="arch/arm/fn.vmlsl_laneq_u16.html">arch::arm::vmlsl_laneq_u16</a></li><li><a href="arch/arm/fn.vmlsl_laneq_u32.html">arch::arm::vmlsl_laneq_u32</a></li><li><a href="arch/arm/fn.vmlsl_n_s16.html">arch::arm::vmlsl_n_s16</a></li><li><a href="arch/arm/fn.vmlsl_n_s32.html">arch::arm::vmlsl_n_s32</a></li><li><a href="arch/arm/fn.vmlsl_n_u16.html">arch::arm::vmlsl_n_u16</a></li><li><a href="arch/arm/fn.vmlsl_n_u32.html">arch::arm::vmlsl_n_u32</a></li><li><a href="arch/arm/fn.vmlsl_s16.html">arch::arm::vmlsl_s16</a></li><li><a href="arch/arm/fn.vmlsl_s32.html">arch::arm::vmlsl_s32</a></li><li><a href="arch/arm/fn.vmlsl_s8.html">arch::arm::vmlsl_s8</a></li><li><a href="arch/arm/fn.vmlsl_u16.html">arch::arm::vmlsl_u16</a></li><li><a href="arch/arm/fn.vmlsl_u32.html">arch::arm::vmlsl_u32</a></li><li><a href="arch/arm/fn.vmlsl_u8.html">arch::arm::vmlsl_u8</a></li><li><a href="arch/arm/fn.vmlsq_f32.html">arch::arm::vmlsq_f32</a></li><li><a href="arch/arm/fn.vmlsq_lane_f32.html">arch::arm::vmlsq_lane_f32</a></li><li><a href="arch/arm/fn.vmlsq_lane_s16.html">arch::arm::vmlsq_lane_s16</a></li><li><a href="arch/arm/fn.vmlsq_lane_s32.html">arch::arm::vmlsq_lane_s32</a></li><li><a href="arch/arm/fn.vmlsq_lane_u16.html">arch::arm::vmlsq_lane_u16</a></li><li><a href="arch/arm/fn.vmlsq_lane_u32.html">arch::arm::vmlsq_lane_u32</a></li><li><a href="arch/arm/fn.vmlsq_laneq_f32.html">arch::arm::vmlsq_laneq_f32</a></li><li><a href="arch/arm/fn.vmlsq_laneq_s16.html">arch::arm::vmlsq_laneq_s16</a></li><li><a href="arch/arm/fn.vmlsq_laneq_s32.html">arch::arm::vmlsq_laneq_s32</a></li><li><a href="arch/arm/fn.vmlsq_laneq_u16.html">arch::arm::vmlsq_laneq_u16</a></li><li><a href="arch/arm/fn.vmlsq_laneq_u32.html">arch::arm::vmlsq_laneq_u32</a></li><li><a href="arch/arm/fn.vmlsq_n_f32.html">arch::arm::vmlsq_n_f32</a></li><li><a href="arch/arm/fn.vmlsq_n_s16.html">arch::arm::vmlsq_n_s16</a></li><li><a href="arch/arm/fn.vmlsq_n_s32.html">arch::arm::vmlsq_n_s32</a></li><li><a href="arch/arm/fn.vmlsq_n_u16.html">arch::arm::vmlsq_n_u16</a></li><li><a href="arch/arm/fn.vmlsq_n_u32.html">arch::arm::vmlsq_n_u32</a></li><li><a href="arch/arm/fn.vmlsq_s16.html">arch::arm::vmlsq_s16</a></li><li><a href="arch/arm/fn.vmlsq_s32.html">arch::arm::vmlsq_s32</a></li><li><a href="arch/arm/fn.vmlsq_s8.html">arch::arm::vmlsq_s8</a></li><li><a href="arch/arm/fn.vmlsq_u16.html">arch::arm::vmlsq_u16</a></li><li><a href="arch/arm/fn.vmlsq_u32.html">arch::arm::vmlsq_u32</a></li><li><a href="arch/arm/fn.vmlsq_u8.html">arch::arm::vmlsq_u8</a></li><li><a href="arch/arm/fn.vmmlaq_s32.html">arch::arm::vmmlaq_s32</a></li><li><a href="arch/arm/fn.vmmlaq_u32.html">arch::arm::vmmlaq_u32</a></li><li><a href="arch/arm/fn.vmov_n_f32.html">arch::arm::vmov_n_f32</a></li><li><a href="arch/arm/fn.vmov_n_p16.html">arch::arm::vmov_n_p16</a></li><li><a href="arch/arm/fn.vmov_n_p8.html">arch::arm::vmov_n_p8</a></li><li><a href="arch/arm/fn.vmov_n_s16.html">arch::arm::vmov_n_s16</a></li><li><a href="arch/arm/fn.vmov_n_s32.html">arch::arm::vmov_n_s32</a></li><li><a href="arch/arm/fn.vmov_n_s64.html">arch::arm::vmov_n_s64</a></li><li><a href="arch/arm/fn.vmov_n_s8.html">arch::arm::vmov_n_s8</a></li><li><a href="arch/arm/fn.vmov_n_u16.html">arch::arm::vmov_n_u16</a></li><li><a href="arch/arm/fn.vmov_n_u32.html">arch::arm::vmov_n_u32</a></li><li><a href="arch/arm/fn.vmov_n_u64.html">arch::arm::vmov_n_u64</a></li><li><a href="arch/arm/fn.vmov_n_u8.html">arch::arm::vmov_n_u8</a></li><li><a href="arch/arm/fn.vmovl_s16.html">arch::arm::vmovl_s16</a></li><li><a href="arch/arm/fn.vmovl_s32.html">arch::arm::vmovl_s32</a></li><li><a href="arch/arm/fn.vmovl_s8.html">arch::arm::vmovl_s8</a></li><li><a href="arch/arm/fn.vmovl_u16.html">arch::arm::vmovl_u16</a></li><li><a href="arch/arm/fn.vmovl_u32.html">arch::arm::vmovl_u32</a></li><li><a href="arch/arm/fn.vmovl_u8.html">arch::arm::vmovl_u8</a></li><li><a href="arch/arm/fn.vmovn_s16.html">arch::arm::vmovn_s16</a></li><li><a href="arch/arm/fn.vmovn_s32.html">arch::arm::vmovn_s32</a></li><li><a href="arch/arm/fn.vmovn_s64.html">arch::arm::vmovn_s64</a></li><li><a href="arch/arm/fn.vmovn_u16.html">arch::arm::vmovn_u16</a></li><li><a href="arch/arm/fn.vmovn_u32.html">arch::arm::vmovn_u32</a></li><li><a href="arch/arm/fn.vmovn_u64.html">arch::arm::vmovn_u64</a></li><li><a href="arch/arm/fn.vmovq_n_f32.html">arch::arm::vmovq_n_f32</a></li><li><a href="arch/arm/fn.vmovq_n_p16.html">arch::arm::vmovq_n_p16</a></li><li><a href="arch/arm/fn.vmovq_n_p8.html">arch::arm::vmovq_n_p8</a></li><li><a href="arch/arm/fn.vmovq_n_s16.html">arch::arm::vmovq_n_s16</a></li><li><a href="arch/arm/fn.vmovq_n_s32.html">arch::arm::vmovq_n_s32</a></li><li><a href="arch/arm/fn.vmovq_n_s64.html">arch::arm::vmovq_n_s64</a></li><li><a href="arch/arm/fn.vmovq_n_s8.html">arch::arm::vmovq_n_s8</a></li><li><a href="arch/arm/fn.vmovq_n_u16.html">arch::arm::vmovq_n_u16</a></li><li><a href="arch/arm/fn.vmovq_n_u32.html">arch::arm::vmovq_n_u32</a></li><li><a href="arch/arm/fn.vmovq_n_u64.html">arch::arm::vmovq_n_u64</a></li><li><a href="arch/arm/fn.vmovq_n_u8.html">arch::arm::vmovq_n_u8</a></li><li><a href="arch/arm/fn.vmul_f32.html">arch::arm::vmul_f32</a></li><li><a href="arch/arm/fn.vmul_lane_f32.html">arch::arm::vmul_lane_f32</a></li><li><a href="arch/arm/fn.vmul_lane_s16.html">arch::arm::vmul_lane_s16</a></li><li><a href="arch/arm/fn.vmul_lane_s32.html">arch::arm::vmul_lane_s32</a></li><li><a href="arch/arm/fn.vmul_lane_u16.html">arch::arm::vmul_lane_u16</a></li><li><a href="arch/arm/fn.vmul_lane_u32.html">arch::arm::vmul_lane_u32</a></li><li><a href="arch/arm/fn.vmul_laneq_f32.html">arch::arm::vmul_laneq_f32</a></li><li><a href="arch/arm/fn.vmul_laneq_s16.html">arch::arm::vmul_laneq_s16</a></li><li><a href="arch/arm/fn.vmul_laneq_s32.html">arch::arm::vmul_laneq_s32</a></li><li><a href="arch/arm/fn.vmul_laneq_u16.html">arch::arm::vmul_laneq_u16</a></li><li><a href="arch/arm/fn.vmul_laneq_u32.html">arch::arm::vmul_laneq_u32</a></li><li><a href="arch/arm/fn.vmul_n_f32.html">arch::arm::vmul_n_f32</a></li><li><a href="arch/arm/fn.vmul_n_s16.html">arch::arm::vmul_n_s16</a></li><li><a href="arch/arm/fn.vmul_n_s32.html">arch::arm::vmul_n_s32</a></li><li><a href="arch/arm/fn.vmul_n_u16.html">arch::arm::vmul_n_u16</a></li><li><a href="arch/arm/fn.vmul_n_u32.html">arch::arm::vmul_n_u32</a></li><li><a href="arch/arm/fn.vmul_p8.html">arch::arm::vmul_p8</a></li><li><a href="arch/arm/fn.vmul_s16.html">arch::arm::vmul_s16</a></li><li><a href="arch/arm/fn.vmul_s32.html">arch::arm::vmul_s32</a></li><li><a href="arch/arm/fn.vmul_s8.html">arch::arm::vmul_s8</a></li><li><a href="arch/arm/fn.vmul_u16.html">arch::arm::vmul_u16</a></li><li><a href="arch/arm/fn.vmul_u32.html">arch::arm::vmul_u32</a></li><li><a href="arch/arm/fn.vmul_u8.html">arch::arm::vmul_u8</a></li><li><a href="arch/arm/fn.vmull_lane_s16.html">arch::arm::vmull_lane_s16</a></li><li><a href="arch/arm/fn.vmull_lane_s32.html">arch::arm::vmull_lane_s32</a></li><li><a href="arch/arm/fn.vmull_lane_u16.html">arch::arm::vmull_lane_u16</a></li><li><a href="arch/arm/fn.vmull_lane_u32.html">arch::arm::vmull_lane_u32</a></li><li><a href="arch/arm/fn.vmull_laneq_s16.html">arch::arm::vmull_laneq_s16</a></li><li><a href="arch/arm/fn.vmull_laneq_s32.html">arch::arm::vmull_laneq_s32</a></li><li><a href="arch/arm/fn.vmull_laneq_u16.html">arch::arm::vmull_laneq_u16</a></li><li><a href="arch/arm/fn.vmull_laneq_u32.html">arch::arm::vmull_laneq_u32</a></li><li><a href="arch/arm/fn.vmull_n_s16.html">arch::arm::vmull_n_s16</a></li><li><a href="arch/arm/fn.vmull_n_s32.html">arch::arm::vmull_n_s32</a></li><li><a href="arch/arm/fn.vmull_n_u16.html">arch::arm::vmull_n_u16</a></li><li><a href="arch/arm/fn.vmull_n_u32.html">arch::arm::vmull_n_u32</a></li><li><a href="arch/arm/fn.vmull_p8.html">arch::arm::vmull_p8</a></li><li><a href="arch/arm/fn.vmull_s16.html">arch::arm::vmull_s16</a></li><li><a href="arch/arm/fn.vmull_s32.html">arch::arm::vmull_s32</a></li><li><a href="arch/arm/fn.vmull_s8.html">arch::arm::vmull_s8</a></li><li><a href="arch/arm/fn.vmull_u16.html">arch::arm::vmull_u16</a></li><li><a href="arch/arm/fn.vmull_u32.html">arch::arm::vmull_u32</a></li><li><a href="arch/arm/fn.vmull_u8.html">arch::arm::vmull_u8</a></li><li><a href="arch/arm/fn.vmulq_f32.html">arch::arm::vmulq_f32</a></li><li><a href="arch/arm/fn.vmulq_lane_f32.html">arch::arm::vmulq_lane_f32</a></li><li><a href="arch/arm/fn.vmulq_lane_s16.html">arch::arm::vmulq_lane_s16</a></li><li><a href="arch/arm/fn.vmulq_lane_s32.html">arch::arm::vmulq_lane_s32</a></li><li><a href="arch/arm/fn.vmulq_lane_u16.html">arch::arm::vmulq_lane_u16</a></li><li><a href="arch/arm/fn.vmulq_lane_u32.html">arch::arm::vmulq_lane_u32</a></li><li><a href="arch/arm/fn.vmulq_laneq_f32.html">arch::arm::vmulq_laneq_f32</a></li><li><a href="arch/arm/fn.vmulq_laneq_s16.html">arch::arm::vmulq_laneq_s16</a></li><li><a href="arch/arm/fn.vmulq_laneq_s32.html">arch::arm::vmulq_laneq_s32</a></li><li><a href="arch/arm/fn.vmulq_laneq_u16.html">arch::arm::vmulq_laneq_u16</a></li><li><a href="arch/arm/fn.vmulq_laneq_u32.html">arch::arm::vmulq_laneq_u32</a></li><li><a href="arch/arm/fn.vmulq_n_f32.html">arch::arm::vmulq_n_f32</a></li><li><a href="arch/arm/fn.vmulq_n_s16.html">arch::arm::vmulq_n_s16</a></li><li><a href="arch/arm/fn.vmulq_n_s32.html">arch::arm::vmulq_n_s32</a></li><li><a href="arch/arm/fn.vmulq_n_u16.html">arch::arm::vmulq_n_u16</a></li><li><a href="arch/arm/fn.vmulq_n_u32.html">arch::arm::vmulq_n_u32</a></li><li><a href="arch/arm/fn.vmulq_p8.html">arch::arm::vmulq_p8</a></li><li><a href="arch/arm/fn.vmulq_s16.html">arch::arm::vmulq_s16</a></li><li><a href="arch/arm/fn.vmulq_s32.html">arch::arm::vmulq_s32</a></li><li><a href="arch/arm/fn.vmulq_s8.html">arch::arm::vmulq_s8</a></li><li><a href="arch/arm/fn.vmulq_u16.html">arch::arm::vmulq_u16</a></li><li><a href="arch/arm/fn.vmulq_u32.html">arch::arm::vmulq_u32</a></li><li><a href="arch/arm/fn.vmulq_u8.html">arch::arm::vmulq_u8</a></li><li><a href="arch/arm/fn.vmvn_p8.html">arch::arm::vmvn_p8</a></li><li><a href="arch/arm/fn.vmvn_s16.html">arch::arm::vmvn_s16</a></li><li><a href="arch/arm/fn.vmvn_s32.html">arch::arm::vmvn_s32</a></li><li><a href="arch/arm/fn.vmvn_s8.html">arch::arm::vmvn_s8</a></li><li><a href="arch/arm/fn.vmvn_u16.html">arch::arm::vmvn_u16</a></li><li><a href="arch/arm/fn.vmvn_u32.html">arch::arm::vmvn_u32</a></li><li><a href="arch/arm/fn.vmvn_u8.html">arch::arm::vmvn_u8</a></li><li><a href="arch/arm/fn.vmvnq_p8.html">arch::arm::vmvnq_p8</a></li><li><a href="arch/arm/fn.vmvnq_s16.html">arch::arm::vmvnq_s16</a></li><li><a href="arch/arm/fn.vmvnq_s32.html">arch::arm::vmvnq_s32</a></li><li><a href="arch/arm/fn.vmvnq_s8.html">arch::arm::vmvnq_s8</a></li><li><a href="arch/arm/fn.vmvnq_u16.html">arch::arm::vmvnq_u16</a></li><li><a href="arch/arm/fn.vmvnq_u32.html">arch::arm::vmvnq_u32</a></li><li><a href="arch/arm/fn.vmvnq_u8.html">arch::arm::vmvnq_u8</a></li><li><a href="arch/arm/fn.vneg_f32.html">arch::arm::vneg_f32</a></li><li><a href="arch/arm/fn.vneg_s16.html">arch::arm::vneg_s16</a></li><li><a href="arch/arm/fn.vneg_s32.html">arch::arm::vneg_s32</a></li><li><a href="arch/arm/fn.vneg_s8.html">arch::arm::vneg_s8</a></li><li><a href="arch/arm/fn.vnegq_f32.html">arch::arm::vnegq_f32</a></li><li><a href="arch/arm/fn.vnegq_s16.html">arch::arm::vnegq_s16</a></li><li><a href="arch/arm/fn.vnegq_s32.html">arch::arm::vnegq_s32</a></li><li><a href="arch/arm/fn.vnegq_s8.html">arch::arm::vnegq_s8</a></li><li><a href="arch/arm/fn.vorn_s16.html">arch::arm::vorn_s16</a></li><li><a href="arch/arm/fn.vorn_s32.html">arch::arm::vorn_s32</a></li><li><a href="arch/arm/fn.vorn_s64.html">arch::arm::vorn_s64</a></li><li><a href="arch/arm/fn.vorn_s8.html">arch::arm::vorn_s8</a></li><li><a href="arch/arm/fn.vorn_u16.html">arch::arm::vorn_u16</a></li><li><a href="arch/arm/fn.vorn_u32.html">arch::arm::vorn_u32</a></li><li><a href="arch/arm/fn.vorn_u64.html">arch::arm::vorn_u64</a></li><li><a href="arch/arm/fn.vorn_u8.html">arch::arm::vorn_u8</a></li><li><a href="arch/arm/fn.vornq_s16.html">arch::arm::vornq_s16</a></li><li><a href="arch/arm/fn.vornq_s32.html">arch::arm::vornq_s32</a></li><li><a href="arch/arm/fn.vornq_s64.html">arch::arm::vornq_s64</a></li><li><a href="arch/arm/fn.vornq_s8.html">arch::arm::vornq_s8</a></li><li><a href="arch/arm/fn.vornq_u16.html">arch::arm::vornq_u16</a></li><li><a href="arch/arm/fn.vornq_u32.html">arch::arm::vornq_u32</a></li><li><a href="arch/arm/fn.vornq_u64.html">arch::arm::vornq_u64</a></li><li><a href="arch/arm/fn.vornq_u8.html">arch::arm::vornq_u8</a></li><li><a href="arch/arm/fn.vorr_s16.html">arch::arm::vorr_s16</a></li><li><a href="arch/arm/fn.vorr_s32.html">arch::arm::vorr_s32</a></li><li><a href="arch/arm/fn.vorr_s64.html">arch::arm::vorr_s64</a></li><li><a href="arch/arm/fn.vorr_s8.html">arch::arm::vorr_s8</a></li><li><a href="arch/arm/fn.vorr_u16.html">arch::arm::vorr_u16</a></li><li><a href="arch/arm/fn.vorr_u32.html">arch::arm::vorr_u32</a></li><li><a href="arch/arm/fn.vorr_u64.html">arch::arm::vorr_u64</a></li><li><a href="arch/arm/fn.vorr_u8.html">arch::arm::vorr_u8</a></li><li><a href="arch/arm/fn.vorrq_s16.html">arch::arm::vorrq_s16</a></li><li><a href="arch/arm/fn.vorrq_s32.html">arch::arm::vorrq_s32</a></li><li><a href="arch/arm/fn.vorrq_s64.html">arch::arm::vorrq_s64</a></li><li><a href="arch/arm/fn.vorrq_s8.html">arch::arm::vorrq_s8</a></li><li><a href="arch/arm/fn.vorrq_u16.html">arch::arm::vorrq_u16</a></li><li><a href="arch/arm/fn.vorrq_u32.html">arch::arm::vorrq_u32</a></li><li><a href="arch/arm/fn.vorrq_u64.html">arch::arm::vorrq_u64</a></li><li><a href="arch/arm/fn.vorrq_u8.html">arch::arm::vorrq_u8</a></li><li><a href="arch/arm/fn.vpadal_s16.html">arch::arm::vpadal_s16</a></li><li><a href="arch/arm/fn.vpadal_s32.html">arch::arm::vpadal_s32</a></li><li><a href="arch/arm/fn.vpadal_s8.html">arch::arm::vpadal_s8</a></li><li><a href="arch/arm/fn.vpadal_u16.html">arch::arm::vpadal_u16</a></li><li><a href="arch/arm/fn.vpadal_u32.html">arch::arm::vpadal_u32</a></li><li><a href="arch/arm/fn.vpadal_u8.html">arch::arm::vpadal_u8</a></li><li><a href="arch/arm/fn.vpadalq_s16.html">arch::arm::vpadalq_s16</a></li><li><a href="arch/arm/fn.vpadalq_s32.html">arch::arm::vpadalq_s32</a></li><li><a href="arch/arm/fn.vpadalq_s8.html">arch::arm::vpadalq_s8</a></li><li><a href="arch/arm/fn.vpadalq_u16.html">arch::arm::vpadalq_u16</a></li><li><a href="arch/arm/fn.vpadalq_u32.html">arch::arm::vpadalq_u32</a></li><li><a href="arch/arm/fn.vpadalq_u8.html">arch::arm::vpadalq_u8</a></li><li><a href="arch/arm/fn.vpadd_f32.html">arch::arm::vpadd_f32</a></li><li><a href="arch/arm/fn.vpadd_s16.html">arch::arm::vpadd_s16</a></li><li><a href="arch/arm/fn.vpadd_s32.html">arch::arm::vpadd_s32</a></li><li><a href="arch/arm/fn.vpadd_s8.html">arch::arm::vpadd_s8</a></li><li><a href="arch/arm/fn.vpadd_u16.html">arch::arm::vpadd_u16</a></li><li><a href="arch/arm/fn.vpadd_u32.html">arch::arm::vpadd_u32</a></li><li><a href="arch/arm/fn.vpadd_u8.html">arch::arm::vpadd_u8</a></li><li><a href="arch/arm/fn.vpaddl_s16.html">arch::arm::vpaddl_s16</a></li><li><a href="arch/arm/fn.vpaddl_s32.html">arch::arm::vpaddl_s32</a></li><li><a href="arch/arm/fn.vpaddl_s8.html">arch::arm::vpaddl_s8</a></li><li><a href="arch/arm/fn.vpaddl_u16.html">arch::arm::vpaddl_u16</a></li><li><a href="arch/arm/fn.vpaddl_u32.html">arch::arm::vpaddl_u32</a></li><li><a href="arch/arm/fn.vpaddl_u8.html">arch::arm::vpaddl_u8</a></li><li><a href="arch/arm/fn.vpaddlq_s16.html">arch::arm::vpaddlq_s16</a></li><li><a href="arch/arm/fn.vpaddlq_s32.html">arch::arm::vpaddlq_s32</a></li><li><a href="arch/arm/fn.vpaddlq_s8.html">arch::arm::vpaddlq_s8</a></li><li><a href="arch/arm/fn.vpaddlq_u16.html">arch::arm::vpaddlq_u16</a></li><li><a href="arch/arm/fn.vpaddlq_u32.html">arch::arm::vpaddlq_u32</a></li><li><a href="arch/arm/fn.vpaddlq_u8.html">arch::arm::vpaddlq_u8</a></li><li><a href="arch/arm/fn.vpmax_f32.html">arch::arm::vpmax_f32</a></li><li><a href="arch/arm/fn.vpmax_s16.html">arch::arm::vpmax_s16</a></li><li><a href="arch/arm/fn.vpmax_s32.html">arch::arm::vpmax_s32</a></li><li><a href="arch/arm/fn.vpmax_s8.html">arch::arm::vpmax_s8</a></li><li><a href="arch/arm/fn.vpmax_u16.html">arch::arm::vpmax_u16</a></li><li><a href="arch/arm/fn.vpmax_u32.html">arch::arm::vpmax_u32</a></li><li><a href="arch/arm/fn.vpmax_u8.html">arch::arm::vpmax_u8</a></li><li><a href="arch/arm/fn.vpmin_f32.html">arch::arm::vpmin_f32</a></li><li><a href="arch/arm/fn.vpmin_s16.html">arch::arm::vpmin_s16</a></li><li><a href="arch/arm/fn.vpmin_s32.html">arch::arm::vpmin_s32</a></li><li><a href="arch/arm/fn.vpmin_s8.html">arch::arm::vpmin_s8</a></li><li><a href="arch/arm/fn.vpmin_u16.html">arch::arm::vpmin_u16</a></li><li><a href="arch/arm/fn.vpmin_u32.html">arch::arm::vpmin_u32</a></li><li><a href="arch/arm/fn.vpmin_u8.html">arch::arm::vpmin_u8</a></li><li><a href="arch/arm/fn.vqabs_s16.html">arch::arm::vqabs_s16</a></li><li><a href="arch/arm/fn.vqabs_s32.html">arch::arm::vqabs_s32</a></li><li><a href="arch/arm/fn.vqabs_s8.html">arch::arm::vqabs_s8</a></li><li><a href="arch/arm/fn.vqabsq_s16.html">arch::arm::vqabsq_s16</a></li><li><a href="arch/arm/fn.vqabsq_s32.html">arch::arm::vqabsq_s32</a></li><li><a href="arch/arm/fn.vqabsq_s8.html">arch::arm::vqabsq_s8</a></li><li><a href="arch/arm/fn.vqadd_s16.html">arch::arm::vqadd_s16</a></li><li><a href="arch/arm/fn.vqadd_s32.html">arch::arm::vqadd_s32</a></li><li><a href="arch/arm/fn.vqadd_s64.html">arch::arm::vqadd_s64</a></li><li><a href="arch/arm/fn.vqadd_s8.html">arch::arm::vqadd_s8</a></li><li><a href="arch/arm/fn.vqadd_u16.html">arch::arm::vqadd_u16</a></li><li><a href="arch/arm/fn.vqadd_u32.html">arch::arm::vqadd_u32</a></li><li><a href="arch/arm/fn.vqadd_u64.html">arch::arm::vqadd_u64</a></li><li><a href="arch/arm/fn.vqadd_u8.html">arch::arm::vqadd_u8</a></li><li><a href="arch/arm/fn.vqaddq_s16.html">arch::arm::vqaddq_s16</a></li><li><a href="arch/arm/fn.vqaddq_s32.html">arch::arm::vqaddq_s32</a></li><li><a href="arch/arm/fn.vqaddq_s64.html">arch::arm::vqaddq_s64</a></li><li><a href="arch/arm/fn.vqaddq_s8.html">arch::arm::vqaddq_s8</a></li><li><a href="arch/arm/fn.vqaddq_u16.html">arch::arm::vqaddq_u16</a></li><li><a href="arch/arm/fn.vqaddq_u32.html">arch::arm::vqaddq_u32</a></li><li><a href="arch/arm/fn.vqaddq_u64.html">arch::arm::vqaddq_u64</a></li><li><a href="arch/arm/fn.vqaddq_u8.html">arch::arm::vqaddq_u8</a></li><li><a href="arch/arm/fn.vqdmlal_lane_s16.html">arch::arm::vqdmlal_lane_s16</a></li><li><a href="arch/arm/fn.vqdmlal_lane_s32.html">arch::arm::vqdmlal_lane_s32</a></li><li><a href="arch/arm/fn.vqdmlal_n_s16.html">arch::arm::vqdmlal_n_s16</a></li><li><a href="arch/arm/fn.vqdmlal_n_s32.html">arch::arm::vqdmlal_n_s32</a></li><li><a href="arch/arm/fn.vqdmlal_s16.html">arch::arm::vqdmlal_s16</a></li><li><a href="arch/arm/fn.vqdmlal_s32.html">arch::arm::vqdmlal_s32</a></li><li><a href="arch/arm/fn.vqdmlsl_lane_s16.html">arch::arm::vqdmlsl_lane_s16</a></li><li><a href="arch/arm/fn.vqdmlsl_lane_s32.html">arch::arm::vqdmlsl_lane_s32</a></li><li><a href="arch/arm/fn.vqdmlsl_n_s16.html">arch::arm::vqdmlsl_n_s16</a></li><li><a href="arch/arm/fn.vqdmlsl_n_s32.html">arch::arm::vqdmlsl_n_s32</a></li><li><a href="arch/arm/fn.vqdmlsl_s16.html">arch::arm::vqdmlsl_s16</a></li><li><a href="arch/arm/fn.vqdmlsl_s32.html">arch::arm::vqdmlsl_s32</a></li><li><a href="arch/arm/fn.vqdmulh_laneq_s16.html">arch::arm::vqdmulh_laneq_s16</a></li><li><a href="arch/arm/fn.vqdmulh_laneq_s32.html">arch::arm::vqdmulh_laneq_s32</a></li><li><a href="arch/arm/fn.vqdmulh_n_s16.html">arch::arm::vqdmulh_n_s16</a></li><li><a href="arch/arm/fn.vqdmulh_n_s32.html">arch::arm::vqdmulh_n_s32</a></li><li><a href="arch/arm/fn.vqdmulh_s16.html">arch::arm::vqdmulh_s16</a></li><li><a href="arch/arm/fn.vqdmulh_s32.html">arch::arm::vqdmulh_s32</a></li><li><a href="arch/arm/fn.vqdmulhq_laneq_s16.html">arch::arm::vqdmulhq_laneq_s16</a></li><li><a href="arch/arm/fn.vqdmulhq_laneq_s32.html">arch::arm::vqdmulhq_laneq_s32</a></li><li><a href="arch/arm/fn.vqdmulhq_n_s16.html">arch::arm::vqdmulhq_n_s16</a></li><li><a href="arch/arm/fn.vqdmulhq_n_s32.html">arch::arm::vqdmulhq_n_s32</a></li><li><a href="arch/arm/fn.vqdmulhq_s16.html">arch::arm::vqdmulhq_s16</a></li><li><a href="arch/arm/fn.vqdmulhq_s32.html">arch::arm::vqdmulhq_s32</a></li><li><a href="arch/arm/fn.vqdmull_lane_s16.html">arch::arm::vqdmull_lane_s16</a></li><li><a href="arch/arm/fn.vqdmull_lane_s32.html">arch::arm::vqdmull_lane_s32</a></li><li><a href="arch/arm/fn.vqdmull_n_s16.html">arch::arm::vqdmull_n_s16</a></li><li><a href="arch/arm/fn.vqdmull_n_s32.html">arch::arm::vqdmull_n_s32</a></li><li><a href="arch/arm/fn.vqdmull_s16.html">arch::arm::vqdmull_s16</a></li><li><a href="arch/arm/fn.vqdmull_s32.html">arch::arm::vqdmull_s32</a></li><li><a href="arch/arm/fn.vqmovn_s16.html">arch::arm::vqmovn_s16</a></li><li><a href="arch/arm/fn.vqmovn_s32.html">arch::arm::vqmovn_s32</a></li><li><a href="arch/arm/fn.vqmovn_s64.html">arch::arm::vqmovn_s64</a></li><li><a href="arch/arm/fn.vqmovn_u16.html">arch::arm::vqmovn_u16</a></li><li><a href="arch/arm/fn.vqmovn_u32.html">arch::arm::vqmovn_u32</a></li><li><a href="arch/arm/fn.vqmovn_u64.html">arch::arm::vqmovn_u64</a></li><li><a href="arch/arm/fn.vqmovun_s16.html">arch::arm::vqmovun_s16</a></li><li><a href="arch/arm/fn.vqmovun_s32.html">arch::arm::vqmovun_s32</a></li><li><a href="arch/arm/fn.vqmovun_s64.html">arch::arm::vqmovun_s64</a></li><li><a href="arch/arm/fn.vqneg_s16.html">arch::arm::vqneg_s16</a></li><li><a href="arch/arm/fn.vqneg_s32.html">arch::arm::vqneg_s32</a></li><li><a href="arch/arm/fn.vqneg_s8.html">arch::arm::vqneg_s8</a></li><li><a href="arch/arm/fn.vqnegq_s16.html">arch::arm::vqnegq_s16</a></li><li><a href="arch/arm/fn.vqnegq_s32.html">arch::arm::vqnegq_s32</a></li><li><a href="arch/arm/fn.vqnegq_s8.html">arch::arm::vqnegq_s8</a></li><li><a href="arch/arm/fn.vqrdmulh_lane_s16.html">arch::arm::vqrdmulh_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_lane_s32.html">arch::arm::vqrdmulh_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmulh_laneq_s16.html">arch::arm::vqrdmulh_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_laneq_s32.html">arch::arm::vqrdmulh_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmulh_n_s16.html">arch::arm::vqrdmulh_n_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_n_s32.html">arch::arm::vqrdmulh_n_s32</a></li><li><a href="arch/arm/fn.vqrdmulh_s16.html">arch::arm::vqrdmulh_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_s32.html">arch::arm::vqrdmulh_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_lane_s16.html">arch::arm::vqrdmulhq_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_lane_s32.html">arch::arm::vqrdmulhq_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_laneq_s16.html">arch::arm::vqrdmulhq_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_laneq_s32.html">arch::arm::vqrdmulhq_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_n_s16.html">arch::arm::vqrdmulhq_n_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_n_s32.html">arch::arm::vqrdmulhq_n_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_s16.html">arch::arm::vqrdmulhq_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_s32.html">arch::arm::vqrdmulhq_s32</a></li><li><a href="arch/arm/fn.vqrshl_s16.html">arch::arm::vqrshl_s16</a></li><li><a href="arch/arm/fn.vqrshl_s32.html">arch::arm::vqrshl_s32</a></li><li><a href="arch/arm/fn.vqrshl_s64.html">arch::arm::vqrshl_s64</a></li><li><a href="arch/arm/fn.vqrshl_s8.html">arch::arm::vqrshl_s8</a></li><li><a href="arch/arm/fn.vqrshl_u16.html">arch::arm::vqrshl_u16</a></li><li><a href="arch/arm/fn.vqrshl_u32.html">arch::arm::vqrshl_u32</a></li><li><a href="arch/arm/fn.vqrshl_u64.html">arch::arm::vqrshl_u64</a></li><li><a href="arch/arm/fn.vqrshl_u8.html">arch::arm::vqrshl_u8</a></li><li><a href="arch/arm/fn.vqrshlq_s16.html">arch::arm::vqrshlq_s16</a></li><li><a href="arch/arm/fn.vqrshlq_s32.html">arch::arm::vqrshlq_s32</a></li><li><a href="arch/arm/fn.vqrshlq_s64.html">arch::arm::vqrshlq_s64</a></li><li><a href="arch/arm/fn.vqrshlq_s8.html">arch::arm::vqrshlq_s8</a></li><li><a href="arch/arm/fn.vqrshlq_u16.html">arch::arm::vqrshlq_u16</a></li><li><a href="arch/arm/fn.vqrshlq_u32.html">arch::arm::vqrshlq_u32</a></li><li><a href="arch/arm/fn.vqrshlq_u64.html">arch::arm::vqrshlq_u64</a></li><li><a href="arch/arm/fn.vqrshlq_u8.html">arch::arm::vqrshlq_u8</a></li><li><a href="arch/arm/fn.vqshl_n_s16.html">arch::arm::vqshl_n_s16</a></li><li><a href="arch/arm/fn.vqshl_n_s32.html">arch::arm::vqshl_n_s32</a></li><li><a href="arch/arm/fn.vqshl_n_s64.html">arch::arm::vqshl_n_s64</a></li><li><a href="arch/arm/fn.vqshl_n_s8.html">arch::arm::vqshl_n_s8</a></li><li><a href="arch/arm/fn.vqshl_n_u16.html">arch::arm::vqshl_n_u16</a></li><li><a href="arch/arm/fn.vqshl_n_u32.html">arch::arm::vqshl_n_u32</a></li><li><a href="arch/arm/fn.vqshl_n_u64.html">arch::arm::vqshl_n_u64</a></li><li><a href="arch/arm/fn.vqshl_n_u8.html">arch::arm::vqshl_n_u8</a></li><li><a href="arch/arm/fn.vqshl_s16.html">arch::arm::vqshl_s16</a></li><li><a href="arch/arm/fn.vqshl_s32.html">arch::arm::vqshl_s32</a></li><li><a href="arch/arm/fn.vqshl_s64.html">arch::arm::vqshl_s64</a></li><li><a href="arch/arm/fn.vqshl_s8.html">arch::arm::vqshl_s8</a></li><li><a href="arch/arm/fn.vqshl_u16.html">arch::arm::vqshl_u16</a></li><li><a href="arch/arm/fn.vqshl_u32.html">arch::arm::vqshl_u32</a></li><li><a href="arch/arm/fn.vqshl_u64.html">arch::arm::vqshl_u64</a></li><li><a href="arch/arm/fn.vqshl_u8.html">arch::arm::vqshl_u8</a></li><li><a href="arch/arm/fn.vqshlq_n_s16.html">arch::arm::vqshlq_n_s16</a></li><li><a href="arch/arm/fn.vqshlq_n_s32.html">arch::arm::vqshlq_n_s32</a></li><li><a href="arch/arm/fn.vqshlq_n_s64.html">arch::arm::vqshlq_n_s64</a></li><li><a href="arch/arm/fn.vqshlq_n_s8.html">arch::arm::vqshlq_n_s8</a></li><li><a href="arch/arm/fn.vqshlq_n_u16.html">arch::arm::vqshlq_n_u16</a></li><li><a href="arch/arm/fn.vqshlq_n_u32.html">arch::arm::vqshlq_n_u32</a></li><li><a href="arch/arm/fn.vqshlq_n_u64.html">arch::arm::vqshlq_n_u64</a></li><li><a href="arch/arm/fn.vqshlq_n_u8.html">arch::arm::vqshlq_n_u8</a></li><li><a href="arch/arm/fn.vqshlq_s16.html">arch::arm::vqshlq_s16</a></li><li><a href="arch/arm/fn.vqshlq_s32.html">arch::arm::vqshlq_s32</a></li><li><a href="arch/arm/fn.vqshlq_s64.html">arch::arm::vqshlq_s64</a></li><li><a href="arch/arm/fn.vqshlq_s8.html">arch::arm::vqshlq_s8</a></li><li><a href="arch/arm/fn.vqshlq_u16.html">arch::arm::vqshlq_u16</a></li><li><a href="arch/arm/fn.vqshlq_u32.html">arch::arm::vqshlq_u32</a></li><li><a href="arch/arm/fn.vqshlq_u64.html">arch::arm::vqshlq_u64</a></li><li><a href="arch/arm/fn.vqshlq_u8.html">arch::arm::vqshlq_u8</a></li><li><a href="arch/arm/fn.vqsub_s16.html">arch::arm::vqsub_s16</a></li><li><a href="arch/arm/fn.vqsub_s32.html">arch::arm::vqsub_s32</a></li><li><a href="arch/arm/fn.vqsub_s64.html">arch::arm::vqsub_s64</a></li><li><a href="arch/arm/fn.vqsub_s8.html">arch::arm::vqsub_s8</a></li><li><a href="arch/arm/fn.vqsub_u16.html">arch::arm::vqsub_u16</a></li><li><a href="arch/arm/fn.vqsub_u32.html">arch::arm::vqsub_u32</a></li><li><a href="arch/arm/fn.vqsub_u64.html">arch::arm::vqsub_u64</a></li><li><a href="arch/arm/fn.vqsub_u8.html">arch::arm::vqsub_u8</a></li><li><a href="arch/arm/fn.vqsubq_s16.html">arch::arm::vqsubq_s16</a></li><li><a href="arch/arm/fn.vqsubq_s32.html">arch::arm::vqsubq_s32</a></li><li><a href="arch/arm/fn.vqsubq_s64.html">arch::arm::vqsubq_s64</a></li><li><a href="arch/arm/fn.vqsubq_s8.html">arch::arm::vqsubq_s8</a></li><li><a href="arch/arm/fn.vqsubq_u16.html">arch::arm::vqsubq_u16</a></li><li><a href="arch/arm/fn.vqsubq_u32.html">arch::arm::vqsubq_u32</a></li><li><a href="arch/arm/fn.vqsubq_u64.html">arch::arm::vqsubq_u64</a></li><li><a href="arch/arm/fn.vqsubq_u8.html">arch::arm::vqsubq_u8</a></li><li><a href="arch/arm/fn.vraddhn_high_s16.html">arch::arm::vraddhn_high_s16</a></li><li><a href="arch/arm/fn.vraddhn_high_s32.html">arch::arm::vraddhn_high_s32</a></li><li><a href="arch/arm/fn.vraddhn_high_s64.html">arch::arm::vraddhn_high_s64</a></li><li><a href="arch/arm/fn.vraddhn_high_u16.html">arch::arm::vraddhn_high_u16</a></li><li><a href="arch/arm/fn.vraddhn_high_u32.html">arch::arm::vraddhn_high_u32</a></li><li><a href="arch/arm/fn.vraddhn_high_u64.html">arch::arm::vraddhn_high_u64</a></li><li><a href="arch/arm/fn.vraddhn_s16.html">arch::arm::vraddhn_s16</a></li><li><a href="arch/arm/fn.vraddhn_s32.html">arch::arm::vraddhn_s32</a></li><li><a href="arch/arm/fn.vraddhn_s64.html">arch::arm::vraddhn_s64</a></li><li><a href="arch/arm/fn.vraddhn_u16.html">arch::arm::vraddhn_u16</a></li><li><a href="arch/arm/fn.vraddhn_u32.html">arch::arm::vraddhn_u32</a></li><li><a href="arch/arm/fn.vraddhn_u64.html">arch::arm::vraddhn_u64</a></li><li><a href="arch/arm/fn.vrecpe_f32.html">arch::arm::vrecpe_f32</a></li><li><a href="arch/arm/fn.vrecpe_u32.html">arch::arm::vrecpe_u32</a></li><li><a href="arch/arm/fn.vrecpeq_f32.html">arch::arm::vrecpeq_f32</a></li><li><a href="arch/arm/fn.vrecpeq_u32.html">arch::arm::vrecpeq_u32</a></li><li><a href="arch/arm/fn.vrecps_f32.html">arch::arm::vrecps_f32</a></li><li><a href="arch/arm/fn.vrecpsq_f32.html">arch::arm::vrecpsq_f32</a></li><li><a href="arch/arm/fn.vreinterpret_f32_p16.html">arch::arm::vreinterpret_f32_p16</a></li><li><a href="arch/arm/fn.vreinterpret_f32_p8.html">arch::arm::vreinterpret_f32_p8</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s16.html">arch::arm::vreinterpret_f32_s16</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s32.html">arch::arm::vreinterpret_f32_s32</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s64.html">arch::arm::vreinterpret_f32_s64</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s8.html">arch::arm::vreinterpret_f32_s8</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u16.html">arch::arm::vreinterpret_f32_u16</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u32.html">arch::arm::vreinterpret_f32_u32</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u64.html">arch::arm::vreinterpret_f32_u64</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u8.html">arch::arm::vreinterpret_f32_u8</a></li><li><a href="arch/arm/fn.vreinterpret_p16_f32.html">arch::arm::vreinterpret_p16_f32</a></li><li><a href="arch/arm/fn.vreinterpret_p16_p64.html">arch::arm::vreinterpret_p16_p64</a></li><li><a href="arch/arm/fn.vreinterpret_p16_p8.html">arch::arm::vreinterpret_p16_p8</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s16.html">arch::arm::vreinterpret_p16_s16</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s32.html">arch::arm::vreinterpret_p16_s32</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s64.html">arch::arm::vreinterpret_p16_s64</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s8.html">arch::arm::vreinterpret_p16_s8</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u16.html">arch::arm::vreinterpret_p16_u16</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u32.html">arch::arm::vreinterpret_p16_u32</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u64.html">arch::arm::vreinterpret_p16_u64</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u8.html">arch::arm::vreinterpret_p16_u8</a></li><li><a href="arch/arm/fn.vreinterpret_p64_p16.html">arch::arm::vreinterpret_p64_p16</a></li><li><a href="arch/arm/fn.vreinterpret_p64_p8.html">arch::arm::vreinterpret_p64_p8</a></li><li><a href="arch/arm/fn.vreinterpret_p64_s16.html">arch::arm::vreinterpret_p64_s16</a></li><li><a href="arch/arm/fn.vreinterpret_p64_s32.html">arch::arm::vreinterpret_p64_s32</a></li><li><a href="arch/arm/fn.vreinterpret_p64_s8.html">arch::arm::vreinterpret_p64_s8</a></li><li><a href="arch/arm/fn.vreinterpret_p64_u16.html">arch::arm::vreinterpret_p64_u16</a></li><li><a href="arch/arm/fn.vreinterpret_p64_u32.html">arch::arm::vreinterpret_p64_u32</a></li><li><a href="arch/arm/fn.vreinterpret_p64_u8.html">arch::arm::vreinterpret_p64_u8</a></li><li><a href="arch/arm/fn.vreinterpret_p8_f32.html">arch::arm::vreinterpret_p8_f32</a></li><li><a href="arch/arm/fn.vreinterpret_p8_p16.html">arch::arm::vreinterpret_p8_p16</a></li><li><a href="arch/arm/fn.vreinterpret_p8_p64.html">arch::arm::vreinterpret_p8_p64</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s16.html">arch::arm::vreinterpret_p8_s16</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s32.html">arch::arm::vreinterpret_p8_s32</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s64.html">arch::arm::vreinterpret_p8_s64</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s8.html">arch::arm::vreinterpret_p8_s8</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u16.html">arch::arm::vreinterpret_p8_u16</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u32.html">arch::arm::vreinterpret_p8_u32</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u64.html">arch::arm::vreinterpret_p8_u64</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u8.html">arch::arm::vreinterpret_p8_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s16_f32.html">arch::arm::vreinterpret_s16_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s16_p16.html">arch::arm::vreinterpret_s16_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s16_p64.html">arch::arm::vreinterpret_s16_p64</a></li><li><a href="arch/arm/fn.vreinterpret_s16_p8.html">arch::arm::vreinterpret_s16_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s16_s32.html">arch::arm::vreinterpret_s16_s32</a></li><li><a href="arch/arm/fn.vreinterpret_s16_s64.html">arch::arm::vreinterpret_s16_s64</a></li><li><a href="arch/arm/fn.vreinterpret_s16_s8.html">arch::arm::vreinterpret_s16_s8</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u16.html">arch::arm::vreinterpret_s16_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u32.html">arch::arm::vreinterpret_s16_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u64.html">arch::arm::vreinterpret_s16_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u8.html">arch::arm::vreinterpret_s16_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s32_f32.html">arch::arm::vreinterpret_s32_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s32_p16.html">arch::arm::vreinterpret_s32_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s32_p64.html">arch::arm::vreinterpret_s32_p64</a></li><li><a href="arch/arm/fn.vreinterpret_s32_p8.html">arch::arm::vreinterpret_s32_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s32_s16.html">arch::arm::vreinterpret_s32_s16</a></li><li><a href="arch/arm/fn.vreinterpret_s32_s64.html">arch::arm::vreinterpret_s32_s64</a></li><li><a href="arch/arm/fn.vreinterpret_s32_s8.html">arch::arm::vreinterpret_s32_s8</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u16.html">arch::arm::vreinterpret_s32_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u32.html">arch::arm::vreinterpret_s32_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u64.html">arch::arm::vreinterpret_s32_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u8.html">arch::arm::vreinterpret_s32_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s64_f32.html">arch::arm::vreinterpret_s64_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s64_p16.html">arch::arm::vreinterpret_s64_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s64_p8.html">arch::arm::vreinterpret_s64_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s64_s16.html">arch::arm::vreinterpret_s64_s16</a></li><li><a href="arch/arm/fn.vreinterpret_s64_s32.html">arch::arm::vreinterpret_s64_s32</a></li><li><a href="arch/arm/fn.vreinterpret_s64_s8.html">arch::arm::vreinterpret_s64_s8</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u16.html">arch::arm::vreinterpret_s64_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u32.html">arch::arm::vreinterpret_s64_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u64.html">arch::arm::vreinterpret_s64_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u8.html">arch::arm::vreinterpret_s64_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s8_f32.html">arch::arm::vreinterpret_s8_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s8_p16.html">arch::arm::vreinterpret_s8_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s8_p64.html">arch::arm::vreinterpret_s8_p64</a></li><li><a href="arch/arm/fn.vreinterpret_s8_p8.html">arch::arm::vreinterpret_s8_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s8_s16.html">arch::arm::vreinterpret_s8_s16</a></li><li><a href="arch/arm/fn.vreinterpret_s8_s32.html">arch::arm::vreinterpret_s8_s32</a></li><li><a href="arch/arm/fn.vreinterpret_s8_s64.html">arch::arm::vreinterpret_s8_s64</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u16.html">arch::arm::vreinterpret_s8_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u32.html">arch::arm::vreinterpret_s8_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u64.html">arch::arm::vreinterpret_s8_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u8.html">arch::arm::vreinterpret_s8_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u16_f32.html">arch::arm::vreinterpret_u16_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u16_p16.html">arch::arm::vreinterpret_u16_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u16_p64.html">arch::arm::vreinterpret_u16_p64</a></li><li><a href="arch/arm/fn.vreinterpret_u16_p8.html">arch::arm::vreinterpret_u16_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s16.html">arch::arm::vreinterpret_u16_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s32.html">arch::arm::vreinterpret_u16_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s64.html">arch::arm::vreinterpret_u16_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s8.html">arch::arm::vreinterpret_u16_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u16_u32.html">arch::arm::vreinterpret_u16_u32</a></li><li><a href="arch/arm/fn.vreinterpret_u16_u64.html">arch::arm::vreinterpret_u16_u64</a></li><li><a href="arch/arm/fn.vreinterpret_u16_u8.html">arch::arm::vreinterpret_u16_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u32_f32.html">arch::arm::vreinterpret_u32_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u32_p16.html">arch::arm::vreinterpret_u32_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u32_p64.html">arch::arm::vreinterpret_u32_p64</a></li><li><a href="arch/arm/fn.vreinterpret_u32_p8.html">arch::arm::vreinterpret_u32_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s16.html">arch::arm::vreinterpret_u32_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s32.html">arch::arm::vreinterpret_u32_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s64.html">arch::arm::vreinterpret_u32_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s8.html">arch::arm::vreinterpret_u32_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u32_u16.html">arch::arm::vreinterpret_u32_u16</a></li><li><a href="arch/arm/fn.vreinterpret_u32_u64.html">arch::arm::vreinterpret_u32_u64</a></li><li><a href="arch/arm/fn.vreinterpret_u32_u8.html">arch::arm::vreinterpret_u32_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u64_f32.html">arch::arm::vreinterpret_u64_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u64_p16.html">arch::arm::vreinterpret_u64_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u64_p8.html">arch::arm::vreinterpret_u64_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s16.html">arch::arm::vreinterpret_u64_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s32.html">arch::arm::vreinterpret_u64_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s64.html">arch::arm::vreinterpret_u64_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s8.html">arch::arm::vreinterpret_u64_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u64_u16.html">arch::arm::vreinterpret_u64_u16</a></li><li><a href="arch/arm/fn.vreinterpret_u64_u32.html">arch::arm::vreinterpret_u64_u32</a></li><li><a href="arch/arm/fn.vreinterpret_u64_u8.html">arch::arm::vreinterpret_u64_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u8_f32.html">arch::arm::vreinterpret_u8_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u8_p16.html">arch::arm::vreinterpret_u8_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u8_p64.html">arch::arm::vreinterpret_u8_p64</a></li><li><a href="arch/arm/fn.vreinterpret_u8_p8.html">arch::arm::vreinterpret_u8_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s16.html">arch::arm::vreinterpret_u8_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s32.html">arch::arm::vreinterpret_u8_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s64.html">arch::arm::vreinterpret_u8_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s8.html">arch::arm::vreinterpret_u8_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u8_u16.html">arch::arm::vreinterpret_u8_u16</a></li><li><a href="arch/arm/fn.vreinterpret_u8_u32.html">arch::arm::vreinterpret_u8_u32</a></li><li><a href="arch/arm/fn.vreinterpret_u8_u64.html">arch::arm::vreinterpret_u8_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_p128.html">arch::arm::vreinterpretq_f32_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_p16.html">arch::arm::vreinterpretq_f32_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_p8.html">arch::arm::vreinterpretq_f32_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s16.html">arch::arm::vreinterpretq_f32_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s32.html">arch::arm::vreinterpretq_f32_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s64.html">arch::arm::vreinterpretq_f32_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s8.html">arch::arm::vreinterpretq_f32_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u16.html">arch::arm::vreinterpretq_f32_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u32.html">arch::arm::vreinterpretq_f32_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u64.html">arch::arm::vreinterpretq_f32_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u8.html">arch::arm::vreinterpretq_f32_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_f32.html">arch::arm::vreinterpretq_p128_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_p16.html">arch::arm::vreinterpretq_p128_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_p64.html">arch::arm::vreinterpretq_p128_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_p8.html">arch::arm::vreinterpretq_p128_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_s16.html">arch::arm::vreinterpretq_p128_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_s32.html">arch::arm::vreinterpretq_p128_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_s64.html">arch::arm::vreinterpretq_p128_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_s8.html">arch::arm::vreinterpretq_p128_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_u16.html">arch::arm::vreinterpretq_p128_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_u32.html">arch::arm::vreinterpretq_p128_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_u64.html">arch::arm::vreinterpretq_p128_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_p128_u8.html">arch::arm::vreinterpretq_p128_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_f32.html">arch::arm::vreinterpretq_p16_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_p128.html">arch::arm::vreinterpretq_p16_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_p64.html">arch::arm::vreinterpretq_p16_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_p8.html">arch::arm::vreinterpretq_p16_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s16.html">arch::arm::vreinterpretq_p16_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s32.html">arch::arm::vreinterpretq_p16_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s64.html">arch::arm::vreinterpretq_p16_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s8.html">arch::arm::vreinterpretq_p16_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u16.html">arch::arm::vreinterpretq_p16_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u32.html">arch::arm::vreinterpretq_p16_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u64.html">arch::arm::vreinterpretq_p16_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u8.html">arch::arm::vreinterpretq_p16_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_p128.html">arch::arm::vreinterpretq_p64_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_p16.html">arch::arm::vreinterpretq_p64_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_p8.html">arch::arm::vreinterpretq_p64_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_s16.html">arch::arm::vreinterpretq_p64_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_s32.html">arch::arm::vreinterpretq_p64_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_s8.html">arch::arm::vreinterpretq_p64_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_u16.html">arch::arm::vreinterpretq_p64_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_u32.html">arch::arm::vreinterpretq_p64_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_p64_u8.html">arch::arm::vreinterpretq_p64_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_f32.html">arch::arm::vreinterpretq_p8_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_p128.html">arch::arm::vreinterpretq_p8_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_p16.html">arch::arm::vreinterpretq_p8_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_p64.html">arch::arm::vreinterpretq_p8_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s16.html">arch::arm::vreinterpretq_p8_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s32.html">arch::arm::vreinterpretq_p8_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s64.html">arch::arm::vreinterpretq_p8_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s8.html">arch::arm::vreinterpretq_p8_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u16.html">arch::arm::vreinterpretq_p8_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u32.html">arch::arm::vreinterpretq_p8_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u64.html">arch::arm::vreinterpretq_p8_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u8.html">arch::arm::vreinterpretq_p8_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_f32.html">arch::arm::vreinterpretq_s16_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_p128.html">arch::arm::vreinterpretq_s16_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_p16.html">arch::arm::vreinterpretq_s16_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_p64.html">arch::arm::vreinterpretq_s16_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_p8.html">arch::arm::vreinterpretq_s16_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_s32.html">arch::arm::vreinterpretq_s16_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_s64.html">arch::arm::vreinterpretq_s16_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_s8.html">arch::arm::vreinterpretq_s16_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u16.html">arch::arm::vreinterpretq_s16_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u32.html">arch::arm::vreinterpretq_s16_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u64.html">arch::arm::vreinterpretq_s16_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u8.html">arch::arm::vreinterpretq_s16_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_f32.html">arch::arm::vreinterpretq_s32_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_p128.html">arch::arm::vreinterpretq_s32_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_p16.html">arch::arm::vreinterpretq_s32_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_p64.html">arch::arm::vreinterpretq_s32_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_p8.html">arch::arm::vreinterpretq_s32_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_s16.html">arch::arm::vreinterpretq_s32_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_s64.html">arch::arm::vreinterpretq_s32_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_s8.html">arch::arm::vreinterpretq_s32_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u16.html">arch::arm::vreinterpretq_s32_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u32.html">arch::arm::vreinterpretq_s32_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u64.html">arch::arm::vreinterpretq_s32_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u8.html">arch::arm::vreinterpretq_s32_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_f32.html">arch::arm::vreinterpretq_s64_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_p128.html">arch::arm::vreinterpretq_s64_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_p16.html">arch::arm::vreinterpretq_s64_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_p8.html">arch::arm::vreinterpretq_s64_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_s16.html">arch::arm::vreinterpretq_s64_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_s32.html">arch::arm::vreinterpretq_s64_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_s8.html">arch::arm::vreinterpretq_s64_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u16.html">arch::arm::vreinterpretq_s64_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u32.html">arch::arm::vreinterpretq_s64_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u64.html">arch::arm::vreinterpretq_s64_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u8.html">arch::arm::vreinterpretq_s64_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_f32.html">arch::arm::vreinterpretq_s8_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_p128.html">arch::arm::vreinterpretq_s8_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_p16.html">arch::arm::vreinterpretq_s8_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_p64.html">arch::arm::vreinterpretq_s8_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_p8.html">arch::arm::vreinterpretq_s8_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_s16.html">arch::arm::vreinterpretq_s8_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_s32.html">arch::arm::vreinterpretq_s8_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_s64.html">arch::arm::vreinterpretq_s8_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u16.html">arch::arm::vreinterpretq_s8_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u32.html">arch::arm::vreinterpretq_s8_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u64.html">arch::arm::vreinterpretq_s8_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u8.html">arch::arm::vreinterpretq_s8_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_f32.html">arch::arm::vreinterpretq_u16_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_p128.html">arch::arm::vreinterpretq_u16_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_p16.html">arch::arm::vreinterpretq_u16_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_p64.html">arch::arm::vreinterpretq_u16_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_p8.html">arch::arm::vreinterpretq_u16_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s16.html">arch::arm::vreinterpretq_u16_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s32.html">arch::arm::vreinterpretq_u16_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s64.html">arch::arm::vreinterpretq_u16_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s8.html">arch::arm::vreinterpretq_u16_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_u32.html">arch::arm::vreinterpretq_u16_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_u64.html">arch::arm::vreinterpretq_u16_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_u8.html">arch::arm::vreinterpretq_u16_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_f32.html">arch::arm::vreinterpretq_u32_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_p128.html">arch::arm::vreinterpretq_u32_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_p16.html">arch::arm::vreinterpretq_u32_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_p64.html">arch::arm::vreinterpretq_u32_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_p8.html">arch::arm::vreinterpretq_u32_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s16.html">arch::arm::vreinterpretq_u32_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s32.html">arch::arm::vreinterpretq_u32_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s64.html">arch::arm::vreinterpretq_u32_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s8.html">arch::arm::vreinterpretq_u32_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_u16.html">arch::arm::vreinterpretq_u32_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_u64.html">arch::arm::vreinterpretq_u32_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_u8.html">arch::arm::vreinterpretq_u32_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_f32.html">arch::arm::vreinterpretq_u64_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_p128.html">arch::arm::vreinterpretq_u64_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_p16.html">arch::arm::vreinterpretq_u64_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_p8.html">arch::arm::vreinterpretq_u64_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s16.html">arch::arm::vreinterpretq_u64_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s32.html">arch::arm::vreinterpretq_u64_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s64.html">arch::arm::vreinterpretq_u64_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s8.html">arch::arm::vreinterpretq_u64_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_u16.html">arch::arm::vreinterpretq_u64_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_u32.html">arch::arm::vreinterpretq_u64_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_u8.html">arch::arm::vreinterpretq_u64_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_f32.html">arch::arm::vreinterpretq_u8_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_p128.html">arch::arm::vreinterpretq_u8_p128</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_p16.html">arch::arm::vreinterpretq_u8_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_p64.html">arch::arm::vreinterpretq_u8_p64</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_p8.html">arch::arm::vreinterpretq_u8_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s16.html">arch::arm::vreinterpretq_u8_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s32.html">arch::arm::vreinterpretq_u8_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s64.html">arch::arm::vreinterpretq_u8_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s8.html">arch::arm::vreinterpretq_u8_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_u16.html">arch::arm::vreinterpretq_u8_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_u32.html">arch::arm::vreinterpretq_u8_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_u64.html">arch::arm::vreinterpretq_u8_u64</a></li><li><a href="arch/arm/fn.vrev16_p8.html">arch::arm::vrev16_p8</a></li><li><a href="arch/arm/fn.vrev16_s8.html">arch::arm::vrev16_s8</a></li><li><a href="arch/arm/fn.vrev16_u8.html">arch::arm::vrev16_u8</a></li><li><a href="arch/arm/fn.vrev16q_p8.html">arch::arm::vrev16q_p8</a></li><li><a href="arch/arm/fn.vrev16q_s8.html">arch::arm::vrev16q_s8</a></li><li><a href="arch/arm/fn.vrev16q_u8.html">arch::arm::vrev16q_u8</a></li><li><a href="arch/arm/fn.vrev32_p16.html">arch::arm::vrev32_p16</a></li><li><a href="arch/arm/fn.vrev32_p8.html">arch::arm::vrev32_p8</a></li><li><a href="arch/arm/fn.vrev32_s16.html">arch::arm::vrev32_s16</a></li><li><a href="arch/arm/fn.vrev32_s8.html">arch::arm::vrev32_s8</a></li><li><a href="arch/arm/fn.vrev32_u16.html">arch::arm::vrev32_u16</a></li><li><a href="arch/arm/fn.vrev32_u8.html">arch::arm::vrev32_u8</a></li><li><a href="arch/arm/fn.vrev32q_p16.html">arch::arm::vrev32q_p16</a></li><li><a href="arch/arm/fn.vrev32q_p8.html">arch::arm::vrev32q_p8</a></li><li><a href="arch/arm/fn.vrev32q_s16.html">arch::arm::vrev32q_s16</a></li><li><a href="arch/arm/fn.vrev32q_s8.html">arch::arm::vrev32q_s8</a></li><li><a href="arch/arm/fn.vrev32q_u16.html">arch::arm::vrev32q_u16</a></li><li><a href="arch/arm/fn.vrev32q_u8.html">arch::arm::vrev32q_u8</a></li><li><a href="arch/arm/fn.vrev64_f32.html">arch::arm::vrev64_f32</a></li><li><a href="arch/arm/fn.vrev64_p16.html">arch::arm::vrev64_p16</a></li><li><a href="arch/arm/fn.vrev64_p8.html">arch::arm::vrev64_p8</a></li><li><a href="arch/arm/fn.vrev64_s16.html">arch::arm::vrev64_s16</a></li><li><a href="arch/arm/fn.vrev64_s32.html">arch::arm::vrev64_s32</a></li><li><a href="arch/arm/fn.vrev64_s8.html">arch::arm::vrev64_s8</a></li><li><a href="arch/arm/fn.vrev64_u16.html">arch::arm::vrev64_u16</a></li><li><a href="arch/arm/fn.vrev64_u32.html">arch::arm::vrev64_u32</a></li><li><a href="arch/arm/fn.vrev64_u8.html">arch::arm::vrev64_u8</a></li><li><a href="arch/arm/fn.vrev64q_f32.html">arch::arm::vrev64q_f32</a></li><li><a href="arch/arm/fn.vrev64q_p16.html">arch::arm::vrev64q_p16</a></li><li><a href="arch/arm/fn.vrev64q_p8.html">arch::arm::vrev64q_p8</a></li><li><a href="arch/arm/fn.vrev64q_s16.html">arch::arm::vrev64q_s16</a></li><li><a href="arch/arm/fn.vrev64q_s32.html">arch::arm::vrev64q_s32</a></li><li><a href="arch/arm/fn.vrev64q_s8.html">arch::arm::vrev64q_s8</a></li><li><a href="arch/arm/fn.vrev64q_u16.html">arch::arm::vrev64q_u16</a></li><li><a href="arch/arm/fn.vrev64q_u32.html">arch::arm::vrev64q_u32</a></li><li><a href="arch/arm/fn.vrev64q_u8.html">arch::arm::vrev64q_u8</a></li><li><a href="arch/arm/fn.vrhadd_s16.html">arch::arm::vrhadd_s16</a></li><li><a href="arch/arm/fn.vrhadd_s32.html">arch::arm::vrhadd_s32</a></li><li><a href="arch/arm/fn.vrhadd_s8.html">arch::arm::vrhadd_s8</a></li><li><a href="arch/arm/fn.vrhadd_u16.html">arch::arm::vrhadd_u16</a></li><li><a href="arch/arm/fn.vrhadd_u32.html">arch::arm::vrhadd_u32</a></li><li><a href="arch/arm/fn.vrhadd_u8.html">arch::arm::vrhadd_u8</a></li><li><a href="arch/arm/fn.vrhaddq_s16.html">arch::arm::vrhaddq_s16</a></li><li><a href="arch/arm/fn.vrhaddq_s32.html">arch::arm::vrhaddq_s32</a></li><li><a href="arch/arm/fn.vrhaddq_s8.html">arch::arm::vrhaddq_s8</a></li><li><a href="arch/arm/fn.vrhaddq_u16.html">arch::arm::vrhaddq_u16</a></li><li><a href="arch/arm/fn.vrhaddq_u32.html">arch::arm::vrhaddq_u32</a></li><li><a href="arch/arm/fn.vrhaddq_u8.html">arch::arm::vrhaddq_u8</a></li><li><a href="arch/arm/fn.vrndn_f32.html">arch::arm::vrndn_f32</a></li><li><a href="arch/arm/fn.vrndnq_f32.html">arch::arm::vrndnq_f32</a></li><li><a href="arch/arm/fn.vrshl_s16.html">arch::arm::vrshl_s16</a></li><li><a href="arch/arm/fn.vrshl_s32.html">arch::arm::vrshl_s32</a></li><li><a href="arch/arm/fn.vrshl_s64.html">arch::arm::vrshl_s64</a></li><li><a href="arch/arm/fn.vrshl_s8.html">arch::arm::vrshl_s8</a></li><li><a href="arch/arm/fn.vrshl_u16.html">arch::arm::vrshl_u16</a></li><li><a href="arch/arm/fn.vrshl_u32.html">arch::arm::vrshl_u32</a></li><li><a href="arch/arm/fn.vrshl_u64.html">arch::arm::vrshl_u64</a></li><li><a href="arch/arm/fn.vrshl_u8.html">arch::arm::vrshl_u8</a></li><li><a href="arch/arm/fn.vrshlq_s16.html">arch::arm::vrshlq_s16</a></li><li><a href="arch/arm/fn.vrshlq_s32.html">arch::arm::vrshlq_s32</a></li><li><a href="arch/arm/fn.vrshlq_s64.html">arch::arm::vrshlq_s64</a></li><li><a href="arch/arm/fn.vrshlq_s8.html">arch::arm::vrshlq_s8</a></li><li><a href="arch/arm/fn.vrshlq_u16.html">arch::arm::vrshlq_u16</a></li><li><a href="arch/arm/fn.vrshlq_u32.html">arch::arm::vrshlq_u32</a></li><li><a href="arch/arm/fn.vrshlq_u64.html">arch::arm::vrshlq_u64</a></li><li><a href="arch/arm/fn.vrshlq_u8.html">arch::arm::vrshlq_u8</a></li><li><a href="arch/arm/fn.vrshr_n_s16.html">arch::arm::vrshr_n_s16</a></li><li><a href="arch/arm/fn.vrshr_n_s32.html">arch::arm::vrshr_n_s32</a></li><li><a href="arch/arm/fn.vrshr_n_s64.html">arch::arm::vrshr_n_s64</a></li><li><a href="arch/arm/fn.vrshr_n_s8.html">arch::arm::vrshr_n_s8</a></li><li><a href="arch/arm/fn.vrshr_n_u16.html">arch::arm::vrshr_n_u16</a></li><li><a href="arch/arm/fn.vrshr_n_u32.html">arch::arm::vrshr_n_u32</a></li><li><a href="arch/arm/fn.vrshr_n_u64.html">arch::arm::vrshr_n_u64</a></li><li><a href="arch/arm/fn.vrshr_n_u8.html">arch::arm::vrshr_n_u8</a></li><li><a href="arch/arm/fn.vrshrn_n_u16.html">arch::arm::vrshrn_n_u16</a></li><li><a href="arch/arm/fn.vrshrn_n_u32.html">arch::arm::vrshrn_n_u32</a></li><li><a href="arch/arm/fn.vrshrn_n_u64.html">arch::arm::vrshrn_n_u64</a></li><li><a href="arch/arm/fn.vrshrq_n_s16.html">arch::arm::vrshrq_n_s16</a></li><li><a href="arch/arm/fn.vrshrq_n_s32.html">arch::arm::vrshrq_n_s32</a></li><li><a href="arch/arm/fn.vrshrq_n_s64.html">arch::arm::vrshrq_n_s64</a></li><li><a href="arch/arm/fn.vrshrq_n_s8.html">arch::arm::vrshrq_n_s8</a></li><li><a href="arch/arm/fn.vrshrq_n_u16.html">arch::arm::vrshrq_n_u16</a></li><li><a href="arch/arm/fn.vrshrq_n_u32.html">arch::arm::vrshrq_n_u32</a></li><li><a href="arch/arm/fn.vrshrq_n_u64.html">arch::arm::vrshrq_n_u64</a></li><li><a href="arch/arm/fn.vrshrq_n_u8.html">arch::arm::vrshrq_n_u8</a></li><li><a href="arch/arm/fn.vrsqrte_f32.html">arch::arm::vrsqrte_f32</a></li><li><a href="arch/arm/fn.vrsqrte_u32.html">arch::arm::vrsqrte_u32</a></li><li><a href="arch/arm/fn.vrsqrteq_f32.html">arch::arm::vrsqrteq_f32</a></li><li><a href="arch/arm/fn.vrsqrteq_u32.html">arch::arm::vrsqrteq_u32</a></li><li><a href="arch/arm/fn.vrsqrts_f32.html">arch::arm::vrsqrts_f32</a></li><li><a href="arch/arm/fn.vrsqrtsq_f32.html">arch::arm::vrsqrtsq_f32</a></li><li><a href="arch/arm/fn.vrsra_n_s16.html">arch::arm::vrsra_n_s16</a></li><li><a href="arch/arm/fn.vrsra_n_s32.html">arch::arm::vrsra_n_s32</a></li><li><a href="arch/arm/fn.vrsra_n_s64.html">arch::arm::vrsra_n_s64</a></li><li><a href="arch/arm/fn.vrsra_n_s8.html">arch::arm::vrsra_n_s8</a></li><li><a href="arch/arm/fn.vrsra_n_u16.html">arch::arm::vrsra_n_u16</a></li><li><a href="arch/arm/fn.vrsra_n_u32.html">arch::arm::vrsra_n_u32</a></li><li><a href="arch/arm/fn.vrsra_n_u64.html">arch::arm::vrsra_n_u64</a></li><li><a href="arch/arm/fn.vrsra_n_u8.html">arch::arm::vrsra_n_u8</a></li><li><a href="arch/arm/fn.vrsraq_n_s16.html">arch::arm::vrsraq_n_s16</a></li><li><a href="arch/arm/fn.vrsraq_n_s32.html">arch::arm::vrsraq_n_s32</a></li><li><a href="arch/arm/fn.vrsraq_n_s64.html">arch::arm::vrsraq_n_s64</a></li><li><a href="arch/arm/fn.vrsraq_n_s8.html">arch::arm::vrsraq_n_s8</a></li><li><a href="arch/arm/fn.vrsraq_n_u16.html">arch::arm::vrsraq_n_u16</a></li><li><a href="arch/arm/fn.vrsraq_n_u32.html">arch::arm::vrsraq_n_u32</a></li><li><a href="arch/arm/fn.vrsraq_n_u64.html">arch::arm::vrsraq_n_u64</a></li><li><a href="arch/arm/fn.vrsraq_n_u8.html">arch::arm::vrsraq_n_u8</a></li><li><a href="arch/arm/fn.vrsubhn_s16.html">arch::arm::vrsubhn_s16</a></li><li><a href="arch/arm/fn.vrsubhn_s32.html">arch::arm::vrsubhn_s32</a></li><li><a href="arch/arm/fn.vrsubhn_s64.html">arch::arm::vrsubhn_s64</a></li><li><a href="arch/arm/fn.vrsubhn_u16.html">arch::arm::vrsubhn_u16</a></li><li><a href="arch/arm/fn.vrsubhn_u32.html">arch::arm::vrsubhn_u32</a></li><li><a href="arch/arm/fn.vrsubhn_u64.html">arch::arm::vrsubhn_u64</a></li><li><a href="arch/arm/fn.vset_lane_f32.html">arch::arm::vset_lane_f32</a></li><li><a href="arch/arm/fn.vset_lane_p16.html">arch::arm::vset_lane_p16</a></li><li><a href="arch/arm/fn.vset_lane_p64.html">arch::arm::vset_lane_p64</a></li><li><a href="arch/arm/fn.vset_lane_p8.html">arch::arm::vset_lane_p8</a></li><li><a href="arch/arm/fn.vset_lane_s16.html">arch::arm::vset_lane_s16</a></li><li><a href="arch/arm/fn.vset_lane_s32.html">arch::arm::vset_lane_s32</a></li><li><a href="arch/arm/fn.vset_lane_s64.html">arch::arm::vset_lane_s64</a></li><li><a href="arch/arm/fn.vset_lane_s8.html">arch::arm::vset_lane_s8</a></li><li><a href="arch/arm/fn.vset_lane_u16.html">arch::arm::vset_lane_u16</a></li><li><a href="arch/arm/fn.vset_lane_u32.html">arch::arm::vset_lane_u32</a></li><li><a href="arch/arm/fn.vset_lane_u64.html">arch::arm::vset_lane_u64</a></li><li><a href="arch/arm/fn.vset_lane_u8.html">arch::arm::vset_lane_u8</a></li><li><a href="arch/arm/fn.vsetq_lane_f32.html">arch::arm::vsetq_lane_f32</a></li><li><a href="arch/arm/fn.vsetq_lane_p16.html">arch::arm::vsetq_lane_p16</a></li><li><a href="arch/arm/fn.vsetq_lane_p64.html">arch::arm::vsetq_lane_p64</a></li><li><a href="arch/arm/fn.vsetq_lane_p8.html">arch::arm::vsetq_lane_p8</a></li><li><a href="arch/arm/fn.vsetq_lane_s16.html">arch::arm::vsetq_lane_s16</a></li><li><a href="arch/arm/fn.vsetq_lane_s32.html">arch::arm::vsetq_lane_s32</a></li><li><a href="arch/arm/fn.vsetq_lane_s64.html">arch::arm::vsetq_lane_s64</a></li><li><a href="arch/arm/fn.vsetq_lane_s8.html">arch::arm::vsetq_lane_s8</a></li><li><a href="arch/arm/fn.vsetq_lane_u16.html">arch::arm::vsetq_lane_u16</a></li><li><a href="arch/arm/fn.vsetq_lane_u32.html">arch::arm::vsetq_lane_u32</a></li><li><a href="arch/arm/fn.vsetq_lane_u64.html">arch::arm::vsetq_lane_u64</a></li><li><a href="arch/arm/fn.vsetq_lane_u8.html">arch::arm::vsetq_lane_u8</a></li><li><a href="arch/arm/fn.vsha1cq_u32.html">arch::arm::vsha1cq_u32</a></li><li><a href="arch/arm/fn.vsha1h_u32.html">arch::arm::vsha1h_u32</a></li><li><a href="arch/arm/fn.vsha1mq_u32.html">arch::arm::vsha1mq_u32</a></li><li><a href="arch/arm/fn.vsha1pq_u32.html">arch::arm::vsha1pq_u32</a></li><li><a href="arch/arm/fn.vsha1su0q_u32.html">arch::arm::vsha1su0q_u32</a></li><li><a href="arch/arm/fn.vsha1su1q_u32.html">arch::arm::vsha1su1q_u32</a></li><li><a href="arch/arm/fn.vsha256h2q_u32.html">arch::arm::vsha256h2q_u32</a></li><li><a href="arch/arm/fn.vsha256hq_u32.html">arch::arm::vsha256hq_u32</a></li><li><a href="arch/arm/fn.vsha256su0q_u32.html">arch::arm::vsha256su0q_u32</a></li><li><a href="arch/arm/fn.vsha256su1q_u32.html">arch::arm::vsha256su1q_u32</a></li><li><a href="arch/arm/fn.vshl_n_s16.html">arch::arm::vshl_n_s16</a></li><li><a href="arch/arm/fn.vshl_n_s32.html">arch::arm::vshl_n_s32</a></li><li><a href="arch/arm/fn.vshl_n_s64.html">arch::arm::vshl_n_s64</a></li><li><a href="arch/arm/fn.vshl_n_s8.html">arch::arm::vshl_n_s8</a></li><li><a href="arch/arm/fn.vshl_n_u16.html">arch::arm::vshl_n_u16</a></li><li><a href="arch/arm/fn.vshl_n_u32.html">arch::arm::vshl_n_u32</a></li><li><a href="arch/arm/fn.vshl_n_u64.html">arch::arm::vshl_n_u64</a></li><li><a href="arch/arm/fn.vshl_n_u8.html">arch::arm::vshl_n_u8</a></li><li><a href="arch/arm/fn.vshl_s16.html">arch::arm::vshl_s16</a></li><li><a href="arch/arm/fn.vshl_s32.html">arch::arm::vshl_s32</a></li><li><a href="arch/arm/fn.vshl_s64.html">arch::arm::vshl_s64</a></li><li><a href="arch/arm/fn.vshl_s8.html">arch::arm::vshl_s8</a></li><li><a href="arch/arm/fn.vshl_u16.html">arch::arm::vshl_u16</a></li><li><a href="arch/arm/fn.vshl_u32.html">arch::arm::vshl_u32</a></li><li><a href="arch/arm/fn.vshl_u64.html">arch::arm::vshl_u64</a></li><li><a href="arch/arm/fn.vshl_u8.html">arch::arm::vshl_u8</a></li><li><a href="arch/arm/fn.vshll_n_s16.html">arch::arm::vshll_n_s16</a></li><li><a href="arch/arm/fn.vshll_n_s32.html">arch::arm::vshll_n_s32</a></li><li><a href="arch/arm/fn.vshll_n_s8.html">arch::arm::vshll_n_s8</a></li><li><a href="arch/arm/fn.vshll_n_u16.html">arch::arm::vshll_n_u16</a></li><li><a href="arch/arm/fn.vshll_n_u32.html">arch::arm::vshll_n_u32</a></li><li><a href="arch/arm/fn.vshll_n_u8.html">arch::arm::vshll_n_u8</a></li><li><a href="arch/arm/fn.vshlq_n_s16.html">arch::arm::vshlq_n_s16</a></li><li><a href="arch/arm/fn.vshlq_n_s32.html">arch::arm::vshlq_n_s32</a></li><li><a href="arch/arm/fn.vshlq_n_s64.html">arch::arm::vshlq_n_s64</a></li><li><a href="arch/arm/fn.vshlq_n_s8.html">arch::arm::vshlq_n_s8</a></li><li><a href="arch/arm/fn.vshlq_n_u16.html">arch::arm::vshlq_n_u16</a></li><li><a href="arch/arm/fn.vshlq_n_u32.html">arch::arm::vshlq_n_u32</a></li><li><a href="arch/arm/fn.vshlq_n_u64.html">arch::arm::vshlq_n_u64</a></li><li><a href="arch/arm/fn.vshlq_n_u8.html">arch::arm::vshlq_n_u8</a></li><li><a href="arch/arm/fn.vshlq_s16.html">arch::arm::vshlq_s16</a></li><li><a href="arch/arm/fn.vshlq_s32.html">arch::arm::vshlq_s32</a></li><li><a href="arch/arm/fn.vshlq_s64.html">arch::arm::vshlq_s64</a></li><li><a href="arch/arm/fn.vshlq_s8.html">arch::arm::vshlq_s8</a></li><li><a href="arch/arm/fn.vshlq_u16.html">arch::arm::vshlq_u16</a></li><li><a href="arch/arm/fn.vshlq_u32.html">arch::arm::vshlq_u32</a></li><li><a href="arch/arm/fn.vshlq_u64.html">arch::arm::vshlq_u64</a></li><li><a href="arch/arm/fn.vshlq_u8.html">arch::arm::vshlq_u8</a></li><li><a href="arch/arm/fn.vshr_n_s16.html">arch::arm::vshr_n_s16</a></li><li><a href="arch/arm/fn.vshr_n_s32.html">arch::arm::vshr_n_s32</a></li><li><a href="arch/arm/fn.vshr_n_s64.html">arch::arm::vshr_n_s64</a></li><li><a href="arch/arm/fn.vshr_n_s8.html">arch::arm::vshr_n_s8</a></li><li><a href="arch/arm/fn.vshr_n_u16.html">arch::arm::vshr_n_u16</a></li><li><a href="arch/arm/fn.vshr_n_u32.html">arch::arm::vshr_n_u32</a></li><li><a href="arch/arm/fn.vshr_n_u64.html">arch::arm::vshr_n_u64</a></li><li><a href="arch/arm/fn.vshr_n_u8.html">arch::arm::vshr_n_u8</a></li><li><a href="arch/arm/fn.vshrn_n_s16.html">arch::arm::vshrn_n_s16</a></li><li><a href="arch/arm/fn.vshrn_n_s32.html">arch::arm::vshrn_n_s32</a></li><li><a href="arch/arm/fn.vshrn_n_s64.html">arch::arm::vshrn_n_s64</a></li><li><a href="arch/arm/fn.vshrn_n_u16.html">arch::arm::vshrn_n_u16</a></li><li><a href="arch/arm/fn.vshrn_n_u32.html">arch::arm::vshrn_n_u32</a></li><li><a href="arch/arm/fn.vshrn_n_u64.html">arch::arm::vshrn_n_u64</a></li><li><a href="arch/arm/fn.vshrq_n_s16.html">arch::arm::vshrq_n_s16</a></li><li><a href="arch/arm/fn.vshrq_n_s32.html">arch::arm::vshrq_n_s32</a></li><li><a href="arch/arm/fn.vshrq_n_s64.html">arch::arm::vshrq_n_s64</a></li><li><a href="arch/arm/fn.vshrq_n_s8.html">arch::arm::vshrq_n_s8</a></li><li><a href="arch/arm/fn.vshrq_n_u16.html">arch::arm::vshrq_n_u16</a></li><li><a href="arch/arm/fn.vshrq_n_u32.html">arch::arm::vshrq_n_u32</a></li><li><a href="arch/arm/fn.vshrq_n_u64.html">arch::arm::vshrq_n_u64</a></li><li><a href="arch/arm/fn.vshrq_n_u8.html">arch::arm::vshrq_n_u8</a></li><li><a href="arch/arm/fn.vsli_n_p16.html">arch::arm::vsli_n_p16</a></li><li><a href="arch/arm/fn.vsli_n_p64.html">arch::arm::vsli_n_p64</a></li><li><a href="arch/arm/fn.vsli_n_p8.html">arch::arm::vsli_n_p8</a></li><li><a href="arch/arm/fn.vsli_n_s16.html">arch::arm::vsli_n_s16</a></li><li><a href="arch/arm/fn.vsli_n_s32.html">arch::arm::vsli_n_s32</a></li><li><a href="arch/arm/fn.vsli_n_s64.html">arch::arm::vsli_n_s64</a></li><li><a href="arch/arm/fn.vsli_n_s8.html">arch::arm::vsli_n_s8</a></li><li><a href="arch/arm/fn.vsli_n_u16.html">arch::arm::vsli_n_u16</a></li><li><a href="arch/arm/fn.vsli_n_u32.html">arch::arm::vsli_n_u32</a></li><li><a href="arch/arm/fn.vsli_n_u64.html">arch::arm::vsli_n_u64</a></li><li><a href="arch/arm/fn.vsli_n_u8.html">arch::arm::vsli_n_u8</a></li><li><a href="arch/arm/fn.vsliq_n_p16.html">arch::arm::vsliq_n_p16</a></li><li><a href="arch/arm/fn.vsliq_n_p64.html">arch::arm::vsliq_n_p64</a></li><li><a href="arch/arm/fn.vsliq_n_p8.html">arch::arm::vsliq_n_p8</a></li><li><a href="arch/arm/fn.vsliq_n_s16.html">arch::arm::vsliq_n_s16</a></li><li><a href="arch/arm/fn.vsliq_n_s32.html">arch::arm::vsliq_n_s32</a></li><li><a href="arch/arm/fn.vsliq_n_s64.html">arch::arm::vsliq_n_s64</a></li><li><a href="arch/arm/fn.vsliq_n_s8.html">arch::arm::vsliq_n_s8</a></li><li><a href="arch/arm/fn.vsliq_n_u16.html">arch::arm::vsliq_n_u16</a></li><li><a href="arch/arm/fn.vsliq_n_u32.html">arch::arm::vsliq_n_u32</a></li><li><a href="arch/arm/fn.vsliq_n_u64.html">arch::arm::vsliq_n_u64</a></li><li><a href="arch/arm/fn.vsliq_n_u8.html">arch::arm::vsliq_n_u8</a></li><li><a href="arch/arm/fn.vsra_n_s16.html">arch::arm::vsra_n_s16</a></li><li><a href="arch/arm/fn.vsra_n_s32.html">arch::arm::vsra_n_s32</a></li><li><a href="arch/arm/fn.vsra_n_s64.html">arch::arm::vsra_n_s64</a></li><li><a href="arch/arm/fn.vsra_n_s8.html">arch::arm::vsra_n_s8</a></li><li><a href="arch/arm/fn.vsra_n_u16.html">arch::arm::vsra_n_u16</a></li><li><a href="arch/arm/fn.vsra_n_u32.html">arch::arm::vsra_n_u32</a></li><li><a href="arch/arm/fn.vsra_n_u64.html">arch::arm::vsra_n_u64</a></li><li><a href="arch/arm/fn.vsra_n_u8.html">arch::arm::vsra_n_u8</a></li><li><a href="arch/arm/fn.vsraq_n_s16.html">arch::arm::vsraq_n_s16</a></li><li><a href="arch/arm/fn.vsraq_n_s32.html">arch::arm::vsraq_n_s32</a></li><li><a href="arch/arm/fn.vsraq_n_s64.html">arch::arm::vsraq_n_s64</a></li><li><a href="arch/arm/fn.vsraq_n_s8.html">arch::arm::vsraq_n_s8</a></li><li><a href="arch/arm/fn.vsraq_n_u16.html">arch::arm::vsraq_n_u16</a></li><li><a href="arch/arm/fn.vsraq_n_u32.html">arch::arm::vsraq_n_u32</a></li><li><a href="arch/arm/fn.vsraq_n_u64.html">arch::arm::vsraq_n_u64</a></li><li><a href="arch/arm/fn.vsraq_n_u8.html">arch::arm::vsraq_n_u8</a></li><li><a href="arch/arm/fn.vsri_n_p16.html">arch::arm::vsri_n_p16</a></li><li><a href="arch/arm/fn.vsri_n_p64.html">arch::arm::vsri_n_p64</a></li><li><a href="arch/arm/fn.vsri_n_p8.html">arch::arm::vsri_n_p8</a></li><li><a href="arch/arm/fn.vsri_n_s16.html">arch::arm::vsri_n_s16</a></li><li><a href="arch/arm/fn.vsri_n_s32.html">arch::arm::vsri_n_s32</a></li><li><a href="arch/arm/fn.vsri_n_s64.html">arch::arm::vsri_n_s64</a></li><li><a href="arch/arm/fn.vsri_n_s8.html">arch::arm::vsri_n_s8</a></li><li><a href="arch/arm/fn.vsri_n_u16.html">arch::arm::vsri_n_u16</a></li><li><a href="arch/arm/fn.vsri_n_u32.html">arch::arm::vsri_n_u32</a></li><li><a href="arch/arm/fn.vsri_n_u64.html">arch::arm::vsri_n_u64</a></li><li><a href="arch/arm/fn.vsri_n_u8.html">arch::arm::vsri_n_u8</a></li><li><a href="arch/arm/fn.vsriq_n_p16.html">arch::arm::vsriq_n_p16</a></li><li><a href="arch/arm/fn.vsriq_n_p64.html">arch::arm::vsriq_n_p64</a></li><li><a href="arch/arm/fn.vsriq_n_p8.html">arch::arm::vsriq_n_p8</a></li><li><a href="arch/arm/fn.vsriq_n_s16.html">arch::arm::vsriq_n_s16</a></li><li><a href="arch/arm/fn.vsriq_n_s32.html">arch::arm::vsriq_n_s32</a></li><li><a href="arch/arm/fn.vsriq_n_s64.html">arch::arm::vsriq_n_s64</a></li><li><a href="arch/arm/fn.vsriq_n_s8.html">arch::arm::vsriq_n_s8</a></li><li><a href="arch/arm/fn.vsriq_n_u16.html">arch::arm::vsriq_n_u16</a></li><li><a href="arch/arm/fn.vsriq_n_u32.html">arch::arm::vsriq_n_u32</a></li><li><a href="arch/arm/fn.vsriq_n_u64.html">arch::arm::vsriq_n_u64</a></li><li><a href="arch/arm/fn.vsriq_n_u8.html">arch::arm::vsriq_n_u8</a></li><li><a href="arch/arm/fn.vst1_f32.html">arch::arm::vst1_f32</a></li><li><a href="arch/arm/fn.vst1_lane_f32.html">arch::arm::vst1_lane_f32</a></li><li><a href="arch/arm/fn.vst1_lane_p16.html">arch::arm::vst1_lane_p16</a></li><li><a href="arch/arm/fn.vst1_lane_p64.html">arch::arm::vst1_lane_p64</a></li><li><a href="arch/arm/fn.vst1_lane_p8.html">arch::arm::vst1_lane_p8</a></li><li><a href="arch/arm/fn.vst1_lane_s16.html">arch::arm::vst1_lane_s16</a></li><li><a href="arch/arm/fn.vst1_lane_s32.html">arch::arm::vst1_lane_s32</a></li><li><a href="arch/arm/fn.vst1_lane_s64.html">arch::arm::vst1_lane_s64</a></li><li><a href="arch/arm/fn.vst1_lane_s8.html">arch::arm::vst1_lane_s8</a></li><li><a href="arch/arm/fn.vst1_lane_u16.html">arch::arm::vst1_lane_u16</a></li><li><a href="arch/arm/fn.vst1_lane_u32.html">arch::arm::vst1_lane_u32</a></li><li><a href="arch/arm/fn.vst1_lane_u64.html">arch::arm::vst1_lane_u64</a></li><li><a href="arch/arm/fn.vst1_lane_u8.html">arch::arm::vst1_lane_u8</a></li><li><a href="arch/arm/fn.vst1_p16.html">arch::arm::vst1_p16</a></li><li><a href="arch/arm/fn.vst1_p16_x2.html">arch::arm::vst1_p16_x2</a></li><li><a href="arch/arm/fn.vst1_p16_x3.html">arch::arm::vst1_p16_x3</a></li><li><a href="arch/arm/fn.vst1_p16_x4.html">arch::arm::vst1_p16_x4</a></li><li><a href="arch/arm/fn.vst1_p64.html">arch::arm::vst1_p64</a></li><li><a href="arch/arm/fn.vst1_p64_x2.html">arch::arm::vst1_p64_x2</a></li><li><a href="arch/arm/fn.vst1_p64_x3.html">arch::arm::vst1_p64_x3</a></li><li><a href="arch/arm/fn.vst1_p64_x4.html">arch::arm::vst1_p64_x4</a></li><li><a href="arch/arm/fn.vst1_p8.html">arch::arm::vst1_p8</a></li><li><a href="arch/arm/fn.vst1_p8_x2.html">arch::arm::vst1_p8_x2</a></li><li><a href="arch/arm/fn.vst1_p8_x3.html">arch::arm::vst1_p8_x3</a></li><li><a href="arch/arm/fn.vst1_p8_x4.html">arch::arm::vst1_p8_x4</a></li><li><a href="arch/arm/fn.vst1_s16.html">arch::arm::vst1_s16</a></li><li><a href="arch/arm/fn.vst1_s32.html">arch::arm::vst1_s32</a></li><li><a href="arch/arm/fn.vst1_s64.html">arch::arm::vst1_s64</a></li><li><a href="arch/arm/fn.vst1_s8.html">arch::arm::vst1_s8</a></li><li><a href="arch/arm/fn.vst1_u16.html">arch::arm::vst1_u16</a></li><li><a href="arch/arm/fn.vst1_u16_x2.html">arch::arm::vst1_u16_x2</a></li><li><a href="arch/arm/fn.vst1_u16_x3.html">arch::arm::vst1_u16_x3</a></li><li><a href="arch/arm/fn.vst1_u16_x4.html">arch::arm::vst1_u16_x4</a></li><li><a href="arch/arm/fn.vst1_u32.html">arch::arm::vst1_u32</a></li><li><a href="arch/arm/fn.vst1_u32_x2.html">arch::arm::vst1_u32_x2</a></li><li><a href="arch/arm/fn.vst1_u32_x3.html">arch::arm::vst1_u32_x3</a></li><li><a href="arch/arm/fn.vst1_u32_x4.html">arch::arm::vst1_u32_x4</a></li><li><a href="arch/arm/fn.vst1_u64.html">arch::arm::vst1_u64</a></li><li><a href="arch/arm/fn.vst1_u64_x2.html">arch::arm::vst1_u64_x2</a></li><li><a href="arch/arm/fn.vst1_u64_x3.html">arch::arm::vst1_u64_x3</a></li><li><a href="arch/arm/fn.vst1_u64_x4.html">arch::arm::vst1_u64_x4</a></li><li><a href="arch/arm/fn.vst1_u8.html">arch::arm::vst1_u8</a></li><li><a href="arch/arm/fn.vst1_u8_x2.html">arch::arm::vst1_u8_x2</a></li><li><a href="arch/arm/fn.vst1_u8_x3.html">arch::arm::vst1_u8_x3</a></li><li><a href="arch/arm/fn.vst1_u8_x4.html">arch::arm::vst1_u8_x4</a></li><li><a href="arch/arm/fn.vst1q_f32.html">arch::arm::vst1q_f32</a></li><li><a href="arch/arm/fn.vst1q_lane_f32.html">arch::arm::vst1q_lane_f32</a></li><li><a href="arch/arm/fn.vst1q_lane_p16.html">arch::arm::vst1q_lane_p16</a></li><li><a href="arch/arm/fn.vst1q_lane_p64.html">arch::arm::vst1q_lane_p64</a></li><li><a href="arch/arm/fn.vst1q_lane_p8.html">arch::arm::vst1q_lane_p8</a></li><li><a href="arch/arm/fn.vst1q_lane_s16.html">arch::arm::vst1q_lane_s16</a></li><li><a href="arch/arm/fn.vst1q_lane_s32.html">arch::arm::vst1q_lane_s32</a></li><li><a href="arch/arm/fn.vst1q_lane_s64.html">arch::arm::vst1q_lane_s64</a></li><li><a href="arch/arm/fn.vst1q_lane_s8.html">arch::arm::vst1q_lane_s8</a></li><li><a href="arch/arm/fn.vst1q_lane_u16.html">arch::arm::vst1q_lane_u16</a></li><li><a href="arch/arm/fn.vst1q_lane_u32.html">arch::arm::vst1q_lane_u32</a></li><li><a href="arch/arm/fn.vst1q_lane_u64.html">arch::arm::vst1q_lane_u64</a></li><li><a href="arch/arm/fn.vst1q_lane_u8.html">arch::arm::vst1q_lane_u8</a></li><li><a href="arch/arm/fn.vst1q_p16.html">arch::arm::vst1q_p16</a></li><li><a href="arch/arm/fn.vst1q_p16_x2.html">arch::arm::vst1q_p16_x2</a></li><li><a href="arch/arm/fn.vst1q_p16_x3.html">arch::arm::vst1q_p16_x3</a></li><li><a href="arch/arm/fn.vst1q_p16_x4.html">arch::arm::vst1q_p16_x4</a></li><li><a href="arch/arm/fn.vst1q_p64.html">arch::arm::vst1q_p64</a></li><li><a href="arch/arm/fn.vst1q_p64_x2.html">arch::arm::vst1q_p64_x2</a></li><li><a href="arch/arm/fn.vst1q_p64_x3.html">arch::arm::vst1q_p64_x3</a></li><li><a href="arch/arm/fn.vst1q_p64_x4.html">arch::arm::vst1q_p64_x4</a></li><li><a href="arch/arm/fn.vst1q_p8.html">arch::arm::vst1q_p8</a></li><li><a href="arch/arm/fn.vst1q_p8_x2.html">arch::arm::vst1q_p8_x2</a></li><li><a href="arch/arm/fn.vst1q_p8_x3.html">arch::arm::vst1q_p8_x3</a></li><li><a href="arch/arm/fn.vst1q_p8_x4.html">arch::arm::vst1q_p8_x4</a></li><li><a href="arch/arm/fn.vst1q_s16.html">arch::arm::vst1q_s16</a></li><li><a href="arch/arm/fn.vst1q_s32.html">arch::arm::vst1q_s32</a></li><li><a href="arch/arm/fn.vst1q_s64.html">arch::arm::vst1q_s64</a></li><li><a href="arch/arm/fn.vst1q_s8.html">arch::arm::vst1q_s8</a></li><li><a href="arch/arm/fn.vst1q_u16.html">arch::arm::vst1q_u16</a></li><li><a href="arch/arm/fn.vst1q_u16_x2.html">arch::arm::vst1q_u16_x2</a></li><li><a href="arch/arm/fn.vst1q_u16_x3.html">arch::arm::vst1q_u16_x3</a></li><li><a href="arch/arm/fn.vst1q_u16_x4.html">arch::arm::vst1q_u16_x4</a></li><li><a href="arch/arm/fn.vst1q_u32.html">arch::arm::vst1q_u32</a></li><li><a href="arch/arm/fn.vst1q_u32_x2.html">arch::arm::vst1q_u32_x2</a></li><li><a href="arch/arm/fn.vst1q_u32_x3.html">arch::arm::vst1q_u32_x3</a></li><li><a href="arch/arm/fn.vst1q_u32_x4.html">arch::arm::vst1q_u32_x4</a></li><li><a href="arch/arm/fn.vst1q_u64.html">arch::arm::vst1q_u64</a></li><li><a href="arch/arm/fn.vst1q_u64_x2.html">arch::arm::vst1q_u64_x2</a></li><li><a href="arch/arm/fn.vst1q_u64_x3.html">arch::arm::vst1q_u64_x3</a></li><li><a href="arch/arm/fn.vst1q_u64_x4.html">arch::arm::vst1q_u64_x4</a></li><li><a href="arch/arm/fn.vst1q_u8.html">arch::arm::vst1q_u8</a></li><li><a href="arch/arm/fn.vst1q_u8_x2.html">arch::arm::vst1q_u8_x2</a></li><li><a href="arch/arm/fn.vst1q_u8_x3.html">arch::arm::vst1q_u8_x3</a></li><li><a href="arch/arm/fn.vst1q_u8_x4.html">arch::arm::vst1q_u8_x4</a></li><li><a href="arch/arm/fn.vst2_lane_p16.html">arch::arm::vst2_lane_p16</a></li><li><a href="arch/arm/fn.vst2_lane_p8.html">arch::arm::vst2_lane_p8</a></li><li><a href="arch/arm/fn.vst2_lane_u16.html">arch::arm::vst2_lane_u16</a></li><li><a href="arch/arm/fn.vst2_lane_u32.html">arch::arm::vst2_lane_u32</a></li><li><a href="arch/arm/fn.vst2_lane_u8.html">arch::arm::vst2_lane_u8</a></li><li><a href="arch/arm/fn.vst2_p16.html">arch::arm::vst2_p16</a></li><li><a href="arch/arm/fn.vst2_p64.html">arch::arm::vst2_p64</a></li><li><a href="arch/arm/fn.vst2_p8.html">arch::arm::vst2_p8</a></li><li><a href="arch/arm/fn.vst2_u16.html">arch::arm::vst2_u16</a></li><li><a href="arch/arm/fn.vst2_u32.html">arch::arm::vst2_u32</a></li><li><a href="arch/arm/fn.vst2_u64.html">arch::arm::vst2_u64</a></li><li><a href="arch/arm/fn.vst2_u8.html">arch::arm::vst2_u8</a></li><li><a href="arch/arm/fn.vst2q_lane_p16.html">arch::arm::vst2q_lane_p16</a></li><li><a href="arch/arm/fn.vst2q_lane_u16.html">arch::arm::vst2q_lane_u16</a></li><li><a href="arch/arm/fn.vst2q_lane_u32.html">arch::arm::vst2q_lane_u32</a></li><li><a href="arch/arm/fn.vst2q_p16.html">arch::arm::vst2q_p16</a></li><li><a href="arch/arm/fn.vst2q_p8.html">arch::arm::vst2q_p8</a></li><li><a href="arch/arm/fn.vst2q_u16.html">arch::arm::vst2q_u16</a></li><li><a href="arch/arm/fn.vst2q_u32.html">arch::arm::vst2q_u32</a></li><li><a href="arch/arm/fn.vst2q_u8.html">arch::arm::vst2q_u8</a></li><li><a href="arch/arm/fn.vst3_lane_p16.html">arch::arm::vst3_lane_p16</a></li><li><a href="arch/arm/fn.vst3_lane_p8.html">arch::arm::vst3_lane_p8</a></li><li><a href="arch/arm/fn.vst3_lane_u16.html">arch::arm::vst3_lane_u16</a></li><li><a href="arch/arm/fn.vst3_lane_u32.html">arch::arm::vst3_lane_u32</a></li><li><a href="arch/arm/fn.vst3_lane_u8.html">arch::arm::vst3_lane_u8</a></li><li><a href="arch/arm/fn.vst3_p16.html">arch::arm::vst3_p16</a></li><li><a href="arch/arm/fn.vst3_p64.html">arch::arm::vst3_p64</a></li><li><a href="arch/arm/fn.vst3_p8.html">arch::arm::vst3_p8</a></li><li><a href="arch/arm/fn.vst3_u16.html">arch::arm::vst3_u16</a></li><li><a href="arch/arm/fn.vst3_u32.html">arch::arm::vst3_u32</a></li><li><a href="arch/arm/fn.vst3_u64.html">arch::arm::vst3_u64</a></li><li><a href="arch/arm/fn.vst3_u8.html">arch::arm::vst3_u8</a></li><li><a href="arch/arm/fn.vst3q_lane_p16.html">arch::arm::vst3q_lane_p16</a></li><li><a href="arch/arm/fn.vst3q_lane_u16.html">arch::arm::vst3q_lane_u16</a></li><li><a href="arch/arm/fn.vst3q_lane_u32.html">arch::arm::vst3q_lane_u32</a></li><li><a href="arch/arm/fn.vst3q_p16.html">arch::arm::vst3q_p16</a></li><li><a href="arch/arm/fn.vst3q_p8.html">arch::arm::vst3q_p8</a></li><li><a href="arch/arm/fn.vst3q_u16.html">arch::arm::vst3q_u16</a></li><li><a href="arch/arm/fn.vst3q_u32.html">arch::arm::vst3q_u32</a></li><li><a href="arch/arm/fn.vst3q_u8.html">arch::arm::vst3q_u8</a></li><li><a href="arch/arm/fn.vst4_lane_p16.html">arch::arm::vst4_lane_p16</a></li><li><a href="arch/arm/fn.vst4_lane_p8.html">arch::arm::vst4_lane_p8</a></li><li><a href="arch/arm/fn.vst4_lane_u16.html">arch::arm::vst4_lane_u16</a></li><li><a href="arch/arm/fn.vst4_lane_u32.html">arch::arm::vst4_lane_u32</a></li><li><a href="arch/arm/fn.vst4_lane_u8.html">arch::arm::vst4_lane_u8</a></li><li><a href="arch/arm/fn.vst4_p16.html">arch::arm::vst4_p16</a></li><li><a href="arch/arm/fn.vst4_p64.html">arch::arm::vst4_p64</a></li><li><a href="arch/arm/fn.vst4_p8.html">arch::arm::vst4_p8</a></li><li><a href="arch/arm/fn.vst4_u16.html">arch::arm::vst4_u16</a></li><li><a href="arch/arm/fn.vst4_u32.html">arch::arm::vst4_u32</a></li><li><a href="arch/arm/fn.vst4_u64.html">arch::arm::vst4_u64</a></li><li><a href="arch/arm/fn.vst4_u8.html">arch::arm::vst4_u8</a></li><li><a href="arch/arm/fn.vst4q_lane_p16.html">arch::arm::vst4q_lane_p16</a></li><li><a href="arch/arm/fn.vst4q_lane_u16.html">arch::arm::vst4q_lane_u16</a></li><li><a href="arch/arm/fn.vst4q_lane_u32.html">arch::arm::vst4q_lane_u32</a></li><li><a href="arch/arm/fn.vst4q_p16.html">arch::arm::vst4q_p16</a></li><li><a href="arch/arm/fn.vst4q_p8.html">arch::arm::vst4q_p8</a></li><li><a href="arch/arm/fn.vst4q_u16.html">arch::arm::vst4q_u16</a></li><li><a href="arch/arm/fn.vst4q_u32.html">arch::arm::vst4q_u32</a></li><li><a href="arch/arm/fn.vst4q_u8.html">arch::arm::vst4q_u8</a></li><li><a href="arch/arm/fn.vstrq_p128.html">arch::arm::vstrq_p128</a></li><li><a href="arch/arm/fn.vsub_f32.html">arch::arm::vsub_f32</a></li><li><a href="arch/arm/fn.vsub_s16.html">arch::arm::vsub_s16</a></li><li><a href="arch/arm/fn.vsub_s32.html">arch::arm::vsub_s32</a></li><li><a href="arch/arm/fn.vsub_s64.html">arch::arm::vsub_s64</a></li><li><a href="arch/arm/fn.vsub_s8.html">arch::arm::vsub_s8</a></li><li><a href="arch/arm/fn.vsub_u16.html">arch::arm::vsub_u16</a></li><li><a href="arch/arm/fn.vsub_u32.html">arch::arm::vsub_u32</a></li><li><a href="arch/arm/fn.vsub_u64.html">arch::arm::vsub_u64</a></li><li><a href="arch/arm/fn.vsub_u8.html">arch::arm::vsub_u8</a></li><li><a href="arch/arm/fn.vsubhn_high_s16.html">arch::arm::vsubhn_high_s16</a></li><li><a href="arch/arm/fn.vsubhn_high_s32.html">arch::arm::vsubhn_high_s32</a></li><li><a href="arch/arm/fn.vsubhn_high_s64.html">arch::arm::vsubhn_high_s64</a></li><li><a href="arch/arm/fn.vsubhn_high_u16.html">arch::arm::vsubhn_high_u16</a></li><li><a href="arch/arm/fn.vsubhn_high_u32.html">arch::arm::vsubhn_high_u32</a></li><li><a href="arch/arm/fn.vsubhn_high_u64.html">arch::arm::vsubhn_high_u64</a></li><li><a href="arch/arm/fn.vsubhn_s16.html">arch::arm::vsubhn_s16</a></li><li><a href="arch/arm/fn.vsubhn_s32.html">arch::arm::vsubhn_s32</a></li><li><a href="arch/arm/fn.vsubhn_s64.html">arch::arm::vsubhn_s64</a></li><li><a href="arch/arm/fn.vsubhn_u16.html">arch::arm::vsubhn_u16</a></li><li><a href="arch/arm/fn.vsubhn_u32.html">arch::arm::vsubhn_u32</a></li><li><a href="arch/arm/fn.vsubhn_u64.html">arch::arm::vsubhn_u64</a></li><li><a href="arch/arm/fn.vsubl_s16.html">arch::arm::vsubl_s16</a></li><li><a href="arch/arm/fn.vsubl_s32.html">arch::arm::vsubl_s32</a></li><li><a href="arch/arm/fn.vsubl_s8.html">arch::arm::vsubl_s8</a></li><li><a href="arch/arm/fn.vsubl_u16.html">arch::arm::vsubl_u16</a></li><li><a href="arch/arm/fn.vsubl_u32.html">arch::arm::vsubl_u32</a></li><li><a href="arch/arm/fn.vsubl_u8.html">arch::arm::vsubl_u8</a></li><li><a href="arch/arm/fn.vsubq_f32.html">arch::arm::vsubq_f32</a></li><li><a href="arch/arm/fn.vsubq_s16.html">arch::arm::vsubq_s16</a></li><li><a href="arch/arm/fn.vsubq_s32.html">arch::arm::vsubq_s32</a></li><li><a href="arch/arm/fn.vsubq_s64.html">arch::arm::vsubq_s64</a></li><li><a href="arch/arm/fn.vsubq_s8.html">arch::arm::vsubq_s8</a></li><li><a href="arch/arm/fn.vsubq_u16.html">arch::arm::vsubq_u16</a></li><li><a href="arch/arm/fn.vsubq_u32.html">arch::arm::vsubq_u32</a></li><li><a href="arch/arm/fn.vsubq_u64.html">arch::arm::vsubq_u64</a></li><li><a href="arch/arm/fn.vsubq_u8.html">arch::arm::vsubq_u8</a></li><li><a href="arch/arm/fn.vsubw_s16.html">arch::arm::vsubw_s16</a></li><li><a href="arch/arm/fn.vsubw_s32.html">arch::arm::vsubw_s32</a></li><li><a href="arch/arm/fn.vsubw_s8.html">arch::arm::vsubw_s8</a></li><li><a href="arch/arm/fn.vsubw_u16.html">arch::arm::vsubw_u16</a></li><li><a href="arch/arm/fn.vsubw_u32.html">arch::arm::vsubw_u32</a></li><li><a href="arch/arm/fn.vsubw_u8.html">arch::arm::vsubw_u8</a></li><li><a href="arch/arm/fn.vtbl1_p8.html">arch::arm::vtbl1_p8</a></li><li><a href="arch/arm/fn.vtbl1_s8.html">arch::arm::vtbl1_s8</a></li><li><a href="arch/arm/fn.vtbl1_u8.html">arch::arm::vtbl1_u8</a></li><li><a href="arch/arm/fn.vtbl2_p8.html">arch::arm::vtbl2_p8</a></li><li><a href="arch/arm/fn.vtbl2_s8.html">arch::arm::vtbl2_s8</a></li><li><a href="arch/arm/fn.vtbl2_u8.html">arch::arm::vtbl2_u8</a></li><li><a href="arch/arm/fn.vtbl3_p8.html">arch::arm::vtbl3_p8</a></li><li><a href="arch/arm/fn.vtbl3_s8.html">arch::arm::vtbl3_s8</a></li><li><a href="arch/arm/fn.vtbl3_u8.html">arch::arm::vtbl3_u8</a></li><li><a href="arch/arm/fn.vtbl4_p8.html">arch::arm::vtbl4_p8</a></li><li><a href="arch/arm/fn.vtbl4_s8.html">arch::arm::vtbl4_s8</a></li><li><a href="arch/arm/fn.vtbl4_u8.html">arch::arm::vtbl4_u8</a></li><li><a href="arch/arm/fn.vtbx1_p8.html">arch::arm::vtbx1_p8</a></li><li><a href="arch/arm/fn.vtbx1_s8.html">arch::arm::vtbx1_s8</a></li><li><a href="arch/arm/fn.vtbx1_u8.html">arch::arm::vtbx1_u8</a></li><li><a href="arch/arm/fn.vtbx2_p8.html">arch::arm::vtbx2_p8</a></li><li><a href="arch/arm/fn.vtbx2_s8.html">arch::arm::vtbx2_s8</a></li><li><a href="arch/arm/fn.vtbx2_u8.html">arch::arm::vtbx2_u8</a></li><li><a href="arch/arm/fn.vtbx3_p8.html">arch::arm::vtbx3_p8</a></li><li><a href="arch/arm/fn.vtbx3_s8.html">arch::arm::vtbx3_s8</a></li><li><a href="arch/arm/fn.vtbx3_u8.html">arch::arm::vtbx3_u8</a></li><li><a href="arch/arm/fn.vtbx4_p8.html">arch::arm::vtbx4_p8</a></li><li><a href="arch/arm/fn.vtbx4_s8.html">arch::arm::vtbx4_s8</a></li><li><a href="arch/arm/fn.vtbx4_u8.html">arch::arm::vtbx4_u8</a></li><li><a href="arch/arm/fn.vtrn_f32.html">arch::arm::vtrn_f32</a></li><li><a href="arch/arm/fn.vtrn_p16.html">arch::arm::vtrn_p16</a></li><li><a href="arch/arm/fn.vtrn_p8.html">arch::arm::vtrn_p8</a></li><li><a href="arch/arm/fn.vtrn_s16.html">arch::arm::vtrn_s16</a></li><li><a href="arch/arm/fn.vtrn_s32.html">arch::arm::vtrn_s32</a></li><li><a href="arch/arm/fn.vtrn_s8.html">arch::arm::vtrn_s8</a></li><li><a href="arch/arm/fn.vtrn_u16.html">arch::arm::vtrn_u16</a></li><li><a href="arch/arm/fn.vtrn_u32.html">arch::arm::vtrn_u32</a></li><li><a href="arch/arm/fn.vtrn_u8.html">arch::arm::vtrn_u8</a></li><li><a href="arch/arm/fn.vtrnq_f32.html">arch::arm::vtrnq_f32</a></li><li><a href="arch/arm/fn.vtrnq_p16.html">arch::arm::vtrnq_p16</a></li><li><a href="arch/arm/fn.vtrnq_p8.html">arch::arm::vtrnq_p8</a></li><li><a href="arch/arm/fn.vtrnq_s16.html">arch::arm::vtrnq_s16</a></li><li><a href="arch/arm/fn.vtrnq_s32.html">arch::arm::vtrnq_s32</a></li><li><a href="arch/arm/fn.vtrnq_s8.html">arch::arm::vtrnq_s8</a></li><li><a href="arch/arm/fn.vtrnq_u16.html">arch::arm::vtrnq_u16</a></li><li><a href="arch/arm/fn.vtrnq_u32.html">arch::arm::vtrnq_u32</a></li><li><a href="arch/arm/fn.vtrnq_u8.html">arch::arm::vtrnq_u8</a></li><li><a href="arch/arm/fn.vtst_p16.html">arch::arm::vtst_p16</a></li><li><a href="arch/arm/fn.vtst_p8.html">arch::arm::vtst_p8</a></li><li><a href="arch/arm/fn.vtst_s16.html">arch::arm::vtst_s16</a></li><li><a href="arch/arm/fn.vtst_s32.html">arch::arm::vtst_s32</a></li><li><a href="arch/arm/fn.vtst_s8.html">arch::arm::vtst_s8</a></li><li><a href="arch/arm/fn.vtst_u16.html">arch::arm::vtst_u16</a></li><li><a href="arch/arm/fn.vtst_u32.html">arch::arm::vtst_u32</a></li><li><a href="arch/arm/fn.vtst_u8.html">arch::arm::vtst_u8</a></li><li><a href="arch/arm/fn.vtstq_p16.html">arch::arm::vtstq_p16</a></li><li><a href="arch/arm/fn.vtstq_p8.html">arch::arm::vtstq_p8</a></li><li><a href="arch/arm/fn.vtstq_s16.html">arch::arm::vtstq_s16</a></li><li><a href="arch/arm/fn.vtstq_s32.html">arch::arm::vtstq_s32</a></li><li><a href="arch/arm/fn.vtstq_s8.html">arch::arm::vtstq_s8</a></li><li><a href="arch/arm/fn.vtstq_u16.html">arch::arm::vtstq_u16</a></li><li><a href="arch/arm/fn.vtstq_u32.html">arch::arm::vtstq_u32</a></li><li><a href="arch/arm/fn.vtstq_u8.html">arch::arm::vtstq_u8</a></li><li><a href="arch/arm/fn.vusmmlaq_s32.html">arch::arm::vusmmlaq_s32</a></li><li><a href="arch/arm/fn.vuzp_f32.html">arch::arm::vuzp_f32</a></li><li><a href="arch/arm/fn.vuzp_p16.html">arch::arm::vuzp_p16</a></li><li><a href="arch/arm/fn.vuzp_p8.html">arch::arm::vuzp_p8</a></li><li><a href="arch/arm/fn.vuzp_s16.html">arch::arm::vuzp_s16</a></li><li><a href="arch/arm/fn.vuzp_s32.html">arch::arm::vuzp_s32</a></li><li><a href="arch/arm/fn.vuzp_s8.html">arch::arm::vuzp_s8</a></li><li><a href="arch/arm/fn.vuzp_u16.html">arch::arm::vuzp_u16</a></li><li><a href="arch/arm/fn.vuzp_u32.html">arch::arm::vuzp_u32</a></li><li><a href="arch/arm/fn.vuzp_u8.html">arch::arm::vuzp_u8</a></li><li><a href="arch/arm/fn.vuzpq_f32.html">arch::arm::vuzpq_f32</a></li><li><a href="arch/arm/fn.vuzpq_p16.html">arch::arm::vuzpq_p16</a></li><li><a href="arch/arm/fn.vuzpq_p8.html">arch::arm::vuzpq_p8</a></li><li><a href="arch/arm/fn.vuzpq_s16.html">arch::arm::vuzpq_s16</a></li><li><a href="arch/arm/fn.vuzpq_s32.html">arch::arm::vuzpq_s32</a></li><li><a href="arch/arm/fn.vuzpq_s8.html">arch::arm::vuzpq_s8</a></li><li><a href="arch/arm/fn.vuzpq_u16.html">arch::arm::vuzpq_u16</a></li><li><a href="arch/arm/fn.vuzpq_u32.html">arch::arm::vuzpq_u32</a></li><li><a href="arch/arm/fn.vuzpq_u8.html">arch::arm::vuzpq_u8</a></li><li><a href="arch/arm/fn.vzip_f32.html">arch::arm::vzip_f32</a></li><li><a href="arch/arm/fn.vzip_p16.html">arch::arm::vzip_p16</a></li><li><a href="arch/arm/fn.vzip_p8.html">arch::arm::vzip_p8</a></li><li><a href="arch/arm/fn.vzip_s16.html">arch::arm::vzip_s16</a></li><li><a href="arch/arm/fn.vzip_s32.html">arch::arm::vzip_s32</a></li><li><a href="arch/arm/fn.vzip_s8.html">arch::arm::vzip_s8</a></li><li><a href="arch/arm/fn.vzip_u16.html">arch::arm::vzip_u16</a></li><li><a href="arch/arm/fn.vzip_u32.html">arch::arm::vzip_u32</a></li><li><a href="arch/arm/fn.vzip_u8.html">arch::arm::vzip_u8</a></li><li><a href="arch/arm/fn.vzipq_f32.html">arch::arm::vzipq_f32</a></li><li><a href="arch/arm/fn.vzipq_p16.html">arch::arm::vzipq_p16</a></li><li><a href="arch/arm/fn.vzipq_p8.html">arch::arm::vzipq_p8</a></li><li><a href="arch/arm/fn.vzipq_s16.html">arch::arm::vzipq_s16</a></li><li><a href="arch/arm/fn.vzipq_s32.html">arch::arm::vzipq_s32</a></li><li><a href="arch/arm/fn.vzipq_s8.html">arch::arm::vzipq_s8</a></li><li><a href="arch/arm/fn.vzipq_u16.html">arch::arm::vzipq_u16</a></li><li><a href="arch/arm/fn.vzipq_u32.html">arch::arm::vzipq_u32</a></li><li><a href="arch/arm/fn.vzipq_u8.html">arch::arm::vzipq_u8</a></li><li><a href="arch/mips64/fn.break_.html">arch::mips64::break_</a></li><li><a href="arch/mips/fn.break_.html">arch::mips::break_</a></li><li><a href="arch/nvptx/fn.__assert_fail.html">arch::nvptx::__assert_fail</a></li><li><a href="arch/nvptx/fn._block_dim_x.html">arch::nvptx::_block_dim_x</a></li><li><a href="arch/nvptx/fn._block_dim_y.html">arch::nvptx::_block_dim_y</a></li><li><a href="arch/nvptx/fn._block_dim_z.html">arch::nvptx::_block_dim_z</a></li><li><a href="arch/nvptx/fn._block_idx_x.html">arch::nvptx::_block_idx_x</a></li><li><a href="arch/nvptx/fn._block_idx_y.html">arch::nvptx::_block_idx_y</a></li><li><a href="arch/nvptx/fn._block_idx_z.html">arch::nvptx::_block_idx_z</a></li><li><a href="arch/nvptx/fn._grid_dim_x.html">arch::nvptx::_grid_dim_x</a></li><li><a href="arch/nvptx/fn._grid_dim_y.html">arch::nvptx::_grid_dim_y</a></li><li><a href="arch/nvptx/fn._grid_dim_z.html">arch::nvptx::_grid_dim_z</a></li><li><a href="arch/nvptx/fn._syncthreads.html">arch::nvptx::_syncthreads</a></li><li><a href="arch/nvptx/fn._thread_idx_x.html">arch::nvptx::_thread_idx_x</a></li><li><a href="arch/nvptx/fn._thread_idx_y.html">arch::nvptx::_thread_idx_y</a></li><li><a href="arch/nvptx/fn._thread_idx_z.html">arch::nvptx::_thread_idx_z</a></li><li><a href="arch/nvptx/fn.free.html">arch::nvptx::free</a></li><li><a href="arch/nvptx/fn.malloc.html">arch::nvptx::malloc</a></li><li><a href="arch/nvptx/fn.trap.html">arch::nvptx::trap</a></li><li><a href="arch/nvptx/fn.vprintf.html">arch::nvptx::vprintf</a></li><li><a href="arch/powerpc64/fn.trap.html">arch::powerpc64::trap</a></li><li><a href="arch/powerpc64/fn.vec_abs.html">arch::powerpc64::vec_abs</a></li><li><a href="arch/powerpc64/fn.vec_abss.html">arch::powerpc64::vec_abss</a></li><li><a href="arch/powerpc64/fn.vec_add.html">arch::powerpc64::vec_add</a></li><li><a href="arch/powerpc64/fn.vec_addc.html">arch::powerpc64::vec_addc</a></li><li><a href="arch/powerpc64/fn.vec_adds.html">arch::powerpc64::vec_adds</a></li><li><a href="arch/powerpc64/fn.vec_all_eq.html">arch::powerpc64::vec_all_eq</a></li><li><a href="arch/powerpc64/fn.vec_all_ge.html">arch::powerpc64::vec_all_ge</a></li><li><a href="arch/powerpc64/fn.vec_all_gt.html">arch::powerpc64::vec_all_gt</a></li><li><a href="arch/powerpc64/fn.vec_all_in.html">arch::powerpc64::vec_all_in</a></li><li><a href="arch/powerpc64/fn.vec_all_le.html">arch::powerpc64::vec_all_le</a></li><li><a href="arch/powerpc64/fn.vec_all_lt.html">arch::powerpc64::vec_all_lt</a></li><li><a href="arch/powerpc64/fn.vec_all_nan.html">arch::powerpc64::vec_all_nan</a></li><li><a href="arch/powerpc64/fn.vec_all_ne.html">arch::powerpc64::vec_all_ne</a></li><li><a href="arch/powerpc64/fn.vec_all_nge.html">arch::powerpc64::vec_all_nge</a></li><li><a href="arch/powerpc64/fn.vec_all_ngt.html">arch::powerpc64::vec_all_ngt</a></li><li><a href="arch/powerpc64/fn.vec_all_nle.html">arch::powerpc64::vec_all_nle</a></li><li><a href="arch/powerpc64/fn.vec_all_nlt.html">arch::powerpc64::vec_all_nlt</a></li><li><a href="arch/powerpc64/fn.vec_all_numeric.html">arch::powerpc64::vec_all_numeric</a></li><li><a href="arch/powerpc64/fn.vec_and.html">arch::powerpc64::vec_and</a></li><li><a href="arch/powerpc64/fn.vec_andc.html">arch::powerpc64::vec_andc</a></li><li><a href="arch/powerpc64/fn.vec_any_eq.html">arch::powerpc64::vec_any_eq</a></li><li><a href="arch/powerpc64/fn.vec_any_ge.html">arch::powerpc64::vec_any_ge</a></li><li><a href="arch/powerpc64/fn.vec_any_gt.html">arch::powerpc64::vec_any_gt</a></li><li><a href="arch/powerpc64/fn.vec_any_le.html">arch::powerpc64::vec_any_le</a></li><li><a href="arch/powerpc64/fn.vec_any_lt.html">arch::powerpc64::vec_any_lt</a></li><li><a href="arch/powerpc64/fn.vec_any_nan.html">arch::powerpc64::vec_any_nan</a></li><li><a href="arch/powerpc64/fn.vec_any_ne.html">arch::powerpc64::vec_any_ne</a></li><li><a href="arch/powerpc64/fn.vec_any_nge.html">arch::powerpc64::vec_any_nge</a></li><li><a href="arch/powerpc64/fn.vec_any_ngt.html">arch::powerpc64::vec_any_ngt</a></li><li><a href="arch/powerpc64/fn.vec_any_nle.html">arch::powerpc64::vec_any_nle</a></li><li><a href="arch/powerpc64/fn.vec_any_nlt.html">arch::powerpc64::vec_any_nlt</a></li><li><a href="arch/powerpc64/fn.vec_any_numeric.html">arch::powerpc64::vec_any_numeric</a></li><li><a href="arch/powerpc64/fn.vec_any_out.html">arch::powerpc64::vec_any_out</a></li><li><a href="arch/powerpc64/fn.vec_avg.html">arch::powerpc64::vec_avg</a></li><li><a href="arch/powerpc64/fn.vec_ceil.html">arch::powerpc64::vec_ceil</a></li><li><a href="arch/powerpc64/fn.vec_cmpb.html">arch::powerpc64::vec_cmpb</a></li><li><a href="arch/powerpc64/fn.vec_cmpeq.html">arch::powerpc64::vec_cmpeq</a></li><li><a href="arch/powerpc64/fn.vec_cmpge.html">arch::powerpc64::vec_cmpge</a></li><li><a href="arch/powerpc64/fn.vec_cmpgt.html">arch::powerpc64::vec_cmpgt</a></li><li><a href="arch/powerpc64/fn.vec_cmple.html">arch::powerpc64::vec_cmple</a></li><li><a href="arch/powerpc64/fn.vec_cmplt.html">arch::powerpc64::vec_cmplt</a></li><li><a href="arch/powerpc64/fn.vec_ctf.html">arch::powerpc64::vec_ctf</a></li><li><a href="arch/powerpc64/fn.vec_cts.html">arch::powerpc64::vec_cts</a></li><li><a href="arch/powerpc64/fn.vec_ctu.html">arch::powerpc64::vec_ctu</a></li><li><a href="arch/powerpc64/fn.vec_expte.html">arch::powerpc64::vec_expte</a></li><li><a href="arch/powerpc64/fn.vec_floor.html">arch::powerpc64::vec_floor</a></li><li><a href="arch/powerpc64/fn.vec_ld.html">arch::powerpc64::vec_ld</a></li><li><a href="arch/powerpc64/fn.vec_lde.html">arch::powerpc64::vec_lde</a></li><li><a href="arch/powerpc64/fn.vec_ldl.html">arch::powerpc64::vec_ldl</a></li><li><a href="arch/powerpc64/fn.vec_madd.html">arch::powerpc64::vec_madd</a></li><li><a href="arch/powerpc64/fn.vec_madds.html">arch::powerpc64::vec_madds</a></li><li><a href="arch/powerpc64/fn.vec_max.html">arch::powerpc64::vec_max</a></li><li><a href="arch/powerpc64/fn.vec_min.html">arch::powerpc64::vec_min</a></li><li><a href="arch/powerpc64/fn.vec_mladd.html">arch::powerpc64::vec_mladd</a></li><li><a href="arch/powerpc64/fn.vec_mradds.html">arch::powerpc64::vec_mradds</a></li><li><a href="arch/powerpc64/fn.vec_msum.html">arch::powerpc64::vec_msum</a></li><li><a href="arch/powerpc64/fn.vec_msums.html">arch::powerpc64::vec_msums</a></li><li><a href="arch/powerpc64/fn.vec_mule.html">arch::powerpc64::vec_mule</a></li><li><a href="arch/powerpc64/fn.vec_mulo.html">arch::powerpc64::vec_mulo</a></li><li><a href="arch/powerpc64/fn.vec_nmsub.html">arch::powerpc64::vec_nmsub</a></li><li><a href="arch/powerpc64/fn.vec_nor.html">arch::powerpc64::vec_nor</a></li><li><a href="arch/powerpc64/fn.vec_or.html">arch::powerpc64::vec_or</a></li><li><a href="arch/powerpc64/fn.vec_perm.html">arch::powerpc64::vec_perm</a></li><li><a href="arch/powerpc64/fn.vec_splats.html">arch::powerpc64::vec_splats</a></li><li><a href="arch/powerpc64/fn.vec_sub.html">arch::powerpc64::vec_sub</a></li><li><a href="arch/powerpc64/fn.vec_subs.html">arch::powerpc64::vec_subs</a></li><li><a href="arch/powerpc64/fn.vec_sum2s.html">arch::powerpc64::vec_sum2s</a></li><li><a href="arch/powerpc64/fn.vec_sum4s.html">arch::powerpc64::vec_sum4s</a></li><li><a href="arch/powerpc64/fn.vec_xor.html">arch::powerpc64::vec_xor</a></li><li><a href="arch/powerpc64/fn.vec_xxpermdi.html">arch::powerpc64::vec_xxpermdi</a></li><li><a href="arch/powerpc/fn.trap.html">arch::powerpc::trap</a></li><li><a href="arch/powerpc/fn.vec_abs.html">arch::powerpc::vec_abs</a></li><li><a href="arch/powerpc/fn.vec_abss.html">arch::powerpc::vec_abss</a></li><li><a href="arch/powerpc/fn.vec_add.html">arch::powerpc::vec_add</a></li><li><a href="arch/powerpc/fn.vec_addc.html">arch::powerpc::vec_addc</a></li><li><a href="arch/powerpc/fn.vec_adds.html">arch::powerpc::vec_adds</a></li><li><a href="arch/powerpc/fn.vec_all_eq.html">arch::powerpc::vec_all_eq</a></li><li><a href="arch/powerpc/fn.vec_all_ge.html">arch::powerpc::vec_all_ge</a></li><li><a href="arch/powerpc/fn.vec_all_gt.html">arch::powerpc::vec_all_gt</a></li><li><a href="arch/powerpc/fn.vec_all_in.html">arch::powerpc::vec_all_in</a></li><li><a href="arch/powerpc/fn.vec_all_le.html">arch::powerpc::vec_all_le</a></li><li><a href="arch/powerpc/fn.vec_all_lt.html">arch::powerpc::vec_all_lt</a></li><li><a href="arch/powerpc/fn.vec_all_nan.html">arch::powerpc::vec_all_nan</a></li><li><a href="arch/powerpc/fn.vec_all_ne.html">arch::powerpc::vec_all_ne</a></li><li><a href="arch/powerpc/fn.vec_all_nge.html">arch::powerpc::vec_all_nge</a></li><li><a href="arch/powerpc/fn.vec_all_ngt.html">arch::powerpc::vec_all_ngt</a></li><li><a href="arch/powerpc/fn.vec_all_nle.html">arch::powerpc::vec_all_nle</a></li><li><a href="arch/powerpc/fn.vec_all_nlt.html">arch::powerpc::vec_all_nlt</a></li><li><a href="arch/powerpc/fn.vec_all_numeric.html">arch::powerpc::vec_all_numeric</a></li><li><a href="arch/powerpc/fn.vec_and.html">arch::powerpc::vec_and</a></li><li><a href="arch/powerpc/fn.vec_andc.html">arch::powerpc::vec_andc</a></li><li><a href="arch/powerpc/fn.vec_any_eq.html">arch::powerpc::vec_any_eq</a></li><li><a href="arch/powerpc/fn.vec_any_ge.html">arch::powerpc::vec_any_ge</a></li><li><a href="arch/powerpc/fn.vec_any_gt.html">arch::powerpc::vec_any_gt</a></li><li><a href="arch/powerpc/fn.vec_any_le.html">arch::powerpc::vec_any_le</a></li><li><a href="arch/powerpc/fn.vec_any_lt.html">arch::powerpc::vec_any_lt</a></li><li><a href="arch/powerpc/fn.vec_any_nan.html">arch::powerpc::vec_any_nan</a></li><li><a href="arch/powerpc/fn.vec_any_ne.html">arch::powerpc::vec_any_ne</a></li><li><a href="arch/powerpc/fn.vec_any_nge.html">arch::powerpc::vec_any_nge</a></li><li><a href="arch/powerpc/fn.vec_any_ngt.html">arch::powerpc::vec_any_ngt</a></li><li><a href="arch/powerpc/fn.vec_any_nle.html">arch::powerpc::vec_any_nle</a></li><li><a href="arch/powerpc/fn.vec_any_nlt.html">arch::powerpc::vec_any_nlt</a></li><li><a href="arch/powerpc/fn.vec_any_numeric.html">arch::powerpc::vec_any_numeric</a></li><li><a href="arch/powerpc/fn.vec_any_out.html">arch::powerpc::vec_any_out</a></li><li><a href="arch/powerpc/fn.vec_avg.html">arch::powerpc::vec_avg</a></li><li><a href="arch/powerpc/fn.vec_ceil.html">arch::powerpc::vec_ceil</a></li><li><a href="arch/powerpc/fn.vec_cmpb.html">arch::powerpc::vec_cmpb</a></li><li><a href="arch/powerpc/fn.vec_cmpeq.html">arch::powerpc::vec_cmpeq</a></li><li><a href="arch/powerpc/fn.vec_cmpge.html">arch::powerpc::vec_cmpge</a></li><li><a href="arch/powerpc/fn.vec_cmpgt.html">arch::powerpc::vec_cmpgt</a></li><li><a href="arch/powerpc/fn.vec_cmple.html">arch::powerpc::vec_cmple</a></li><li><a href="arch/powerpc/fn.vec_cmplt.html">arch::powerpc::vec_cmplt</a></li><li><a href="arch/powerpc/fn.vec_ctf.html">arch::powerpc::vec_ctf</a></li><li><a href="arch/powerpc/fn.vec_cts.html">arch::powerpc::vec_cts</a></li><li><a href="arch/powerpc/fn.vec_ctu.html">arch::powerpc::vec_ctu</a></li><li><a href="arch/powerpc/fn.vec_expte.html">arch::powerpc::vec_expte</a></li><li><a href="arch/powerpc/fn.vec_floor.html">arch::powerpc::vec_floor</a></li><li><a href="arch/powerpc/fn.vec_ld.html">arch::powerpc::vec_ld</a></li><li><a href="arch/powerpc/fn.vec_lde.html">arch::powerpc::vec_lde</a></li><li><a href="arch/powerpc/fn.vec_ldl.html">arch::powerpc::vec_ldl</a></li><li><a href="arch/powerpc/fn.vec_madd.html">arch::powerpc::vec_madd</a></li><li><a href="arch/powerpc/fn.vec_madds.html">arch::powerpc::vec_madds</a></li><li><a href="arch/powerpc/fn.vec_max.html">arch::powerpc::vec_max</a></li><li><a href="arch/powerpc/fn.vec_min.html">arch::powerpc::vec_min</a></li><li><a href="arch/powerpc/fn.vec_mladd.html">arch::powerpc::vec_mladd</a></li><li><a href="arch/powerpc/fn.vec_mradds.html">arch::powerpc::vec_mradds</a></li><li><a href="arch/powerpc/fn.vec_msum.html">arch::powerpc::vec_msum</a></li><li><a href="arch/powerpc/fn.vec_msums.html">arch::powerpc::vec_msums</a></li><li><a href="arch/powerpc/fn.vec_mule.html">arch::powerpc::vec_mule</a></li><li><a href="arch/powerpc/fn.vec_mulo.html">arch::powerpc::vec_mulo</a></li><li><a href="arch/powerpc/fn.vec_nmsub.html">arch::powerpc::vec_nmsub</a></li><li><a href="arch/powerpc/fn.vec_nor.html">arch::powerpc::vec_nor</a></li><li><a href="arch/powerpc/fn.vec_or.html">arch::powerpc::vec_or</a></li><li><a href="arch/powerpc/fn.vec_perm.html">arch::powerpc::vec_perm</a></li><li><a href="arch/powerpc/fn.vec_splats.html">arch::powerpc::vec_splats</a></li><li><a href="arch/powerpc/fn.vec_sub.html">arch::powerpc::vec_sub</a></li><li><a href="arch/powerpc/fn.vec_subs.html">arch::powerpc::vec_subs</a></li><li><a href="arch/powerpc/fn.vec_sum2s.html">arch::powerpc::vec_sum2s</a></li><li><a href="arch/powerpc/fn.vec_sum4s.html">arch::powerpc::vec_sum4s</a></li><li><a href="arch/powerpc/fn.vec_xor.html">arch::powerpc::vec_xor</a></li><li><a href="arch/powerpc/fn.vec_xxpermdi.html">arch::powerpc::vec_xxpermdi</a></li><li><a href="arch/riscv32/fn.add16.html">arch::riscv32::add16</a></li><li><a href="arch/riscv32/fn.add8.html">arch::riscv32::add8</a></li><li><a href="arch/riscv32/fn.clrs16.html">arch::riscv32::clrs16</a></li><li><a href="arch/riscv32/fn.clrs32.html">arch::riscv32::clrs32</a></li><li><a href="arch/riscv32/fn.clrs8.html">arch::riscv32::clrs8</a></li><li><a href="arch/riscv32/fn.clz16.html">arch::riscv32::clz16</a></li><li><a href="arch/riscv32/fn.clz32.html">arch::riscv32::clz32</a></li><li><a href="arch/riscv32/fn.clz8.html">arch::riscv32::clz8</a></li><li><a href="arch/riscv32/fn.cmpeq16.html">arch::riscv32::cmpeq16</a></li><li><a href="arch/riscv32/fn.cmpeq8.html">arch::riscv32::cmpeq8</a></li><li><a href="arch/riscv32/fn.cras16.html">arch::riscv32::cras16</a></li><li><a href="arch/riscv32/fn.crsa16.html">arch::riscv32::crsa16</a></li><li><a href="arch/riscv32/fn.fence_i.html">arch::riscv32::fence_i</a></li><li><a href="arch/riscv32/fn.frcsr.html">arch::riscv32::frcsr</a></li><li><a href="arch/riscv32/fn.frflags.html">arch::riscv32::frflags</a></li><li><a href="arch/riscv32/fn.frrm.html">arch::riscv32::frrm</a></li><li><a href="arch/riscv32/fn.fscsr.html">arch::riscv32::fscsr</a></li><li><a href="arch/riscv32/fn.fsflags.html">arch::riscv32::fsflags</a></li><li><a href="arch/riscv32/fn.fsrm.html">arch::riscv32::fsrm</a></li><li><a href="arch/riscv32/fn.hfence_gvma.html">arch::riscv32::hfence_gvma</a></li><li><a href="arch/riscv32/fn.hfence_gvma_all.html">arch::riscv32::hfence_gvma_all</a></li><li><a href="arch/riscv32/fn.hfence_gvma_gaddr.html">arch::riscv32::hfence_gvma_gaddr</a></li><li><a href="arch/riscv32/fn.hfence_gvma_vmid.html">arch::riscv32::hfence_gvma_vmid</a></li><li><a href="arch/riscv32/fn.hfence_vvma.html">arch::riscv32::hfence_vvma</a></li><li><a href="arch/riscv32/fn.hfence_vvma_all.html">arch::riscv32::hfence_vvma_all</a></li><li><a href="arch/riscv32/fn.hfence_vvma_asid.html">arch::riscv32::hfence_vvma_asid</a></li><li><a href="arch/riscv32/fn.hfence_vvma_vaddr.html">arch::riscv32::hfence_vvma_vaddr</a></li><li><a href="arch/riscv32/fn.hinval_gvma.html">arch::riscv32::hinval_gvma</a></li><li><a href="arch/riscv32/fn.hinval_gvma_all.html">arch::riscv32::hinval_gvma_all</a></li><li><a href="arch/riscv32/fn.hinval_gvma_gaddr.html">arch::riscv32::hinval_gvma_gaddr</a></li><li><a href="arch/riscv32/fn.hinval_gvma_vmid.html">arch::riscv32::hinval_gvma_vmid</a></li><li><a href="arch/riscv32/fn.hinval_vvma.html">arch::riscv32::hinval_vvma</a></li><li><a href="arch/riscv32/fn.hinval_vvma_all.html">arch::riscv32::hinval_vvma_all</a></li><li><a href="arch/riscv32/fn.hinval_vvma_asid.html">arch::riscv32::hinval_vvma_asid</a></li><li><a href="arch/riscv32/fn.hinval_vvma_vaddr.html">arch::riscv32::hinval_vvma_vaddr</a></li><li><a href="arch/riscv32/fn.hlv_b.html">arch::riscv32::hlv_b</a></li><li><a href="arch/riscv32/fn.hlv_bu.html">arch::riscv32::hlv_bu</a></li><li><a href="arch/riscv32/fn.hlv_h.html">arch::riscv32::hlv_h</a></li><li><a href="arch/riscv32/fn.hlv_hu.html">arch::riscv32::hlv_hu</a></li><li><a href="arch/riscv32/fn.hlv_w.html">arch::riscv32::hlv_w</a></li><li><a href="arch/riscv32/fn.hlvx_hu.html">arch::riscv32::hlvx_hu</a></li><li><a href="arch/riscv32/fn.hlvx_wu.html">arch::riscv32::hlvx_wu</a></li><li><a href="arch/riscv32/fn.hsv_b.html">arch::riscv32::hsv_b</a></li><li><a href="arch/riscv32/fn.hsv_h.html">arch::riscv32::hsv_h</a></li><li><a href="arch/riscv32/fn.hsv_w.html">arch::riscv32::hsv_w</a></li><li><a href="arch/riscv32/fn.kabs16.html">arch::riscv32::kabs16</a></li><li><a href="arch/riscv32/fn.kabs8.html">arch::riscv32::kabs8</a></li><li><a href="arch/riscv32/fn.kadd16.html">arch::riscv32::kadd16</a></li><li><a href="arch/riscv32/fn.kadd8.html">arch::riscv32::kadd8</a></li><li><a href="arch/riscv32/fn.kaddh.html">arch::riscv32::kaddh</a></li><li><a href="arch/riscv32/fn.kcras16.html">arch::riscv32::kcras16</a></li><li><a href="arch/riscv32/fn.kcrsa16.html">arch::riscv32::kcrsa16</a></li><li><a href="arch/riscv32/fn.ksll16.html">arch::riscv32::ksll16</a></li><li><a href="arch/riscv32/fn.ksll8.html">arch::riscv32::ksll8</a></li><li><a href="arch/riscv32/fn.kslra16.html">arch::riscv32::kslra16</a></li><li><a href="arch/riscv32/fn.kslra16u.html">arch::riscv32::kslra16u</a></li><li><a href="arch/riscv32/fn.kslra8.html">arch::riscv32::kslra8</a></li><li><a href="arch/riscv32/fn.kslra8u.html">arch::riscv32::kslra8u</a></li><li><a href="arch/riscv32/fn.kstas16.html">arch::riscv32::kstas16</a></li><li><a href="arch/riscv32/fn.kstsa16.html">arch::riscv32::kstsa16</a></li><li><a href="arch/riscv32/fn.ksub16.html">arch::riscv32::ksub16</a></li><li><a href="arch/riscv32/fn.ksub8.html">arch::riscv32::ksub8</a></li><li><a href="arch/riscv32/fn.ksubh.html">arch::riscv32::ksubh</a></li><li><a href="arch/riscv32/fn.nop.html">arch::riscv32::nop</a></li><li><a href="arch/riscv32/fn.pause.html">arch::riscv32::pause</a></li><li><a href="arch/riscv32/fn.pbsad.html">arch::riscv32::pbsad</a></li><li><a href="arch/riscv32/fn.pbsada.html">arch::riscv32::pbsada</a></li><li><a href="arch/riscv32/fn.pkbt16.html">arch::riscv32::pkbt16</a></li><li><a href="arch/riscv32/fn.pktb16.html">arch::riscv32::pktb16</a></li><li><a href="arch/riscv32/fn.radd16.html">arch::riscv32::radd16</a></li><li><a href="arch/riscv32/fn.radd8.html">arch::riscv32::radd8</a></li><li><a href="arch/riscv32/fn.rcras16.html">arch::riscv32::rcras16</a></li><li><a href="arch/riscv32/fn.rcrsa16.html">arch::riscv32::rcrsa16</a></li><li><a href="arch/riscv32/fn.rstas16.html">arch::riscv32::rstas16</a></li><li><a href="arch/riscv32/fn.rstsa16.html">arch::riscv32::rstsa16</a></li><li><a href="arch/riscv32/fn.rsub16.html">arch::riscv32::rsub16</a></li><li><a href="arch/riscv32/fn.rsub8.html">arch::riscv32::rsub8</a></li><li><a href="arch/riscv32/fn.scmple16.html">arch::riscv32::scmple16</a></li><li><a href="arch/riscv32/fn.scmple8.html">arch::riscv32::scmple8</a></li><li><a href="arch/riscv32/fn.scmplt16.html">arch::riscv32::scmplt16</a></li><li><a href="arch/riscv32/fn.scmplt8.html">arch::riscv32::scmplt8</a></li><li><a href="arch/riscv32/fn.sfence_inval_ir.html">arch::riscv32::sfence_inval_ir</a></li><li><a href="arch/riscv32/fn.sfence_vma.html">arch::riscv32::sfence_vma</a></li><li><a href="arch/riscv32/fn.sfence_vma_all.html">arch::riscv32::sfence_vma_all</a></li><li><a href="arch/riscv32/fn.sfence_vma_asid.html">arch::riscv32::sfence_vma_asid</a></li><li><a href="arch/riscv32/fn.sfence_vma_vaddr.html">arch::riscv32::sfence_vma_vaddr</a></li><li><a href="arch/riscv32/fn.sfence_w_inval.html">arch::riscv32::sfence_w_inval</a></li><li><a href="arch/riscv32/fn.sinval_vma.html">arch::riscv32::sinval_vma</a></li><li><a href="arch/riscv32/fn.sinval_vma_all.html">arch::riscv32::sinval_vma_all</a></li><li><a href="arch/riscv32/fn.sinval_vma_asid.html">arch::riscv32::sinval_vma_asid</a></li><li><a href="arch/riscv32/fn.sinval_vma_vaddr.html">arch::riscv32::sinval_vma_vaddr</a></li><li><a href="arch/riscv32/fn.sll16.html">arch::riscv32::sll16</a></li><li><a href="arch/riscv32/fn.sll8.html">arch::riscv32::sll8</a></li><li><a href="arch/riscv32/fn.sm3p0.html">arch::riscv32::sm3p0</a></li><li><a href="arch/riscv32/fn.sm3p1.html">arch::riscv32::sm3p1</a></li><li><a href="arch/riscv32/fn.sm4ed.html">arch::riscv32::sm4ed</a></li><li><a href="arch/riscv32/fn.sm4ks.html">arch::riscv32::sm4ks</a></li><li><a href="arch/riscv32/fn.smaqa.html">arch::riscv32::smaqa</a></li><li><a href="arch/riscv32/fn.smaqasu.html">arch::riscv32::smaqasu</a></li><li><a href="arch/riscv32/fn.smax16.html">arch::riscv32::smax16</a></li><li><a href="arch/riscv32/fn.smax8.html">arch::riscv32::smax8</a></li><li><a href="arch/riscv32/fn.smin16.html">arch::riscv32::smin16</a></li><li><a href="arch/riscv32/fn.smin8.html">arch::riscv32::smin8</a></li><li><a href="arch/riscv32/fn.sra16.html">arch::riscv32::sra16</a></li><li><a href="arch/riscv32/fn.sra16u.html">arch::riscv32::sra16u</a></li><li><a href="arch/riscv32/fn.sra8.html">arch::riscv32::sra8</a></li><li><a href="arch/riscv32/fn.sra8u.html">arch::riscv32::sra8u</a></li><li><a href="arch/riscv32/fn.srl16.html">arch::riscv32::srl16</a></li><li><a href="arch/riscv32/fn.srl16u.html">arch::riscv32::srl16u</a></li><li><a href="arch/riscv32/fn.srl8.html">arch::riscv32::srl8</a></li><li><a href="arch/riscv32/fn.srl8u.html">arch::riscv32::srl8u</a></li><li><a href="arch/riscv32/fn.stas16.html">arch::riscv32::stas16</a></li><li><a href="arch/riscv32/fn.stsa16.html">arch::riscv32::stsa16</a></li><li><a href="arch/riscv32/fn.sub16.html">arch::riscv32::sub16</a></li><li><a href="arch/riscv32/fn.sub8.html">arch::riscv32::sub8</a></li><li><a href="arch/riscv32/fn.sunpkd810.html">arch::riscv32::sunpkd810</a></li><li><a href="arch/riscv32/fn.sunpkd820.html">arch::riscv32::sunpkd820</a></li><li><a href="arch/riscv32/fn.sunpkd830.html">arch::riscv32::sunpkd830</a></li><li><a href="arch/riscv32/fn.sunpkd831.html">arch::riscv32::sunpkd831</a></li><li><a href="arch/riscv32/fn.sunpkd832.html">arch::riscv32::sunpkd832</a></li><li><a href="arch/riscv32/fn.swap16.html">arch::riscv32::swap16</a></li><li><a href="arch/riscv32/fn.swap8.html">arch::riscv32::swap8</a></li><li><a href="arch/riscv32/fn.ucmple16.html">arch::riscv32::ucmple16</a></li><li><a href="arch/riscv32/fn.ucmple8.html">arch::riscv32::ucmple8</a></li><li><a href="arch/riscv32/fn.ucmplt16.html">arch::riscv32::ucmplt16</a></li><li><a href="arch/riscv32/fn.ucmplt8.html">arch::riscv32::ucmplt8</a></li><li><a href="arch/riscv32/fn.ukadd16.html">arch::riscv32::ukadd16</a></li><li><a href="arch/riscv32/fn.ukadd8.html">arch::riscv32::ukadd8</a></li><li><a href="arch/riscv32/fn.ukaddh.html">arch::riscv32::ukaddh</a></li><li><a href="arch/riscv32/fn.ukcras16.html">arch::riscv32::ukcras16</a></li><li><a href="arch/riscv32/fn.ukcrsa16.html">arch::riscv32::ukcrsa16</a></li><li><a href="arch/riscv32/fn.ukstas16.html">arch::riscv32::ukstas16</a></li><li><a href="arch/riscv32/fn.ukstsa16.html">arch::riscv32::ukstsa16</a></li><li><a href="arch/riscv32/fn.uksub16.html">arch::riscv32::uksub16</a></li><li><a href="arch/riscv32/fn.uksub8.html">arch::riscv32::uksub8</a></li><li><a href="arch/riscv32/fn.uksubh.html">arch::riscv32::uksubh</a></li><li><a href="arch/riscv32/fn.umaqa.html">arch::riscv32::umaqa</a></li><li><a href="arch/riscv32/fn.umax16.html">arch::riscv32::umax16</a></li><li><a href="arch/riscv32/fn.umax8.html">arch::riscv32::umax8</a></li><li><a href="arch/riscv32/fn.umin16.html">arch::riscv32::umin16</a></li><li><a href="arch/riscv32/fn.umin8.html">arch::riscv32::umin8</a></li><li><a href="arch/riscv32/fn.uradd16.html">arch::riscv32::uradd16</a></li><li><a href="arch/riscv32/fn.uradd8.html">arch::riscv32::uradd8</a></li><li><a href="arch/riscv32/fn.urcras16.html">arch::riscv32::urcras16</a></li><li><a href="arch/riscv32/fn.urcrsa16.html">arch::riscv32::urcrsa16</a></li><li><a href="arch/riscv32/fn.urstas16.html">arch::riscv32::urstas16</a></li><li><a href="arch/riscv32/fn.urstsa16.html">arch::riscv32::urstsa16</a></li><li><a href="arch/riscv32/fn.ursub16.html">arch::riscv32::ursub16</a></li><li><a href="arch/riscv32/fn.ursub8.html">arch::riscv32::ursub8</a></li><li><a href="arch/riscv32/fn.wfi.html">arch::riscv32::wfi</a></li><li><a href="arch/riscv32/fn.zunpkd810.html">arch::riscv32::zunpkd810</a></li><li><a href="arch/riscv32/fn.zunpkd820.html">arch::riscv32::zunpkd820</a></li><li><a href="arch/riscv32/fn.zunpkd830.html">arch::riscv32::zunpkd830</a></li><li><a href="arch/riscv32/fn.zunpkd831.html">arch::riscv32::zunpkd831</a></li><li><a href="arch/riscv32/fn.zunpkd832.html">arch::riscv32::zunpkd832</a></li><li><a href="arch/riscv64/fn.add16.html">arch::riscv64::add16</a></li><li><a href="arch/riscv64/fn.add8.html">arch::riscv64::add8</a></li><li><a href="arch/riscv64/fn.clrs16.html">arch::riscv64::clrs16</a></li><li><a href="arch/riscv64/fn.clrs32.html">arch::riscv64::clrs32</a></li><li><a href="arch/riscv64/fn.clrs8.html">arch::riscv64::clrs8</a></li><li><a href="arch/riscv64/fn.clz16.html">arch::riscv64::clz16</a></li><li><a href="arch/riscv64/fn.clz32.html">arch::riscv64::clz32</a></li><li><a href="arch/riscv64/fn.clz8.html">arch::riscv64::clz8</a></li><li><a href="arch/riscv64/fn.cmpeq16.html">arch::riscv64::cmpeq16</a></li><li><a href="arch/riscv64/fn.cmpeq8.html">arch::riscv64::cmpeq8</a></li><li><a href="arch/riscv64/fn.cras16.html">arch::riscv64::cras16</a></li><li><a href="arch/riscv64/fn.crsa16.html">arch::riscv64::crsa16</a></li><li><a href="arch/riscv64/fn.fence_i.html">arch::riscv64::fence_i</a></li><li><a href="arch/riscv64/fn.frcsr.html">arch::riscv64::frcsr</a></li><li><a href="arch/riscv64/fn.frflags.html">arch::riscv64::frflags</a></li><li><a href="arch/riscv64/fn.frrm.html">arch::riscv64::frrm</a></li><li><a href="arch/riscv64/fn.fscsr.html">arch::riscv64::fscsr</a></li><li><a href="arch/riscv64/fn.fsflags.html">arch::riscv64::fsflags</a></li><li><a href="arch/riscv64/fn.fsrm.html">arch::riscv64::fsrm</a></li><li><a href="arch/riscv64/fn.hfence_gvma.html">arch::riscv64::hfence_gvma</a></li><li><a href="arch/riscv64/fn.hfence_gvma_all.html">arch::riscv64::hfence_gvma_all</a></li><li><a href="arch/riscv64/fn.hfence_gvma_gaddr.html">arch::riscv64::hfence_gvma_gaddr</a></li><li><a href="arch/riscv64/fn.hfence_gvma_vmid.html">arch::riscv64::hfence_gvma_vmid</a></li><li><a href="arch/riscv64/fn.hfence_vvma.html">arch::riscv64::hfence_vvma</a></li><li><a href="arch/riscv64/fn.hfence_vvma_all.html">arch::riscv64::hfence_vvma_all</a></li><li><a href="arch/riscv64/fn.hfence_vvma_asid.html">arch::riscv64::hfence_vvma_asid</a></li><li><a href="arch/riscv64/fn.hfence_vvma_vaddr.html">arch::riscv64::hfence_vvma_vaddr</a></li><li><a href="arch/riscv64/fn.hinval_gvma.html">arch::riscv64::hinval_gvma</a></li><li><a href="arch/riscv64/fn.hinval_gvma_all.html">arch::riscv64::hinval_gvma_all</a></li><li><a href="arch/riscv64/fn.hinval_gvma_gaddr.html">arch::riscv64::hinval_gvma_gaddr</a></li><li><a href="arch/riscv64/fn.hinval_gvma_vmid.html">arch::riscv64::hinval_gvma_vmid</a></li><li><a href="arch/riscv64/fn.hinval_vvma.html">arch::riscv64::hinval_vvma</a></li><li><a href="arch/riscv64/fn.hinval_vvma_all.html">arch::riscv64::hinval_vvma_all</a></li><li><a href="arch/riscv64/fn.hinval_vvma_asid.html">arch::riscv64::hinval_vvma_asid</a></li><li><a href="arch/riscv64/fn.hinval_vvma_vaddr.html">arch::riscv64::hinval_vvma_vaddr</a></li><li><a href="arch/riscv64/fn.hlv_b.html">arch::riscv64::hlv_b</a></li><li><a href="arch/riscv64/fn.hlv_bu.html">arch::riscv64::hlv_bu</a></li><li><a href="arch/riscv64/fn.hlv_d.html">arch::riscv64::hlv_d</a></li><li><a href="arch/riscv64/fn.hlv_h.html">arch::riscv64::hlv_h</a></li><li><a href="arch/riscv64/fn.hlv_hu.html">arch::riscv64::hlv_hu</a></li><li><a href="arch/riscv64/fn.hlv_w.html">arch::riscv64::hlv_w</a></li><li><a href="arch/riscv64/fn.hlv_wu.html">arch::riscv64::hlv_wu</a></li><li><a href="arch/riscv64/fn.hlvx_hu.html">arch::riscv64::hlvx_hu</a></li><li><a href="arch/riscv64/fn.hlvx_wu.html">arch::riscv64::hlvx_wu</a></li><li><a href="arch/riscv64/fn.hsv_b.html">arch::riscv64::hsv_b</a></li><li><a href="arch/riscv64/fn.hsv_d.html">arch::riscv64::hsv_d</a></li><li><a href="arch/riscv64/fn.hsv_h.html">arch::riscv64::hsv_h</a></li><li><a href="arch/riscv64/fn.hsv_w.html">arch::riscv64::hsv_w</a></li><li><a href="arch/riscv64/fn.kabs16.html">arch::riscv64::kabs16</a></li><li><a href="arch/riscv64/fn.kabs8.html">arch::riscv64::kabs8</a></li><li><a href="arch/riscv64/fn.kadd16.html">arch::riscv64::kadd16</a></li><li><a href="arch/riscv64/fn.kadd8.html">arch::riscv64::kadd8</a></li><li><a href="arch/riscv64/fn.kaddh.html">arch::riscv64::kaddh</a></li><li><a href="arch/riscv64/fn.kcras16.html">arch::riscv64::kcras16</a></li><li><a href="arch/riscv64/fn.kcrsa16.html">arch::riscv64::kcrsa16</a></li><li><a href="arch/riscv64/fn.ksll16.html">arch::riscv64::ksll16</a></li><li><a href="arch/riscv64/fn.ksll8.html">arch::riscv64::ksll8</a></li><li><a href="arch/riscv64/fn.kslra16.html">arch::riscv64::kslra16</a></li><li><a href="arch/riscv64/fn.kslra16u.html">arch::riscv64::kslra16u</a></li><li><a href="arch/riscv64/fn.kslra8.html">arch::riscv64::kslra8</a></li><li><a href="arch/riscv64/fn.kslra8u.html">arch::riscv64::kslra8u</a></li><li><a href="arch/riscv64/fn.kstas16.html">arch::riscv64::kstas16</a></li><li><a href="arch/riscv64/fn.kstsa16.html">arch::riscv64::kstsa16</a></li><li><a href="arch/riscv64/fn.ksub16.html">arch::riscv64::ksub16</a></li><li><a href="arch/riscv64/fn.ksub8.html">arch::riscv64::ksub8</a></li><li><a href="arch/riscv64/fn.ksubh.html">arch::riscv64::ksubh</a></li><li><a href="arch/riscv64/fn.nop.html">arch::riscv64::nop</a></li><li><a href="arch/riscv64/fn.pause.html">arch::riscv64::pause</a></li><li><a href="arch/riscv64/fn.pbsad.html">arch::riscv64::pbsad</a></li><li><a href="arch/riscv64/fn.pbsada.html">arch::riscv64::pbsada</a></li><li><a href="arch/riscv64/fn.pkbt16.html">arch::riscv64::pkbt16</a></li><li><a href="arch/riscv64/fn.pktb16.html">arch::riscv64::pktb16</a></li><li><a href="arch/riscv64/fn.radd16.html">arch::riscv64::radd16</a></li><li><a href="arch/riscv64/fn.radd8.html">arch::riscv64::radd8</a></li><li><a href="arch/riscv64/fn.rcras16.html">arch::riscv64::rcras16</a></li><li><a href="arch/riscv64/fn.rcrsa16.html">arch::riscv64::rcrsa16</a></li><li><a href="arch/riscv64/fn.rstas16.html">arch::riscv64::rstas16</a></li><li><a href="arch/riscv64/fn.rstsa16.html">arch::riscv64::rstsa16</a></li><li><a href="arch/riscv64/fn.rsub16.html">arch::riscv64::rsub16</a></li><li><a href="arch/riscv64/fn.rsub8.html">arch::riscv64::rsub8</a></li><li><a href="arch/riscv64/fn.scmple16.html">arch::riscv64::scmple16</a></li><li><a href="arch/riscv64/fn.scmple8.html">arch::riscv64::scmple8</a></li><li><a href="arch/riscv64/fn.scmplt16.html">arch::riscv64::scmplt16</a></li><li><a href="arch/riscv64/fn.scmplt8.html">arch::riscv64::scmplt8</a></li><li><a href="arch/riscv64/fn.sfence_inval_ir.html">arch::riscv64::sfence_inval_ir</a></li><li><a href="arch/riscv64/fn.sfence_vma.html">arch::riscv64::sfence_vma</a></li><li><a href="arch/riscv64/fn.sfence_vma_all.html">arch::riscv64::sfence_vma_all</a></li><li><a href="arch/riscv64/fn.sfence_vma_asid.html">arch::riscv64::sfence_vma_asid</a></li><li><a href="arch/riscv64/fn.sfence_vma_vaddr.html">arch::riscv64::sfence_vma_vaddr</a></li><li><a href="arch/riscv64/fn.sfence_w_inval.html">arch::riscv64::sfence_w_inval</a></li><li><a href="arch/riscv64/fn.sinval_vma.html">arch::riscv64::sinval_vma</a></li><li><a href="arch/riscv64/fn.sinval_vma_all.html">arch::riscv64::sinval_vma_all</a></li><li><a href="arch/riscv64/fn.sinval_vma_asid.html">arch::riscv64::sinval_vma_asid</a></li><li><a href="arch/riscv64/fn.sinval_vma_vaddr.html">arch::riscv64::sinval_vma_vaddr</a></li><li><a href="arch/riscv64/fn.sll16.html">arch::riscv64::sll16</a></li><li><a href="arch/riscv64/fn.sll8.html">arch::riscv64::sll8</a></li><li><a href="arch/riscv64/fn.sm3p0.html">arch::riscv64::sm3p0</a></li><li><a href="arch/riscv64/fn.sm3p1.html">arch::riscv64::sm3p1</a></li><li><a href="arch/riscv64/fn.sm4ed.html">arch::riscv64::sm4ed</a></li><li><a href="arch/riscv64/fn.sm4ks.html">arch::riscv64::sm4ks</a></li><li><a href="arch/riscv64/fn.smaqa.html">arch::riscv64::smaqa</a></li><li><a href="arch/riscv64/fn.smaqasu.html">arch::riscv64::smaqasu</a></li><li><a href="arch/riscv64/fn.smax16.html">arch::riscv64::smax16</a></li><li><a href="arch/riscv64/fn.smax8.html">arch::riscv64::smax8</a></li><li><a href="arch/riscv64/fn.smin16.html">arch::riscv64::smin16</a></li><li><a href="arch/riscv64/fn.smin8.html">arch::riscv64::smin8</a></li><li><a href="arch/riscv64/fn.sra16.html">arch::riscv64::sra16</a></li><li><a href="arch/riscv64/fn.sra16u.html">arch::riscv64::sra16u</a></li><li><a href="arch/riscv64/fn.sra8.html">arch::riscv64::sra8</a></li><li><a href="arch/riscv64/fn.sra8u.html">arch::riscv64::sra8u</a></li><li><a href="arch/riscv64/fn.srl16.html">arch::riscv64::srl16</a></li><li><a href="arch/riscv64/fn.srl16u.html">arch::riscv64::srl16u</a></li><li><a href="arch/riscv64/fn.srl8.html">arch::riscv64::srl8</a></li><li><a href="arch/riscv64/fn.srl8u.html">arch::riscv64::srl8u</a></li><li><a href="arch/riscv64/fn.stas16.html">arch::riscv64::stas16</a></li><li><a href="arch/riscv64/fn.stsa16.html">arch::riscv64::stsa16</a></li><li><a href="arch/riscv64/fn.sub16.html">arch::riscv64::sub16</a></li><li><a href="arch/riscv64/fn.sub8.html">arch::riscv64::sub8</a></li><li><a href="arch/riscv64/fn.sunpkd810.html">arch::riscv64::sunpkd810</a></li><li><a href="arch/riscv64/fn.sunpkd820.html">arch::riscv64::sunpkd820</a></li><li><a href="arch/riscv64/fn.sunpkd830.html">arch::riscv64::sunpkd830</a></li><li><a href="arch/riscv64/fn.sunpkd831.html">arch::riscv64::sunpkd831</a></li><li><a href="arch/riscv64/fn.sunpkd832.html">arch::riscv64::sunpkd832</a></li><li><a href="arch/riscv64/fn.swap16.html">arch::riscv64::swap16</a></li><li><a href="arch/riscv64/fn.swap8.html">arch::riscv64::swap8</a></li><li><a href="arch/riscv64/fn.ucmple16.html">arch::riscv64::ucmple16</a></li><li><a href="arch/riscv64/fn.ucmple8.html">arch::riscv64::ucmple8</a></li><li><a href="arch/riscv64/fn.ucmplt16.html">arch::riscv64::ucmplt16</a></li><li><a href="arch/riscv64/fn.ucmplt8.html">arch::riscv64::ucmplt8</a></li><li><a href="arch/riscv64/fn.ukadd16.html">arch::riscv64::ukadd16</a></li><li><a href="arch/riscv64/fn.ukadd8.html">arch::riscv64::ukadd8</a></li><li><a href="arch/riscv64/fn.ukaddh.html">arch::riscv64::ukaddh</a></li><li><a href="arch/riscv64/fn.ukcras16.html">arch::riscv64::ukcras16</a></li><li><a href="arch/riscv64/fn.ukcrsa16.html">arch::riscv64::ukcrsa16</a></li><li><a href="arch/riscv64/fn.ukstas16.html">arch::riscv64::ukstas16</a></li><li><a href="arch/riscv64/fn.ukstsa16.html">arch::riscv64::ukstsa16</a></li><li><a href="arch/riscv64/fn.uksub16.html">arch::riscv64::uksub16</a></li><li><a href="arch/riscv64/fn.uksub8.html">arch::riscv64::uksub8</a></li><li><a href="arch/riscv64/fn.uksubh.html">arch::riscv64::uksubh</a></li><li><a href="arch/riscv64/fn.umaqa.html">arch::riscv64::umaqa</a></li><li><a href="arch/riscv64/fn.umax16.html">arch::riscv64::umax16</a></li><li><a href="arch/riscv64/fn.umax8.html">arch::riscv64::umax8</a></li><li><a href="arch/riscv64/fn.umin16.html">arch::riscv64::umin16</a></li><li><a href="arch/riscv64/fn.umin8.html">arch::riscv64::umin8</a></li><li><a href="arch/riscv64/fn.uradd16.html">arch::riscv64::uradd16</a></li><li><a href="arch/riscv64/fn.uradd8.html">arch::riscv64::uradd8</a></li><li><a href="arch/riscv64/fn.urcras16.html">arch::riscv64::urcras16</a></li><li><a href="arch/riscv64/fn.urcrsa16.html">arch::riscv64::urcrsa16</a></li><li><a href="arch/riscv64/fn.urstas16.html">arch::riscv64::urstas16</a></li><li><a href="arch/riscv64/fn.urstsa16.html">arch::riscv64::urstsa16</a></li><li><a href="arch/riscv64/fn.ursub16.html">arch::riscv64::ursub16</a></li><li><a href="arch/riscv64/fn.ursub8.html">arch::riscv64::ursub8</a></li><li><a href="arch/riscv64/fn.wfi.html">arch::riscv64::wfi</a></li><li><a href="arch/riscv64/fn.zunpkd810.html">arch::riscv64::zunpkd810</a></li><li><a href="arch/riscv64/fn.zunpkd820.html">arch::riscv64::zunpkd820</a></li><li><a href="arch/riscv64/fn.zunpkd830.html">arch::riscv64::zunpkd830</a></li><li><a href="arch/riscv64/fn.zunpkd831.html">arch::riscv64::zunpkd831</a></li><li><a href="arch/riscv64/fn.zunpkd832.html">arch::riscv64::zunpkd832</a></li><li><a href="arch/wasm32/fn.f32x4.html">arch::wasm32::f32x4</a></li><li><a href="arch/wasm32/fn.f32x4_abs.html">arch::wasm32::f32x4_abs</a></li><li><a href="arch/wasm32/fn.f32x4_add.html">arch::wasm32::f32x4_add</a></li><li><a href="arch/wasm32/fn.f32x4_ceil.html">arch::wasm32::f32x4_ceil</a></li><li><a href="arch/wasm32/fn.f32x4_convert_i32x4.html">arch::wasm32::f32x4_convert_i32x4</a></li><li><a href="arch/wasm32/fn.f32x4_convert_u32x4.html">arch::wasm32::f32x4_convert_u32x4</a></li><li><a href="arch/wasm32/fn.f32x4_demote_f64x2_zero.html">arch::wasm32::f32x4_demote_f64x2_zero</a></li><li><a href="arch/wasm32/fn.f32x4_div.html">arch::wasm32::f32x4_div</a></li><li><a href="arch/wasm32/fn.f32x4_eq.html">arch::wasm32::f32x4_eq</a></li><li><a href="arch/wasm32/fn.f32x4_extract_lane.html">arch::wasm32::f32x4_extract_lane</a></li><li><a href="arch/wasm32/fn.f32x4_floor.html">arch::wasm32::f32x4_floor</a></li><li><a href="arch/wasm32/fn.f32x4_ge.html">arch::wasm32::f32x4_ge</a></li><li><a href="arch/wasm32/fn.f32x4_gt.html">arch::wasm32::f32x4_gt</a></li><li><a href="arch/wasm32/fn.f32x4_le.html">arch::wasm32::f32x4_le</a></li><li><a href="arch/wasm32/fn.f32x4_lt.html">arch::wasm32::f32x4_lt</a></li><li><a href="arch/wasm32/fn.f32x4_max.html">arch::wasm32::f32x4_max</a></li><li><a href="arch/wasm32/fn.f32x4_min.html">arch::wasm32::f32x4_min</a></li><li><a href="arch/wasm32/fn.f32x4_mul.html">arch::wasm32::f32x4_mul</a></li><li><a href="arch/wasm32/fn.f32x4_ne.html">arch::wasm32::f32x4_ne</a></li><li><a href="arch/wasm32/fn.f32x4_nearest.html">arch::wasm32::f32x4_nearest</a></li><li><a href="arch/wasm32/fn.f32x4_neg.html">arch::wasm32::f32x4_neg</a></li><li><a href="arch/wasm32/fn.f32x4_pmax.html">arch::wasm32::f32x4_pmax</a></li><li><a href="arch/wasm32/fn.f32x4_pmin.html">arch::wasm32::f32x4_pmin</a></li><li><a href="arch/wasm32/fn.f32x4_relaxed_madd.html">arch::wasm32::f32x4_relaxed_madd</a></li><li><a href="arch/wasm32/fn.f32x4_relaxed_max.html">arch::wasm32::f32x4_relaxed_max</a></li><li><a href="arch/wasm32/fn.f32x4_relaxed_min.html">arch::wasm32::f32x4_relaxed_min</a></li><li><a href="arch/wasm32/fn.f32x4_relaxed_nmadd.html">arch::wasm32::f32x4_relaxed_nmadd</a></li><li><a href="arch/wasm32/fn.f32x4_replace_lane.html">arch::wasm32::f32x4_replace_lane</a></li><li><a href="arch/wasm32/fn.f32x4_splat.html">arch::wasm32::f32x4_splat</a></li><li><a href="arch/wasm32/fn.f32x4_sqrt.html">arch::wasm32::f32x4_sqrt</a></li><li><a href="arch/wasm32/fn.f32x4_sub.html">arch::wasm32::f32x4_sub</a></li><li><a href="arch/wasm32/fn.f32x4_trunc.html">arch::wasm32::f32x4_trunc</a></li><li><a href="arch/wasm32/fn.f64x2.html">arch::wasm32::f64x2</a></li><li><a href="arch/wasm32/fn.f64x2_abs.html">arch::wasm32::f64x2_abs</a></li><li><a href="arch/wasm32/fn.f64x2_add.html">arch::wasm32::f64x2_add</a></li><li><a href="arch/wasm32/fn.f64x2_ceil.html">arch::wasm32::f64x2_ceil</a></li><li><a href="arch/wasm32/fn.f64x2_convert_low_i32x4.html">arch::wasm32::f64x2_convert_low_i32x4</a></li><li><a href="arch/wasm32/fn.f64x2_convert_low_u32x4.html">arch::wasm32::f64x2_convert_low_u32x4</a></li><li><a href="arch/wasm32/fn.f64x2_div.html">arch::wasm32::f64x2_div</a></li><li><a href="arch/wasm32/fn.f64x2_eq.html">arch::wasm32::f64x2_eq</a></li><li><a href="arch/wasm32/fn.f64x2_extract_lane.html">arch::wasm32::f64x2_extract_lane</a></li><li><a href="arch/wasm32/fn.f64x2_floor.html">arch::wasm32::f64x2_floor</a></li><li><a href="arch/wasm32/fn.f64x2_ge.html">arch::wasm32::f64x2_ge</a></li><li><a href="arch/wasm32/fn.f64x2_gt.html">arch::wasm32::f64x2_gt</a></li><li><a href="arch/wasm32/fn.f64x2_le.html">arch::wasm32::f64x2_le</a></li><li><a href="arch/wasm32/fn.f64x2_lt.html">arch::wasm32::f64x2_lt</a></li><li><a href="arch/wasm32/fn.f64x2_max.html">arch::wasm32::f64x2_max</a></li><li><a href="arch/wasm32/fn.f64x2_min.html">arch::wasm32::f64x2_min</a></li><li><a href="arch/wasm32/fn.f64x2_mul.html">arch::wasm32::f64x2_mul</a></li><li><a href="arch/wasm32/fn.f64x2_ne.html">arch::wasm32::f64x2_ne</a></li><li><a href="arch/wasm32/fn.f64x2_nearest.html">arch::wasm32::f64x2_nearest</a></li><li><a href="arch/wasm32/fn.f64x2_neg.html">arch::wasm32::f64x2_neg</a></li><li><a href="arch/wasm32/fn.f64x2_pmax.html">arch::wasm32::f64x2_pmax</a></li><li><a href="arch/wasm32/fn.f64x2_pmin.html">arch::wasm32::f64x2_pmin</a></li><li><a href="arch/wasm32/fn.f64x2_promote_low_f32x4.html">arch::wasm32::f64x2_promote_low_f32x4</a></li><li><a href="arch/wasm32/fn.f64x2_relaxed_madd.html">arch::wasm32::f64x2_relaxed_madd</a></li><li><a href="arch/wasm32/fn.f64x2_relaxed_max.html">arch::wasm32::f64x2_relaxed_max</a></li><li><a href="arch/wasm32/fn.f64x2_relaxed_min.html">arch::wasm32::f64x2_relaxed_min</a></li><li><a href="arch/wasm32/fn.f64x2_relaxed_nmadd.html">arch::wasm32::f64x2_relaxed_nmadd</a></li><li><a href="arch/wasm32/fn.f64x2_replace_lane.html">arch::wasm32::f64x2_replace_lane</a></li><li><a href="arch/wasm32/fn.f64x2_splat.html">arch::wasm32::f64x2_splat</a></li><li><a href="arch/wasm32/fn.f64x2_sqrt.html">arch::wasm32::f64x2_sqrt</a></li><li><a href="arch/wasm32/fn.f64x2_sub.html">arch::wasm32::f64x2_sub</a></li><li><a href="arch/wasm32/fn.f64x2_trunc.html">arch::wasm32::f64x2_trunc</a></li><li><a href="arch/wasm32/fn.i16x8.html">arch::wasm32::i16x8</a></li><li><a href="arch/wasm32/fn.i16x8_abs.html">arch::wasm32::i16x8_abs</a></li><li><a href="arch/wasm32/fn.i16x8_add.html">arch::wasm32::i16x8_add</a></li><li><a href="arch/wasm32/fn.i16x8_add_sat.html">arch::wasm32::i16x8_add_sat</a></li><li><a href="arch/wasm32/fn.i16x8_all_true.html">arch::wasm32::i16x8_all_true</a></li><li><a href="arch/wasm32/fn.i16x8_bitmask.html">arch::wasm32::i16x8_bitmask</a></li><li><a href="arch/wasm32/fn.i16x8_eq.html">arch::wasm32::i16x8_eq</a></li><li><a href="arch/wasm32/fn.i16x8_extadd_pairwise_i8x16.html">arch::wasm32::i16x8_extadd_pairwise_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extadd_pairwise_u8x16.html">arch::wasm32::i16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_high_i8x16.html">arch::wasm32::i16x8_extend_high_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_high_u8x16.html">arch::wasm32::i16x8_extend_high_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_low_i8x16.html">arch::wasm32::i16x8_extend_low_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_low_u8x16.html">arch::wasm32::i16x8_extend_low_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_high_i8x16.html">arch::wasm32::i16x8_extmul_high_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_high_u8x16.html">arch::wasm32::i16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_low_i8x16.html">arch::wasm32::i16x8_extmul_low_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_low_u8x16.html">arch::wasm32::i16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extract_lane.html">arch::wasm32::i16x8_extract_lane</a></li><li><a href="arch/wasm32/fn.i16x8_ge.html">arch::wasm32::i16x8_ge</a></li><li><a href="arch/wasm32/fn.i16x8_gt.html">arch::wasm32::i16x8_gt</a></li><li><a href="arch/wasm32/fn.i16x8_le.html">arch::wasm32::i16x8_le</a></li><li><a href="arch/wasm32/fn.i16x8_load_extend_i8x8.html">arch::wasm32::i16x8_load_extend_i8x8</a></li><li><a href="arch/wasm32/fn.i16x8_load_extend_u8x8.html">arch::wasm32::i16x8_load_extend_u8x8</a></li><li><a href="arch/wasm32/fn.i16x8_lt.html">arch::wasm32::i16x8_lt</a></li><li><a href="arch/wasm32/fn.i16x8_max.html">arch::wasm32::i16x8_max</a></li><li><a href="arch/wasm32/fn.i16x8_min.html">arch::wasm32::i16x8_min</a></li><li><a href="arch/wasm32/fn.i16x8_mul.html">arch::wasm32::i16x8_mul</a></li><li><a href="arch/wasm32/fn.i16x8_narrow_i32x4.html">arch::wasm32::i16x8_narrow_i32x4</a></li><li><a href="arch/wasm32/fn.i16x8_ne.html">arch::wasm32::i16x8_ne</a></li><li><a href="arch/wasm32/fn.i16x8_neg.html">arch::wasm32::i16x8_neg</a></li><li><a href="arch/wasm32/fn.i16x8_q15mulr_sat.html">arch::wasm32::i16x8_q15mulr_sat</a></li><li><a href="arch/wasm32/fn.i16x8_relaxed_dot_i8x16_i7x16.html">arch::wasm32::i16x8_relaxed_dot_i8x16_i7x16</a></li><li><a href="arch/wasm32/fn.i16x8_relaxed_laneselect.html">arch::wasm32::i16x8_relaxed_laneselect</a></li><li><a href="arch/wasm32/fn.i16x8_relaxed_q15mulr.html">arch::wasm32::i16x8_relaxed_q15mulr</a></li><li><a href="arch/wasm32/fn.i16x8_replace_lane.html">arch::wasm32::i16x8_replace_lane</a></li><li><a href="arch/wasm32/fn.i16x8_shl.html">arch::wasm32::i16x8_shl</a></li><li><a href="arch/wasm32/fn.i16x8_shr.html">arch::wasm32::i16x8_shr</a></li><li><a href="arch/wasm32/fn.i16x8_shuffle.html">arch::wasm32::i16x8_shuffle</a></li><li><a href="arch/wasm32/fn.i16x8_splat.html">arch::wasm32::i16x8_splat</a></li><li><a href="arch/wasm32/fn.i16x8_sub.html">arch::wasm32::i16x8_sub</a></li><li><a href="arch/wasm32/fn.i16x8_sub_sat.html">arch::wasm32::i16x8_sub_sat</a></li><li><a href="arch/wasm32/fn.i32x4.html">arch::wasm32::i32x4</a></li><li><a href="arch/wasm32/fn.i32x4_abs.html">arch::wasm32::i32x4_abs</a></li><li><a href="arch/wasm32/fn.i32x4_add.html">arch::wasm32::i32x4_add</a></li><li><a href="arch/wasm32/fn.i32x4_all_true.html">arch::wasm32::i32x4_all_true</a></li><li><a href="arch/wasm32/fn.i32x4_bitmask.html">arch::wasm32::i32x4_bitmask</a></li><li><a href="arch/wasm32/fn.i32x4_dot_i16x8.html">arch::wasm32::i32x4_dot_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_eq.html">arch::wasm32::i32x4_eq</a></li><li><a href="arch/wasm32/fn.i32x4_extadd_pairwise_i16x8.html">arch::wasm32::i32x4_extadd_pairwise_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extadd_pairwise_u16x8.html">arch::wasm32::i32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_high_i16x8.html">arch::wasm32::i32x4_extend_high_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_high_u16x8.html">arch::wasm32::i32x4_extend_high_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_low_i16x8.html">arch::wasm32::i32x4_extend_low_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_low_u16x8.html">arch::wasm32::i32x4_extend_low_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_high_i16x8.html">arch::wasm32::i32x4_extmul_high_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_high_u16x8.html">arch::wasm32::i32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_low_i16x8.html">arch::wasm32::i32x4_extmul_low_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_low_u16x8.html">arch::wasm32::i32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extract_lane.html">arch::wasm32::i32x4_extract_lane</a></li><li><a href="arch/wasm32/fn.i32x4_ge.html">arch::wasm32::i32x4_ge</a></li><li><a href="arch/wasm32/fn.i32x4_gt.html">arch::wasm32::i32x4_gt</a></li><li><a href="arch/wasm32/fn.i32x4_le.html">arch::wasm32::i32x4_le</a></li><li><a href="arch/wasm32/fn.i32x4_load_extend_i16x4.html">arch::wasm32::i32x4_load_extend_i16x4</a></li><li><a href="arch/wasm32/fn.i32x4_load_extend_u16x4.html">arch::wasm32::i32x4_load_extend_u16x4</a></li><li><a href="arch/wasm32/fn.i32x4_lt.html">arch::wasm32::i32x4_lt</a></li><li><a href="arch/wasm32/fn.i32x4_max.html">arch::wasm32::i32x4_max</a></li><li><a href="arch/wasm32/fn.i32x4_min.html">arch::wasm32::i32x4_min</a></li><li><a href="arch/wasm32/fn.i32x4_mul.html">arch::wasm32::i32x4_mul</a></li><li><a href="arch/wasm32/fn.i32x4_ne.html">arch::wasm32::i32x4_ne</a></li><li><a href="arch/wasm32/fn.i32x4_neg.html">arch::wasm32::i32x4_neg</a></li><li><a href="arch/wasm32/fn.i32x4_relaxed_dot_i8x16_i7x16_add.html">arch::wasm32::i32x4_relaxed_dot_i8x16_i7x16_add</a></li><li><a href="arch/wasm32/fn.i32x4_relaxed_laneselect.html">arch::wasm32::i32x4_relaxed_laneselect</a></li><li><a href="arch/wasm32/fn.i32x4_relaxed_trunc_f32x4.html">arch::wasm32::i32x4_relaxed_trunc_f32x4</a></li><li><a href="arch/wasm32/fn.i32x4_relaxed_trunc_f64x2_zero.html">arch::wasm32::i32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="arch/wasm32/fn.i32x4_replace_lane.html">arch::wasm32::i32x4_replace_lane</a></li><li><a href="arch/wasm32/fn.i32x4_shl.html">arch::wasm32::i32x4_shl</a></li><li><a href="arch/wasm32/fn.i32x4_shr.html">arch::wasm32::i32x4_shr</a></li><li><a href="arch/wasm32/fn.i32x4_shuffle.html">arch::wasm32::i32x4_shuffle</a></li><li><a href="arch/wasm32/fn.i32x4_splat.html">arch::wasm32::i32x4_splat</a></li><li><a href="arch/wasm32/fn.i32x4_sub.html">arch::wasm32::i32x4_sub</a></li><li><a href="arch/wasm32/fn.i32x4_trunc_sat_f32x4.html">arch::wasm32::i32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm32/fn.i32x4_trunc_sat_f64x2_zero.html">arch::wasm32::i32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm32/fn.i64x2.html">arch::wasm32::i64x2</a></li><li><a href="arch/wasm32/fn.i64x2_abs.html">arch::wasm32::i64x2_abs</a></li><li><a href="arch/wasm32/fn.i64x2_add.html">arch::wasm32::i64x2_add</a></li><li><a href="arch/wasm32/fn.i64x2_all_true.html">arch::wasm32::i64x2_all_true</a></li><li><a href="arch/wasm32/fn.i64x2_bitmask.html">arch::wasm32::i64x2_bitmask</a></li><li><a href="arch/wasm32/fn.i64x2_eq.html">arch::wasm32::i64x2_eq</a></li><li><a href="arch/wasm32/fn.i64x2_extend_high_i32x4.html">arch::wasm32::i64x2_extend_high_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extend_high_u32x4.html">arch::wasm32::i64x2_extend_high_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extend_low_i32x4.html">arch::wasm32::i64x2_extend_low_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extend_low_u32x4.html">arch::wasm32::i64x2_extend_low_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_high_i32x4.html">arch::wasm32::i64x2_extmul_high_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_high_u32x4.html">arch::wasm32::i64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_low_i32x4.html">arch::wasm32::i64x2_extmul_low_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_low_u32x4.html">arch::wasm32::i64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extract_lane.html">arch::wasm32::i64x2_extract_lane</a></li><li><a href="arch/wasm32/fn.i64x2_ge.html">arch::wasm32::i64x2_ge</a></li><li><a href="arch/wasm32/fn.i64x2_gt.html">arch::wasm32::i64x2_gt</a></li><li><a href="arch/wasm32/fn.i64x2_le.html">arch::wasm32::i64x2_le</a></li><li><a href="arch/wasm32/fn.i64x2_load_extend_i32x2.html">arch::wasm32::i64x2_load_extend_i32x2</a></li><li><a href="arch/wasm32/fn.i64x2_load_extend_u32x2.html">arch::wasm32::i64x2_load_extend_u32x2</a></li><li><a href="arch/wasm32/fn.i64x2_lt.html">arch::wasm32::i64x2_lt</a></li><li><a href="arch/wasm32/fn.i64x2_mul.html">arch::wasm32::i64x2_mul</a></li><li><a href="arch/wasm32/fn.i64x2_ne.html">arch::wasm32::i64x2_ne</a></li><li><a href="arch/wasm32/fn.i64x2_neg.html">arch::wasm32::i64x2_neg</a></li><li><a href="arch/wasm32/fn.i64x2_relaxed_laneselect.html">arch::wasm32::i64x2_relaxed_laneselect</a></li><li><a href="arch/wasm32/fn.i64x2_replace_lane.html">arch::wasm32::i64x2_replace_lane</a></li><li><a href="arch/wasm32/fn.i64x2_shl.html">arch::wasm32::i64x2_shl</a></li><li><a href="arch/wasm32/fn.i64x2_shr.html">arch::wasm32::i64x2_shr</a></li><li><a href="arch/wasm32/fn.i64x2_shuffle.html">arch::wasm32::i64x2_shuffle</a></li><li><a href="arch/wasm32/fn.i64x2_splat.html">arch::wasm32::i64x2_splat</a></li><li><a href="arch/wasm32/fn.i64x2_sub.html">arch::wasm32::i64x2_sub</a></li><li><a href="arch/wasm32/fn.i8x16.html">arch::wasm32::i8x16</a></li><li><a href="arch/wasm32/fn.i8x16_abs.html">arch::wasm32::i8x16_abs</a></li><li><a href="arch/wasm32/fn.i8x16_add.html">arch::wasm32::i8x16_add</a></li><li><a href="arch/wasm32/fn.i8x16_add_sat.html">arch::wasm32::i8x16_add_sat</a></li><li><a href="arch/wasm32/fn.i8x16_all_true.html">arch::wasm32::i8x16_all_true</a></li><li><a href="arch/wasm32/fn.i8x16_bitmask.html">arch::wasm32::i8x16_bitmask</a></li><li><a href="arch/wasm32/fn.i8x16_eq.html">arch::wasm32::i8x16_eq</a></li><li><a href="arch/wasm32/fn.i8x16_extract_lane.html">arch::wasm32::i8x16_extract_lane</a></li><li><a href="arch/wasm32/fn.i8x16_ge.html">arch::wasm32::i8x16_ge</a></li><li><a href="arch/wasm32/fn.i8x16_gt.html">arch::wasm32::i8x16_gt</a></li><li><a href="arch/wasm32/fn.i8x16_le.html">arch::wasm32::i8x16_le</a></li><li><a href="arch/wasm32/fn.i8x16_lt.html">arch::wasm32::i8x16_lt</a></li><li><a href="arch/wasm32/fn.i8x16_max.html">arch::wasm32::i8x16_max</a></li><li><a href="arch/wasm32/fn.i8x16_min.html">arch::wasm32::i8x16_min</a></li><li><a href="arch/wasm32/fn.i8x16_narrow_i16x8.html">arch::wasm32::i8x16_narrow_i16x8</a></li><li><a href="arch/wasm32/fn.i8x16_ne.html">arch::wasm32::i8x16_ne</a></li><li><a href="arch/wasm32/fn.i8x16_neg.html">arch::wasm32::i8x16_neg</a></li><li><a href="arch/wasm32/fn.i8x16_popcnt.html">arch::wasm32::i8x16_popcnt</a></li><li><a href="arch/wasm32/fn.i8x16_relaxed_laneselect.html">arch::wasm32::i8x16_relaxed_laneselect</a></li><li><a href="arch/wasm32/fn.i8x16_relaxed_swizzle.html">arch::wasm32::i8x16_relaxed_swizzle</a></li><li><a href="arch/wasm32/fn.i8x16_replace_lane.html">arch::wasm32::i8x16_replace_lane</a></li><li><a href="arch/wasm32/fn.i8x16_shl.html">arch::wasm32::i8x16_shl</a></li><li><a href="arch/wasm32/fn.i8x16_shr.html">arch::wasm32::i8x16_shr</a></li><li><a href="arch/wasm32/fn.i8x16_shuffle.html">arch::wasm32::i8x16_shuffle</a></li><li><a href="arch/wasm32/fn.i8x16_splat.html">arch::wasm32::i8x16_splat</a></li><li><a href="arch/wasm32/fn.i8x16_sub.html">arch::wasm32::i8x16_sub</a></li><li><a href="arch/wasm32/fn.i8x16_sub_sat.html">arch::wasm32::i8x16_sub_sat</a></li><li><a href="arch/wasm32/fn.i8x16_swizzle.html">arch::wasm32::i8x16_swizzle</a></li><li><a href="arch/wasm32/fn.memory_atomic_notify.html">arch::wasm32::memory_atomic_notify</a></li><li><a href="arch/wasm32/fn.memory_atomic_wait32.html">arch::wasm32::memory_atomic_wait32</a></li><li><a href="arch/wasm32/fn.memory_atomic_wait64.html">arch::wasm32::memory_atomic_wait64</a></li><li><a href="arch/wasm32/fn.memory_grow.html">arch::wasm32::memory_grow</a></li><li><a href="arch/wasm32/fn.memory_size.html">arch::wasm32::memory_size</a></li><li><a href="arch/wasm32/fn.u16x8.html">arch::wasm32::u16x8</a></li><li><a href="arch/wasm32/fn.u16x8_add.html">arch::wasm32::u16x8_add</a></li><li><a href="arch/wasm32/fn.u16x8_add_sat.html">arch::wasm32::u16x8_add_sat</a></li><li><a href="arch/wasm32/fn.u16x8_all_true.html">arch::wasm32::u16x8_all_true</a></li><li><a href="arch/wasm32/fn.u16x8_avgr.html">arch::wasm32::u16x8_avgr</a></li><li><a href="arch/wasm32/fn.u16x8_bitmask.html">arch::wasm32::u16x8_bitmask</a></li><li><a href="arch/wasm32/fn.u16x8_eq.html">arch::wasm32::u16x8_eq</a></li><li><a href="arch/wasm32/fn.u16x8_extadd_pairwise_u8x16.html">arch::wasm32::u16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extend_high_u8x16.html">arch::wasm32::u16x8_extend_high_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extend_low_u8x16.html">arch::wasm32::u16x8_extend_low_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extmul_high_u8x16.html">arch::wasm32::u16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extmul_low_u8x16.html">arch::wasm32::u16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extract_lane.html">arch::wasm32::u16x8_extract_lane</a></li><li><a href="arch/wasm32/fn.u16x8_ge.html">arch::wasm32::u16x8_ge</a></li><li><a href="arch/wasm32/fn.u16x8_gt.html">arch::wasm32::u16x8_gt</a></li><li><a href="arch/wasm32/fn.u16x8_le.html">arch::wasm32::u16x8_le</a></li><li><a href="arch/wasm32/fn.u16x8_load_extend_u8x8.html">arch::wasm32::u16x8_load_extend_u8x8</a></li><li><a href="arch/wasm32/fn.u16x8_lt.html">arch::wasm32::u16x8_lt</a></li><li><a href="arch/wasm32/fn.u16x8_max.html">arch::wasm32::u16x8_max</a></li><li><a href="arch/wasm32/fn.u16x8_min.html">arch::wasm32::u16x8_min</a></li><li><a href="arch/wasm32/fn.u16x8_mul.html">arch::wasm32::u16x8_mul</a></li><li><a href="arch/wasm32/fn.u16x8_narrow_i32x4.html">arch::wasm32::u16x8_narrow_i32x4</a></li><li><a href="arch/wasm32/fn.u16x8_ne.html">arch::wasm32::u16x8_ne</a></li><li><a href="arch/wasm32/fn.u16x8_replace_lane.html">arch::wasm32::u16x8_replace_lane</a></li><li><a href="arch/wasm32/fn.u16x8_shl.html">arch::wasm32::u16x8_shl</a></li><li><a href="arch/wasm32/fn.u16x8_shr.html">arch::wasm32::u16x8_shr</a></li><li><a href="arch/wasm32/fn.u16x8_shuffle.html">arch::wasm32::u16x8_shuffle</a></li><li><a href="arch/wasm32/fn.u16x8_splat.html">arch::wasm32::u16x8_splat</a></li><li><a href="arch/wasm32/fn.u16x8_sub.html">arch::wasm32::u16x8_sub</a></li><li><a href="arch/wasm32/fn.u16x8_sub_sat.html">arch::wasm32::u16x8_sub_sat</a></li><li><a href="arch/wasm32/fn.u32x4.html">arch::wasm32::u32x4</a></li><li><a href="arch/wasm32/fn.u32x4_add.html">arch::wasm32::u32x4_add</a></li><li><a href="arch/wasm32/fn.u32x4_all_true.html">arch::wasm32::u32x4_all_true</a></li><li><a href="arch/wasm32/fn.u32x4_bitmask.html">arch::wasm32::u32x4_bitmask</a></li><li><a href="arch/wasm32/fn.u32x4_eq.html">arch::wasm32::u32x4_eq</a></li><li><a href="arch/wasm32/fn.u32x4_extadd_pairwise_u16x8.html">arch::wasm32::u32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extend_high_u16x8.html">arch::wasm32::u32x4_extend_high_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extend_low_u16x8.html">arch::wasm32::u32x4_extend_low_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extmul_high_u16x8.html">arch::wasm32::u32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extmul_low_u16x8.html">arch::wasm32::u32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extract_lane.html">arch::wasm32::u32x4_extract_lane</a></li><li><a href="arch/wasm32/fn.u32x4_ge.html">arch::wasm32::u32x4_ge</a></li><li><a href="arch/wasm32/fn.u32x4_gt.html">arch::wasm32::u32x4_gt</a></li><li><a href="arch/wasm32/fn.u32x4_le.html">arch::wasm32::u32x4_le</a></li><li><a href="arch/wasm32/fn.u32x4_load_extend_u16x4.html">arch::wasm32::u32x4_load_extend_u16x4</a></li><li><a href="arch/wasm32/fn.u32x4_lt.html">arch::wasm32::u32x4_lt</a></li><li><a href="arch/wasm32/fn.u32x4_max.html">arch::wasm32::u32x4_max</a></li><li><a href="arch/wasm32/fn.u32x4_min.html">arch::wasm32::u32x4_min</a></li><li><a href="arch/wasm32/fn.u32x4_mul.html">arch::wasm32::u32x4_mul</a></li><li><a href="arch/wasm32/fn.u32x4_ne.html">arch::wasm32::u32x4_ne</a></li><li><a href="arch/wasm32/fn.u32x4_relaxed_trunc_f32x4.html">arch::wasm32::u32x4_relaxed_trunc_f32x4</a></li><li><a href="arch/wasm32/fn.u32x4_relaxed_trunc_f64x2_zero.html">arch::wasm32::u32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="arch/wasm32/fn.u32x4_replace_lane.html">arch::wasm32::u32x4_replace_lane</a></li><li><a href="arch/wasm32/fn.u32x4_shl.html">arch::wasm32::u32x4_shl</a></li><li><a href="arch/wasm32/fn.u32x4_shr.html">arch::wasm32::u32x4_shr</a></li><li><a href="arch/wasm32/fn.u32x4_shuffle.html">arch::wasm32::u32x4_shuffle</a></li><li><a href="arch/wasm32/fn.u32x4_splat.html">arch::wasm32::u32x4_splat</a></li><li><a href="arch/wasm32/fn.u32x4_sub.html">arch::wasm32::u32x4_sub</a></li><li><a href="arch/wasm32/fn.u32x4_trunc_sat_f32x4.html">arch::wasm32::u32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm32/fn.u32x4_trunc_sat_f64x2_zero.html">arch::wasm32::u32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm32/fn.u64x2.html">arch::wasm32::u64x2</a></li><li><a href="arch/wasm32/fn.u64x2_add.html">arch::wasm32::u64x2_add</a></li><li><a href="arch/wasm32/fn.u64x2_all_true.html">arch::wasm32::u64x2_all_true</a></li><li><a href="arch/wasm32/fn.u64x2_bitmask.html">arch::wasm32::u64x2_bitmask</a></li><li><a href="arch/wasm32/fn.u64x2_eq.html">arch::wasm32::u64x2_eq</a></li><li><a href="arch/wasm32/fn.u64x2_extend_high_u32x4.html">arch::wasm32::u64x2_extend_high_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extend_low_u32x4.html">arch::wasm32::u64x2_extend_low_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extmul_high_u32x4.html">arch::wasm32::u64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extmul_low_u32x4.html">arch::wasm32::u64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extract_lane.html">arch::wasm32::u64x2_extract_lane</a></li><li><a href="arch/wasm32/fn.u64x2_load_extend_u32x2.html">arch::wasm32::u64x2_load_extend_u32x2</a></li><li><a href="arch/wasm32/fn.u64x2_mul.html">arch::wasm32::u64x2_mul</a></li><li><a href="arch/wasm32/fn.u64x2_ne.html">arch::wasm32::u64x2_ne</a></li><li><a href="arch/wasm32/fn.u64x2_replace_lane.html">arch::wasm32::u64x2_replace_lane</a></li><li><a href="arch/wasm32/fn.u64x2_shl.html">arch::wasm32::u64x2_shl</a></li><li><a href="arch/wasm32/fn.u64x2_shr.html">arch::wasm32::u64x2_shr</a></li><li><a href="arch/wasm32/fn.u64x2_shuffle.html">arch::wasm32::u64x2_shuffle</a></li><li><a href="arch/wasm32/fn.u64x2_splat.html">arch::wasm32::u64x2_splat</a></li><li><a href="arch/wasm32/fn.u64x2_sub.html">arch::wasm32::u64x2_sub</a></li><li><a href="arch/wasm32/fn.u8x16.html">arch::wasm32::u8x16</a></li><li><a href="arch/wasm32/fn.u8x16_add.html">arch::wasm32::u8x16_add</a></li><li><a href="arch/wasm32/fn.u8x16_add_sat.html">arch::wasm32::u8x16_add_sat</a></li><li><a href="arch/wasm32/fn.u8x16_all_true.html">arch::wasm32::u8x16_all_true</a></li><li><a href="arch/wasm32/fn.u8x16_avgr.html">arch::wasm32::u8x16_avgr</a></li><li><a href="arch/wasm32/fn.u8x16_bitmask.html">arch::wasm32::u8x16_bitmask</a></li><li><a href="arch/wasm32/fn.u8x16_eq.html">arch::wasm32::u8x16_eq</a></li><li><a href="arch/wasm32/fn.u8x16_extract_lane.html">arch::wasm32::u8x16_extract_lane</a></li><li><a href="arch/wasm32/fn.u8x16_ge.html">arch::wasm32::u8x16_ge</a></li><li><a href="arch/wasm32/fn.u8x16_gt.html">arch::wasm32::u8x16_gt</a></li><li><a href="arch/wasm32/fn.u8x16_le.html">arch::wasm32::u8x16_le</a></li><li><a href="arch/wasm32/fn.u8x16_lt.html">arch::wasm32::u8x16_lt</a></li><li><a href="arch/wasm32/fn.u8x16_max.html">arch::wasm32::u8x16_max</a></li><li><a href="arch/wasm32/fn.u8x16_min.html">arch::wasm32::u8x16_min</a></li><li><a href="arch/wasm32/fn.u8x16_narrow_i16x8.html">arch::wasm32::u8x16_narrow_i16x8</a></li><li><a href="arch/wasm32/fn.u8x16_ne.html">arch::wasm32::u8x16_ne</a></li><li><a href="arch/wasm32/fn.u8x16_popcnt.html">arch::wasm32::u8x16_popcnt</a></li><li><a href="arch/wasm32/fn.u8x16_replace_lane.html">arch::wasm32::u8x16_replace_lane</a></li><li><a href="arch/wasm32/fn.u8x16_shl.html">arch::wasm32::u8x16_shl</a></li><li><a href="arch/wasm32/fn.u8x16_shr.html">arch::wasm32::u8x16_shr</a></li><li><a href="arch/wasm32/fn.u8x16_shuffle.html">arch::wasm32::u8x16_shuffle</a></li><li><a href="arch/wasm32/fn.u8x16_splat.html">arch::wasm32::u8x16_splat</a></li><li><a href="arch/wasm32/fn.u8x16_sub.html">arch::wasm32::u8x16_sub</a></li><li><a href="arch/wasm32/fn.u8x16_sub_sat.html">arch::wasm32::u8x16_sub_sat</a></li><li><a href="arch/wasm32/fn.u8x16_swizzle.html">arch::wasm32::u8x16_swizzle</a></li><li><a href="arch/wasm32/fn.unreachable.html">arch::wasm32::unreachable</a></li><li><a href="arch/wasm32/fn.v128_and.html">arch::wasm32::v128_and</a></li><li><a href="arch/wasm32/fn.v128_andnot.html">arch::wasm32::v128_andnot</a></li><li><a href="arch/wasm32/fn.v128_any_true.html">arch::wasm32::v128_any_true</a></li><li><a href="arch/wasm32/fn.v128_bitselect.html">arch::wasm32::v128_bitselect</a></li><li><a href="arch/wasm32/fn.v128_load.html">arch::wasm32::v128_load</a></li><li><a href="arch/wasm32/fn.v128_load16_lane.html">arch::wasm32::v128_load16_lane</a></li><li><a href="arch/wasm32/fn.v128_load16_splat.html">arch::wasm32::v128_load16_splat</a></li><li><a href="arch/wasm32/fn.v128_load32_lane.html">arch::wasm32::v128_load32_lane</a></li><li><a href="arch/wasm32/fn.v128_load32_splat.html">arch::wasm32::v128_load32_splat</a></li><li><a href="arch/wasm32/fn.v128_load32_zero.html">arch::wasm32::v128_load32_zero</a></li><li><a href="arch/wasm32/fn.v128_load64_lane.html">arch::wasm32::v128_load64_lane</a></li><li><a href="arch/wasm32/fn.v128_load64_splat.html">arch::wasm32::v128_load64_splat</a></li><li><a href="arch/wasm32/fn.v128_load64_zero.html">arch::wasm32::v128_load64_zero</a></li><li><a href="arch/wasm32/fn.v128_load8_lane.html">arch::wasm32::v128_load8_lane</a></li><li><a href="arch/wasm32/fn.v128_load8_splat.html">arch::wasm32::v128_load8_splat</a></li><li><a href="arch/wasm32/fn.v128_not.html">arch::wasm32::v128_not</a></li><li><a href="arch/wasm32/fn.v128_or.html">arch::wasm32::v128_or</a></li><li><a href="arch/wasm32/fn.v128_store.html">arch::wasm32::v128_store</a></li><li><a href="arch/wasm32/fn.v128_store16_lane.html">arch::wasm32::v128_store16_lane</a></li><li><a href="arch/wasm32/fn.v128_store32_lane.html">arch::wasm32::v128_store32_lane</a></li><li><a href="arch/wasm32/fn.v128_store64_lane.html">arch::wasm32::v128_store64_lane</a></li><li><a href="arch/wasm32/fn.v128_store8_lane.html">arch::wasm32::v128_store8_lane</a></li><li><a href="arch/wasm32/fn.v128_xor.html">arch::wasm32::v128_xor</a></li><li><a href="arch/wasm64/fn.f32x4.html">arch::wasm64::f32x4</a></li><li><a href="arch/wasm64/fn.f32x4_abs.html">arch::wasm64::f32x4_abs</a></li><li><a href="arch/wasm64/fn.f32x4_add.html">arch::wasm64::f32x4_add</a></li><li><a href="arch/wasm64/fn.f32x4_ceil.html">arch::wasm64::f32x4_ceil</a></li><li><a href="arch/wasm64/fn.f32x4_convert_i32x4.html">arch::wasm64::f32x4_convert_i32x4</a></li><li><a href="arch/wasm64/fn.f32x4_convert_u32x4.html">arch::wasm64::f32x4_convert_u32x4</a></li><li><a href="arch/wasm64/fn.f32x4_demote_f64x2_zero.html">arch::wasm64::f32x4_demote_f64x2_zero</a></li><li><a href="arch/wasm64/fn.f32x4_div.html">arch::wasm64::f32x4_div</a></li><li><a href="arch/wasm64/fn.f32x4_eq.html">arch::wasm64::f32x4_eq</a></li><li><a href="arch/wasm64/fn.f32x4_extract_lane.html">arch::wasm64::f32x4_extract_lane</a></li><li><a href="arch/wasm64/fn.f32x4_floor.html">arch::wasm64::f32x4_floor</a></li><li><a href="arch/wasm64/fn.f32x4_ge.html">arch::wasm64::f32x4_ge</a></li><li><a href="arch/wasm64/fn.f32x4_gt.html">arch::wasm64::f32x4_gt</a></li><li><a href="arch/wasm64/fn.f32x4_le.html">arch::wasm64::f32x4_le</a></li><li><a href="arch/wasm64/fn.f32x4_lt.html">arch::wasm64::f32x4_lt</a></li><li><a href="arch/wasm64/fn.f32x4_max.html">arch::wasm64::f32x4_max</a></li><li><a href="arch/wasm64/fn.f32x4_min.html">arch::wasm64::f32x4_min</a></li><li><a href="arch/wasm64/fn.f32x4_mul.html">arch::wasm64::f32x4_mul</a></li><li><a href="arch/wasm64/fn.f32x4_ne.html">arch::wasm64::f32x4_ne</a></li><li><a href="arch/wasm64/fn.f32x4_nearest.html">arch::wasm64::f32x4_nearest</a></li><li><a href="arch/wasm64/fn.f32x4_neg.html">arch::wasm64::f32x4_neg</a></li><li><a href="arch/wasm64/fn.f32x4_pmax.html">arch::wasm64::f32x4_pmax</a></li><li><a href="arch/wasm64/fn.f32x4_pmin.html">arch::wasm64::f32x4_pmin</a></li><li><a href="arch/wasm64/fn.f32x4_relaxed_madd.html">arch::wasm64::f32x4_relaxed_madd</a></li><li><a href="arch/wasm64/fn.f32x4_relaxed_max.html">arch::wasm64::f32x4_relaxed_max</a></li><li><a href="arch/wasm64/fn.f32x4_relaxed_min.html">arch::wasm64::f32x4_relaxed_min</a></li><li><a href="arch/wasm64/fn.f32x4_relaxed_nmadd.html">arch::wasm64::f32x4_relaxed_nmadd</a></li><li><a href="arch/wasm64/fn.f32x4_replace_lane.html">arch::wasm64::f32x4_replace_lane</a></li><li><a href="arch/wasm64/fn.f32x4_splat.html">arch::wasm64::f32x4_splat</a></li><li><a href="arch/wasm64/fn.f32x4_sqrt.html">arch::wasm64::f32x4_sqrt</a></li><li><a href="arch/wasm64/fn.f32x4_sub.html">arch::wasm64::f32x4_sub</a></li><li><a href="arch/wasm64/fn.f32x4_trunc.html">arch::wasm64::f32x4_trunc</a></li><li><a href="arch/wasm64/fn.f64x2.html">arch::wasm64::f64x2</a></li><li><a href="arch/wasm64/fn.f64x2_abs.html">arch::wasm64::f64x2_abs</a></li><li><a href="arch/wasm64/fn.f64x2_add.html">arch::wasm64::f64x2_add</a></li><li><a href="arch/wasm64/fn.f64x2_ceil.html">arch::wasm64::f64x2_ceil</a></li><li><a href="arch/wasm64/fn.f64x2_convert_low_i32x4.html">arch::wasm64::f64x2_convert_low_i32x4</a></li><li><a href="arch/wasm64/fn.f64x2_convert_low_u32x4.html">arch::wasm64::f64x2_convert_low_u32x4</a></li><li><a href="arch/wasm64/fn.f64x2_div.html">arch::wasm64::f64x2_div</a></li><li><a href="arch/wasm64/fn.f64x2_eq.html">arch::wasm64::f64x2_eq</a></li><li><a href="arch/wasm64/fn.f64x2_extract_lane.html">arch::wasm64::f64x2_extract_lane</a></li><li><a href="arch/wasm64/fn.f64x2_floor.html">arch::wasm64::f64x2_floor</a></li><li><a href="arch/wasm64/fn.f64x2_ge.html">arch::wasm64::f64x2_ge</a></li><li><a href="arch/wasm64/fn.f64x2_gt.html">arch::wasm64::f64x2_gt</a></li><li><a href="arch/wasm64/fn.f64x2_le.html">arch::wasm64::f64x2_le</a></li><li><a href="arch/wasm64/fn.f64x2_lt.html">arch::wasm64::f64x2_lt</a></li><li><a href="arch/wasm64/fn.f64x2_max.html">arch::wasm64::f64x2_max</a></li><li><a href="arch/wasm64/fn.f64x2_min.html">arch::wasm64::f64x2_min</a></li><li><a href="arch/wasm64/fn.f64x2_mul.html">arch::wasm64::f64x2_mul</a></li><li><a href="arch/wasm64/fn.f64x2_ne.html">arch::wasm64::f64x2_ne</a></li><li><a href="arch/wasm64/fn.f64x2_nearest.html">arch::wasm64::f64x2_nearest</a></li><li><a href="arch/wasm64/fn.f64x2_neg.html">arch::wasm64::f64x2_neg</a></li><li><a href="arch/wasm64/fn.f64x2_pmax.html">arch::wasm64::f64x2_pmax</a></li><li><a href="arch/wasm64/fn.f64x2_pmin.html">arch::wasm64::f64x2_pmin</a></li><li><a href="arch/wasm64/fn.f64x2_promote_low_f32x4.html">arch::wasm64::f64x2_promote_low_f32x4</a></li><li><a href="arch/wasm64/fn.f64x2_relaxed_madd.html">arch::wasm64::f64x2_relaxed_madd</a></li><li><a href="arch/wasm64/fn.f64x2_relaxed_max.html">arch::wasm64::f64x2_relaxed_max</a></li><li><a href="arch/wasm64/fn.f64x2_relaxed_min.html">arch::wasm64::f64x2_relaxed_min</a></li><li><a href="arch/wasm64/fn.f64x2_relaxed_nmadd.html">arch::wasm64::f64x2_relaxed_nmadd</a></li><li><a href="arch/wasm64/fn.f64x2_replace_lane.html">arch::wasm64::f64x2_replace_lane</a></li><li><a href="arch/wasm64/fn.f64x2_splat.html">arch::wasm64::f64x2_splat</a></li><li><a href="arch/wasm64/fn.f64x2_sqrt.html">arch::wasm64::f64x2_sqrt</a></li><li><a href="arch/wasm64/fn.f64x2_sub.html">arch::wasm64::f64x2_sub</a></li><li><a href="arch/wasm64/fn.f64x2_trunc.html">arch::wasm64::f64x2_trunc</a></li><li><a href="arch/wasm64/fn.i16x8.html">arch::wasm64::i16x8</a></li><li><a href="arch/wasm64/fn.i16x8_abs.html">arch::wasm64::i16x8_abs</a></li><li><a href="arch/wasm64/fn.i16x8_add.html">arch::wasm64::i16x8_add</a></li><li><a href="arch/wasm64/fn.i16x8_add_sat.html">arch::wasm64::i16x8_add_sat</a></li><li><a href="arch/wasm64/fn.i16x8_all_true.html">arch::wasm64::i16x8_all_true</a></li><li><a href="arch/wasm64/fn.i16x8_bitmask.html">arch::wasm64::i16x8_bitmask</a></li><li><a href="arch/wasm64/fn.i16x8_eq.html">arch::wasm64::i16x8_eq</a></li><li><a href="arch/wasm64/fn.i16x8_extadd_pairwise_i8x16.html">arch::wasm64::i16x8_extadd_pairwise_i8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extadd_pairwise_u8x16.html">arch::wasm64::i16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extend_high_i8x16.html">arch::wasm64::i16x8_extend_high_i8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extend_high_u8x16.html">arch::wasm64::i16x8_extend_high_u8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extend_low_i8x16.html">arch::wasm64::i16x8_extend_low_i8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extend_low_u8x16.html">arch::wasm64::i16x8_extend_low_u8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extmul_high_i8x16.html">arch::wasm64::i16x8_extmul_high_i8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extmul_high_u8x16.html">arch::wasm64::i16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extmul_low_i8x16.html">arch::wasm64::i16x8_extmul_low_i8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extmul_low_u8x16.html">arch::wasm64::i16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm64/fn.i16x8_extract_lane.html">arch::wasm64::i16x8_extract_lane</a></li><li><a href="arch/wasm64/fn.i16x8_ge.html">arch::wasm64::i16x8_ge</a></li><li><a href="arch/wasm64/fn.i16x8_gt.html">arch::wasm64::i16x8_gt</a></li><li><a href="arch/wasm64/fn.i16x8_le.html">arch::wasm64::i16x8_le</a></li><li><a href="arch/wasm64/fn.i16x8_load_extend_i8x8.html">arch::wasm64::i16x8_load_extend_i8x8</a></li><li><a href="arch/wasm64/fn.i16x8_load_extend_u8x8.html">arch::wasm64::i16x8_load_extend_u8x8</a></li><li><a href="arch/wasm64/fn.i16x8_lt.html">arch::wasm64::i16x8_lt</a></li><li><a href="arch/wasm64/fn.i16x8_max.html">arch::wasm64::i16x8_max</a></li><li><a href="arch/wasm64/fn.i16x8_min.html">arch::wasm64::i16x8_min</a></li><li><a href="arch/wasm64/fn.i16x8_mul.html">arch::wasm64::i16x8_mul</a></li><li><a href="arch/wasm64/fn.i16x8_narrow_i32x4.html">arch::wasm64::i16x8_narrow_i32x4</a></li><li><a href="arch/wasm64/fn.i16x8_ne.html">arch::wasm64::i16x8_ne</a></li><li><a href="arch/wasm64/fn.i16x8_neg.html">arch::wasm64::i16x8_neg</a></li><li><a href="arch/wasm64/fn.i16x8_q15mulr_sat.html">arch::wasm64::i16x8_q15mulr_sat</a></li><li><a href="arch/wasm64/fn.i16x8_relaxed_dot_i8x16_i7x16.html">arch::wasm64::i16x8_relaxed_dot_i8x16_i7x16</a></li><li><a href="arch/wasm64/fn.i16x8_relaxed_laneselect.html">arch::wasm64::i16x8_relaxed_laneselect</a></li><li><a href="arch/wasm64/fn.i16x8_relaxed_q15mulr.html">arch::wasm64::i16x8_relaxed_q15mulr</a></li><li><a href="arch/wasm64/fn.i16x8_replace_lane.html">arch::wasm64::i16x8_replace_lane</a></li><li><a href="arch/wasm64/fn.i16x8_shl.html">arch::wasm64::i16x8_shl</a></li><li><a href="arch/wasm64/fn.i16x8_shr.html">arch::wasm64::i16x8_shr</a></li><li><a href="arch/wasm64/fn.i16x8_shuffle.html">arch::wasm64::i16x8_shuffle</a></li><li><a href="arch/wasm64/fn.i16x8_splat.html">arch::wasm64::i16x8_splat</a></li><li><a href="arch/wasm64/fn.i16x8_sub.html">arch::wasm64::i16x8_sub</a></li><li><a href="arch/wasm64/fn.i16x8_sub_sat.html">arch::wasm64::i16x8_sub_sat</a></li><li><a href="arch/wasm64/fn.i32x4.html">arch::wasm64::i32x4</a></li><li><a href="arch/wasm64/fn.i32x4_abs.html">arch::wasm64::i32x4_abs</a></li><li><a href="arch/wasm64/fn.i32x4_add.html">arch::wasm64::i32x4_add</a></li><li><a href="arch/wasm64/fn.i32x4_all_true.html">arch::wasm64::i32x4_all_true</a></li><li><a href="arch/wasm64/fn.i32x4_bitmask.html">arch::wasm64::i32x4_bitmask</a></li><li><a href="arch/wasm64/fn.i32x4_dot_i16x8.html">arch::wasm64::i32x4_dot_i16x8</a></li><li><a href="arch/wasm64/fn.i32x4_eq.html">arch::wasm64::i32x4_eq</a></li><li><a href="arch/wasm64/fn.i32x4_extadd_pairwise_i16x8.html">arch::wasm64::i32x4_extadd_pairwise_i16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extadd_pairwise_u16x8.html">arch::wasm64::i32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extend_high_i16x8.html">arch::wasm64::i32x4_extend_high_i16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extend_high_u16x8.html">arch::wasm64::i32x4_extend_high_u16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extend_low_i16x8.html">arch::wasm64::i32x4_extend_low_i16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extend_low_u16x8.html">arch::wasm64::i32x4_extend_low_u16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extmul_high_i16x8.html">arch::wasm64::i32x4_extmul_high_i16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extmul_high_u16x8.html">arch::wasm64::i32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extmul_low_i16x8.html">arch::wasm64::i32x4_extmul_low_i16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extmul_low_u16x8.html">arch::wasm64::i32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm64/fn.i32x4_extract_lane.html">arch::wasm64::i32x4_extract_lane</a></li><li><a href="arch/wasm64/fn.i32x4_ge.html">arch::wasm64::i32x4_ge</a></li><li><a href="arch/wasm64/fn.i32x4_gt.html">arch::wasm64::i32x4_gt</a></li><li><a href="arch/wasm64/fn.i32x4_le.html">arch::wasm64::i32x4_le</a></li><li><a href="arch/wasm64/fn.i32x4_load_extend_i16x4.html">arch::wasm64::i32x4_load_extend_i16x4</a></li><li><a href="arch/wasm64/fn.i32x4_load_extend_u16x4.html">arch::wasm64::i32x4_load_extend_u16x4</a></li><li><a href="arch/wasm64/fn.i32x4_lt.html">arch::wasm64::i32x4_lt</a></li><li><a href="arch/wasm64/fn.i32x4_max.html">arch::wasm64::i32x4_max</a></li><li><a href="arch/wasm64/fn.i32x4_min.html">arch::wasm64::i32x4_min</a></li><li><a href="arch/wasm64/fn.i32x4_mul.html">arch::wasm64::i32x4_mul</a></li><li><a href="arch/wasm64/fn.i32x4_ne.html">arch::wasm64::i32x4_ne</a></li><li><a href="arch/wasm64/fn.i32x4_neg.html">arch::wasm64::i32x4_neg</a></li><li><a href="arch/wasm64/fn.i32x4_relaxed_dot_i8x16_i7x16_add.html">arch::wasm64::i32x4_relaxed_dot_i8x16_i7x16_add</a></li><li><a href="arch/wasm64/fn.i32x4_relaxed_laneselect.html">arch::wasm64::i32x4_relaxed_laneselect</a></li><li><a href="arch/wasm64/fn.i32x4_relaxed_trunc_f32x4.html">arch::wasm64::i32x4_relaxed_trunc_f32x4</a></li><li><a href="arch/wasm64/fn.i32x4_relaxed_trunc_f64x2_zero.html">arch::wasm64::i32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="arch/wasm64/fn.i32x4_replace_lane.html">arch::wasm64::i32x4_replace_lane</a></li><li><a href="arch/wasm64/fn.i32x4_shl.html">arch::wasm64::i32x4_shl</a></li><li><a href="arch/wasm64/fn.i32x4_shr.html">arch::wasm64::i32x4_shr</a></li><li><a href="arch/wasm64/fn.i32x4_shuffle.html">arch::wasm64::i32x4_shuffle</a></li><li><a href="arch/wasm64/fn.i32x4_splat.html">arch::wasm64::i32x4_splat</a></li><li><a href="arch/wasm64/fn.i32x4_sub.html">arch::wasm64::i32x4_sub</a></li><li><a href="arch/wasm64/fn.i32x4_trunc_sat_f32x4.html">arch::wasm64::i32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm64/fn.i32x4_trunc_sat_f64x2_zero.html">arch::wasm64::i32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm64/fn.i64x2.html">arch::wasm64::i64x2</a></li><li><a href="arch/wasm64/fn.i64x2_abs.html">arch::wasm64::i64x2_abs</a></li><li><a href="arch/wasm64/fn.i64x2_add.html">arch::wasm64::i64x2_add</a></li><li><a href="arch/wasm64/fn.i64x2_all_true.html">arch::wasm64::i64x2_all_true</a></li><li><a href="arch/wasm64/fn.i64x2_bitmask.html">arch::wasm64::i64x2_bitmask</a></li><li><a href="arch/wasm64/fn.i64x2_eq.html">arch::wasm64::i64x2_eq</a></li><li><a href="arch/wasm64/fn.i64x2_extend_high_i32x4.html">arch::wasm64::i64x2_extend_high_i32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extend_high_u32x4.html">arch::wasm64::i64x2_extend_high_u32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extend_low_i32x4.html">arch::wasm64::i64x2_extend_low_i32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extend_low_u32x4.html">arch::wasm64::i64x2_extend_low_u32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extmul_high_i32x4.html">arch::wasm64::i64x2_extmul_high_i32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extmul_high_u32x4.html">arch::wasm64::i64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extmul_low_i32x4.html">arch::wasm64::i64x2_extmul_low_i32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extmul_low_u32x4.html">arch::wasm64::i64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm64/fn.i64x2_extract_lane.html">arch::wasm64::i64x2_extract_lane</a></li><li><a href="arch/wasm64/fn.i64x2_ge.html">arch::wasm64::i64x2_ge</a></li><li><a href="arch/wasm64/fn.i64x2_gt.html">arch::wasm64::i64x2_gt</a></li><li><a href="arch/wasm64/fn.i64x2_le.html">arch::wasm64::i64x2_le</a></li><li><a href="arch/wasm64/fn.i64x2_load_extend_i32x2.html">arch::wasm64::i64x2_load_extend_i32x2</a></li><li><a href="arch/wasm64/fn.i64x2_load_extend_u32x2.html">arch::wasm64::i64x2_load_extend_u32x2</a></li><li><a href="arch/wasm64/fn.i64x2_lt.html">arch::wasm64::i64x2_lt</a></li><li><a href="arch/wasm64/fn.i64x2_mul.html">arch::wasm64::i64x2_mul</a></li><li><a href="arch/wasm64/fn.i64x2_ne.html">arch::wasm64::i64x2_ne</a></li><li><a href="arch/wasm64/fn.i64x2_neg.html">arch::wasm64::i64x2_neg</a></li><li><a href="arch/wasm64/fn.i64x2_relaxed_laneselect.html">arch::wasm64::i64x2_relaxed_laneselect</a></li><li><a href="arch/wasm64/fn.i64x2_replace_lane.html">arch::wasm64::i64x2_replace_lane</a></li><li><a href="arch/wasm64/fn.i64x2_shl.html">arch::wasm64::i64x2_shl</a></li><li><a href="arch/wasm64/fn.i64x2_shr.html">arch::wasm64::i64x2_shr</a></li><li><a href="arch/wasm64/fn.i64x2_shuffle.html">arch::wasm64::i64x2_shuffle</a></li><li><a href="arch/wasm64/fn.i64x2_splat.html">arch::wasm64::i64x2_splat</a></li><li><a href="arch/wasm64/fn.i64x2_sub.html">arch::wasm64::i64x2_sub</a></li><li><a href="arch/wasm64/fn.i8x16.html">arch::wasm64::i8x16</a></li><li><a href="arch/wasm64/fn.i8x16_abs.html">arch::wasm64::i8x16_abs</a></li><li><a href="arch/wasm64/fn.i8x16_add.html">arch::wasm64::i8x16_add</a></li><li><a href="arch/wasm64/fn.i8x16_add_sat.html">arch::wasm64::i8x16_add_sat</a></li><li><a href="arch/wasm64/fn.i8x16_all_true.html">arch::wasm64::i8x16_all_true</a></li><li><a href="arch/wasm64/fn.i8x16_bitmask.html">arch::wasm64::i8x16_bitmask</a></li><li><a href="arch/wasm64/fn.i8x16_eq.html">arch::wasm64::i8x16_eq</a></li><li><a href="arch/wasm64/fn.i8x16_extract_lane.html">arch::wasm64::i8x16_extract_lane</a></li><li><a href="arch/wasm64/fn.i8x16_ge.html">arch::wasm64::i8x16_ge</a></li><li><a href="arch/wasm64/fn.i8x16_gt.html">arch::wasm64::i8x16_gt</a></li><li><a href="arch/wasm64/fn.i8x16_le.html">arch::wasm64::i8x16_le</a></li><li><a href="arch/wasm64/fn.i8x16_lt.html">arch::wasm64::i8x16_lt</a></li><li><a href="arch/wasm64/fn.i8x16_max.html">arch::wasm64::i8x16_max</a></li><li><a href="arch/wasm64/fn.i8x16_min.html">arch::wasm64::i8x16_min</a></li><li><a href="arch/wasm64/fn.i8x16_narrow_i16x8.html">arch::wasm64::i8x16_narrow_i16x8</a></li><li><a href="arch/wasm64/fn.i8x16_ne.html">arch::wasm64::i8x16_ne</a></li><li><a href="arch/wasm64/fn.i8x16_neg.html">arch::wasm64::i8x16_neg</a></li><li><a href="arch/wasm64/fn.i8x16_popcnt.html">arch::wasm64::i8x16_popcnt</a></li><li><a href="arch/wasm64/fn.i8x16_relaxed_laneselect.html">arch::wasm64::i8x16_relaxed_laneselect</a></li><li><a href="arch/wasm64/fn.i8x16_relaxed_swizzle.html">arch::wasm64::i8x16_relaxed_swizzle</a></li><li><a href="arch/wasm64/fn.i8x16_replace_lane.html">arch::wasm64::i8x16_replace_lane</a></li><li><a href="arch/wasm64/fn.i8x16_shl.html">arch::wasm64::i8x16_shl</a></li><li><a href="arch/wasm64/fn.i8x16_shr.html">arch::wasm64::i8x16_shr</a></li><li><a href="arch/wasm64/fn.i8x16_shuffle.html">arch::wasm64::i8x16_shuffle</a></li><li><a href="arch/wasm64/fn.i8x16_splat.html">arch::wasm64::i8x16_splat</a></li><li><a href="arch/wasm64/fn.i8x16_sub.html">arch::wasm64::i8x16_sub</a></li><li><a href="arch/wasm64/fn.i8x16_sub_sat.html">arch::wasm64::i8x16_sub_sat</a></li><li><a href="arch/wasm64/fn.i8x16_swizzle.html">arch::wasm64::i8x16_swizzle</a></li><li><a href="arch/wasm64/fn.memory_atomic_notify.html">arch::wasm64::memory_atomic_notify</a></li><li><a href="arch/wasm64/fn.memory_atomic_wait32.html">arch::wasm64::memory_atomic_wait32</a></li><li><a href="arch/wasm64/fn.memory_atomic_wait64.html">arch::wasm64::memory_atomic_wait64</a></li><li><a href="arch/wasm64/fn.memory_grow.html">arch::wasm64::memory_grow</a></li><li><a href="arch/wasm64/fn.memory_size.html">arch::wasm64::memory_size</a></li><li><a href="arch/wasm64/fn.u16x8.html">arch::wasm64::u16x8</a></li><li><a href="arch/wasm64/fn.u16x8_add.html">arch::wasm64::u16x8_add</a></li><li><a href="arch/wasm64/fn.u16x8_add_sat.html">arch::wasm64::u16x8_add_sat</a></li><li><a href="arch/wasm64/fn.u16x8_all_true.html">arch::wasm64::u16x8_all_true</a></li><li><a href="arch/wasm64/fn.u16x8_avgr.html">arch::wasm64::u16x8_avgr</a></li><li><a href="arch/wasm64/fn.u16x8_bitmask.html">arch::wasm64::u16x8_bitmask</a></li><li><a href="arch/wasm64/fn.u16x8_eq.html">arch::wasm64::u16x8_eq</a></li><li><a href="arch/wasm64/fn.u16x8_extadd_pairwise_u8x16.html">arch::wasm64::u16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm64/fn.u16x8_extend_high_u8x16.html">arch::wasm64::u16x8_extend_high_u8x16</a></li><li><a href="arch/wasm64/fn.u16x8_extend_low_u8x16.html">arch::wasm64::u16x8_extend_low_u8x16</a></li><li><a href="arch/wasm64/fn.u16x8_extmul_high_u8x16.html">arch::wasm64::u16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm64/fn.u16x8_extmul_low_u8x16.html">arch::wasm64::u16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm64/fn.u16x8_extract_lane.html">arch::wasm64::u16x8_extract_lane</a></li><li><a href="arch/wasm64/fn.u16x8_ge.html">arch::wasm64::u16x8_ge</a></li><li><a href="arch/wasm64/fn.u16x8_gt.html">arch::wasm64::u16x8_gt</a></li><li><a href="arch/wasm64/fn.u16x8_le.html">arch::wasm64::u16x8_le</a></li><li><a href="arch/wasm64/fn.u16x8_load_extend_u8x8.html">arch::wasm64::u16x8_load_extend_u8x8</a></li><li><a href="arch/wasm64/fn.u16x8_lt.html">arch::wasm64::u16x8_lt</a></li><li><a href="arch/wasm64/fn.u16x8_max.html">arch::wasm64::u16x8_max</a></li><li><a href="arch/wasm64/fn.u16x8_min.html">arch::wasm64::u16x8_min</a></li><li><a href="arch/wasm64/fn.u16x8_mul.html">arch::wasm64::u16x8_mul</a></li><li><a href="arch/wasm64/fn.u16x8_narrow_i32x4.html">arch::wasm64::u16x8_narrow_i32x4</a></li><li><a href="arch/wasm64/fn.u16x8_ne.html">arch::wasm64::u16x8_ne</a></li><li><a href="arch/wasm64/fn.u16x8_replace_lane.html">arch::wasm64::u16x8_replace_lane</a></li><li><a href="arch/wasm64/fn.u16x8_shl.html">arch::wasm64::u16x8_shl</a></li><li><a href="arch/wasm64/fn.u16x8_shr.html">arch::wasm64::u16x8_shr</a></li><li><a href="arch/wasm64/fn.u16x8_shuffle.html">arch::wasm64::u16x8_shuffle</a></li><li><a href="arch/wasm64/fn.u16x8_splat.html">arch::wasm64::u16x8_splat</a></li><li><a href="arch/wasm64/fn.u16x8_sub.html">arch::wasm64::u16x8_sub</a></li><li><a href="arch/wasm64/fn.u16x8_sub_sat.html">arch::wasm64::u16x8_sub_sat</a></li><li><a href="arch/wasm64/fn.u32x4.html">arch::wasm64::u32x4</a></li><li><a href="arch/wasm64/fn.u32x4_add.html">arch::wasm64::u32x4_add</a></li><li><a href="arch/wasm64/fn.u32x4_all_true.html">arch::wasm64::u32x4_all_true</a></li><li><a href="arch/wasm64/fn.u32x4_bitmask.html">arch::wasm64::u32x4_bitmask</a></li><li><a href="arch/wasm64/fn.u32x4_eq.html">arch::wasm64::u32x4_eq</a></li><li><a href="arch/wasm64/fn.u32x4_extadd_pairwise_u16x8.html">arch::wasm64::u32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm64/fn.u32x4_extend_high_u16x8.html">arch::wasm64::u32x4_extend_high_u16x8</a></li><li><a href="arch/wasm64/fn.u32x4_extend_low_u16x8.html">arch::wasm64::u32x4_extend_low_u16x8</a></li><li><a href="arch/wasm64/fn.u32x4_extmul_high_u16x8.html">arch::wasm64::u32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm64/fn.u32x4_extmul_low_u16x8.html">arch::wasm64::u32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm64/fn.u32x4_extract_lane.html">arch::wasm64::u32x4_extract_lane</a></li><li><a href="arch/wasm64/fn.u32x4_ge.html">arch::wasm64::u32x4_ge</a></li><li><a href="arch/wasm64/fn.u32x4_gt.html">arch::wasm64::u32x4_gt</a></li><li><a href="arch/wasm64/fn.u32x4_le.html">arch::wasm64::u32x4_le</a></li><li><a href="arch/wasm64/fn.u32x4_load_extend_u16x4.html">arch::wasm64::u32x4_load_extend_u16x4</a></li><li><a href="arch/wasm64/fn.u32x4_lt.html">arch::wasm64::u32x4_lt</a></li><li><a href="arch/wasm64/fn.u32x4_max.html">arch::wasm64::u32x4_max</a></li><li><a href="arch/wasm64/fn.u32x4_min.html">arch::wasm64::u32x4_min</a></li><li><a href="arch/wasm64/fn.u32x4_mul.html">arch::wasm64::u32x4_mul</a></li><li><a href="arch/wasm64/fn.u32x4_ne.html">arch::wasm64::u32x4_ne</a></li><li><a href="arch/wasm64/fn.u32x4_relaxed_trunc_f32x4.html">arch::wasm64::u32x4_relaxed_trunc_f32x4</a></li><li><a href="arch/wasm64/fn.u32x4_relaxed_trunc_f64x2_zero.html">arch::wasm64::u32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="arch/wasm64/fn.u32x4_replace_lane.html">arch::wasm64::u32x4_replace_lane</a></li><li><a href="arch/wasm64/fn.u32x4_shl.html">arch::wasm64::u32x4_shl</a></li><li><a href="arch/wasm64/fn.u32x4_shr.html">arch::wasm64::u32x4_shr</a></li><li><a href="arch/wasm64/fn.u32x4_shuffle.html">arch::wasm64::u32x4_shuffle</a></li><li><a href="arch/wasm64/fn.u32x4_splat.html">arch::wasm64::u32x4_splat</a></li><li><a href="arch/wasm64/fn.u32x4_sub.html">arch::wasm64::u32x4_sub</a></li><li><a href="arch/wasm64/fn.u32x4_trunc_sat_f32x4.html">arch::wasm64::u32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm64/fn.u32x4_trunc_sat_f64x2_zero.html">arch::wasm64::u32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm64/fn.u64x2.html">arch::wasm64::u64x2</a></li><li><a href="arch/wasm64/fn.u64x2_add.html">arch::wasm64::u64x2_add</a></li><li><a href="arch/wasm64/fn.u64x2_all_true.html">arch::wasm64::u64x2_all_true</a></li><li><a href="arch/wasm64/fn.u64x2_bitmask.html">arch::wasm64::u64x2_bitmask</a></li><li><a href="arch/wasm64/fn.u64x2_eq.html">arch::wasm64::u64x2_eq</a></li><li><a href="arch/wasm64/fn.u64x2_extend_high_u32x4.html">arch::wasm64::u64x2_extend_high_u32x4</a></li><li><a href="arch/wasm64/fn.u64x2_extend_low_u32x4.html">arch::wasm64::u64x2_extend_low_u32x4</a></li><li><a href="arch/wasm64/fn.u64x2_extmul_high_u32x4.html">arch::wasm64::u64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm64/fn.u64x2_extmul_low_u32x4.html">arch::wasm64::u64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm64/fn.u64x2_extract_lane.html">arch::wasm64::u64x2_extract_lane</a></li><li><a href="arch/wasm64/fn.u64x2_load_extend_u32x2.html">arch::wasm64::u64x2_load_extend_u32x2</a></li><li><a href="arch/wasm64/fn.u64x2_mul.html">arch::wasm64::u64x2_mul</a></li><li><a href="arch/wasm64/fn.u64x2_ne.html">arch::wasm64::u64x2_ne</a></li><li><a href="arch/wasm64/fn.u64x2_replace_lane.html">arch::wasm64::u64x2_replace_lane</a></li><li><a href="arch/wasm64/fn.u64x2_shl.html">arch::wasm64::u64x2_shl</a></li><li><a href="arch/wasm64/fn.u64x2_shr.html">arch::wasm64::u64x2_shr</a></li><li><a href="arch/wasm64/fn.u64x2_shuffle.html">arch::wasm64::u64x2_shuffle</a></li><li><a href="arch/wasm64/fn.u64x2_splat.html">arch::wasm64::u64x2_splat</a></li><li><a href="arch/wasm64/fn.u64x2_sub.html">arch::wasm64::u64x2_sub</a></li><li><a href="arch/wasm64/fn.u8x16.html">arch::wasm64::u8x16</a></li><li><a href="arch/wasm64/fn.u8x16_add.html">arch::wasm64::u8x16_add</a></li><li><a href="arch/wasm64/fn.u8x16_add_sat.html">arch::wasm64::u8x16_add_sat</a></li><li><a href="arch/wasm64/fn.u8x16_all_true.html">arch::wasm64::u8x16_all_true</a></li><li><a href="arch/wasm64/fn.u8x16_avgr.html">arch::wasm64::u8x16_avgr</a></li><li><a href="arch/wasm64/fn.u8x16_bitmask.html">arch::wasm64::u8x16_bitmask</a></li><li><a href="arch/wasm64/fn.u8x16_eq.html">arch::wasm64::u8x16_eq</a></li><li><a href="arch/wasm64/fn.u8x16_extract_lane.html">arch::wasm64::u8x16_extract_lane</a></li><li><a href="arch/wasm64/fn.u8x16_ge.html">arch::wasm64::u8x16_ge</a></li><li><a href="arch/wasm64/fn.u8x16_gt.html">arch::wasm64::u8x16_gt</a></li><li><a href="arch/wasm64/fn.u8x16_le.html">arch::wasm64::u8x16_le</a></li><li><a href="arch/wasm64/fn.u8x16_lt.html">arch::wasm64::u8x16_lt</a></li><li><a href="arch/wasm64/fn.u8x16_max.html">arch::wasm64::u8x16_max</a></li><li><a href="arch/wasm64/fn.u8x16_min.html">arch::wasm64::u8x16_min</a></li><li><a href="arch/wasm64/fn.u8x16_narrow_i16x8.html">arch::wasm64::u8x16_narrow_i16x8</a></li><li><a href="arch/wasm64/fn.u8x16_ne.html">arch::wasm64::u8x16_ne</a></li><li><a href="arch/wasm64/fn.u8x16_popcnt.html">arch::wasm64::u8x16_popcnt</a></li><li><a href="arch/wasm64/fn.u8x16_replace_lane.html">arch::wasm64::u8x16_replace_lane</a></li><li><a href="arch/wasm64/fn.u8x16_shl.html">arch::wasm64::u8x16_shl</a></li><li><a href="arch/wasm64/fn.u8x16_shr.html">arch::wasm64::u8x16_shr</a></li><li><a href="arch/wasm64/fn.u8x16_shuffle.html">arch::wasm64::u8x16_shuffle</a></li><li><a href="arch/wasm64/fn.u8x16_splat.html">arch::wasm64::u8x16_splat</a></li><li><a href="arch/wasm64/fn.u8x16_sub.html">arch::wasm64::u8x16_sub</a></li><li><a href="arch/wasm64/fn.u8x16_sub_sat.html">arch::wasm64::u8x16_sub_sat</a></li><li><a href="arch/wasm64/fn.u8x16_swizzle.html">arch::wasm64::u8x16_swizzle</a></li><li><a href="arch/wasm64/fn.unreachable.html">arch::wasm64::unreachable</a></li><li><a href="arch/wasm64/fn.v128_and.html">arch::wasm64::v128_and</a></li><li><a href="arch/wasm64/fn.v128_andnot.html">arch::wasm64::v128_andnot</a></li><li><a href="arch/wasm64/fn.v128_any_true.html">arch::wasm64::v128_any_true</a></li><li><a href="arch/wasm64/fn.v128_bitselect.html">arch::wasm64::v128_bitselect</a></li><li><a href="arch/wasm64/fn.v128_load.html">arch::wasm64::v128_load</a></li><li><a href="arch/wasm64/fn.v128_load16_lane.html">arch::wasm64::v128_load16_lane</a></li><li><a href="arch/wasm64/fn.v128_load16_splat.html">arch::wasm64::v128_load16_splat</a></li><li><a href="arch/wasm64/fn.v128_load32_lane.html">arch::wasm64::v128_load32_lane</a></li><li><a href="arch/wasm64/fn.v128_load32_splat.html">arch::wasm64::v128_load32_splat</a></li><li><a href="arch/wasm64/fn.v128_load32_zero.html">arch::wasm64::v128_load32_zero</a></li><li><a href="arch/wasm64/fn.v128_load64_lane.html">arch::wasm64::v128_load64_lane</a></li><li><a href="arch/wasm64/fn.v128_load64_splat.html">arch::wasm64::v128_load64_splat</a></li><li><a href="arch/wasm64/fn.v128_load64_zero.html">arch::wasm64::v128_load64_zero</a></li><li><a href="arch/wasm64/fn.v128_load8_lane.html">arch::wasm64::v128_load8_lane</a></li><li><a href="arch/wasm64/fn.v128_load8_splat.html">arch::wasm64::v128_load8_splat</a></li><li><a href="arch/wasm64/fn.v128_not.html">arch::wasm64::v128_not</a></li><li><a href="arch/wasm64/fn.v128_or.html">arch::wasm64::v128_or</a></li><li><a href="arch/wasm64/fn.v128_store.html">arch::wasm64::v128_store</a></li><li><a href="arch/wasm64/fn.v128_store16_lane.html">arch::wasm64::v128_store16_lane</a></li><li><a href="arch/wasm64/fn.v128_store32_lane.html">arch::wasm64::v128_store32_lane</a></li><li><a href="arch/wasm64/fn.v128_store64_lane.html">arch::wasm64::v128_store64_lane</a></li><li><a href="arch/wasm64/fn.v128_store8_lane.html">arch::wasm64::v128_store8_lane</a></li><li><a href="arch/wasm64/fn.v128_xor.html">arch::wasm64::v128_xor</a></li><li><a href="arch/wasm/fn.f32x4.html">arch::wasm::f32x4</a></li><li><a href="arch/wasm/fn.f32x4_abs.html">arch::wasm::f32x4_abs</a></li><li><a href="arch/wasm/fn.f32x4_add.html">arch::wasm::f32x4_add</a></li><li><a href="arch/wasm/fn.f32x4_ceil.html">arch::wasm::f32x4_ceil</a></li><li><a href="arch/wasm/fn.f32x4_convert_i32x4.html">arch::wasm::f32x4_convert_i32x4</a></li><li><a href="arch/wasm/fn.f32x4_convert_u32x4.html">arch::wasm::f32x4_convert_u32x4</a></li><li><a href="arch/wasm/fn.f32x4_demote_f64x2_zero.html">arch::wasm::f32x4_demote_f64x2_zero</a></li><li><a href="arch/wasm/fn.f32x4_div.html">arch::wasm::f32x4_div</a></li><li><a href="arch/wasm/fn.f32x4_eq.html">arch::wasm::f32x4_eq</a></li><li><a href="arch/wasm/fn.f32x4_extract_lane.html">arch::wasm::f32x4_extract_lane</a></li><li><a href="arch/wasm/fn.f32x4_floor.html">arch::wasm::f32x4_floor</a></li><li><a href="arch/wasm/fn.f32x4_ge.html">arch::wasm::f32x4_ge</a></li><li><a href="arch/wasm/fn.f32x4_gt.html">arch::wasm::f32x4_gt</a></li><li><a href="arch/wasm/fn.f32x4_le.html">arch::wasm::f32x4_le</a></li><li><a href="arch/wasm/fn.f32x4_lt.html">arch::wasm::f32x4_lt</a></li><li><a href="arch/wasm/fn.f32x4_max.html">arch::wasm::f32x4_max</a></li><li><a href="arch/wasm/fn.f32x4_min.html">arch::wasm::f32x4_min</a></li><li><a href="arch/wasm/fn.f32x4_mul.html">arch::wasm::f32x4_mul</a></li><li><a href="arch/wasm/fn.f32x4_ne.html">arch::wasm::f32x4_ne</a></li><li><a href="arch/wasm/fn.f32x4_nearest.html">arch::wasm::f32x4_nearest</a></li><li><a href="arch/wasm/fn.f32x4_neg.html">arch::wasm::f32x4_neg</a></li><li><a href="arch/wasm/fn.f32x4_pmax.html">arch::wasm::f32x4_pmax</a></li><li><a href="arch/wasm/fn.f32x4_pmin.html">arch::wasm::f32x4_pmin</a></li><li><a href="arch/wasm/fn.f32x4_relaxed_madd.html">arch::wasm::f32x4_relaxed_madd</a></li><li><a href="arch/wasm/fn.f32x4_relaxed_max.html">arch::wasm::f32x4_relaxed_max</a></li><li><a href="arch/wasm/fn.f32x4_relaxed_min.html">arch::wasm::f32x4_relaxed_min</a></li><li><a href="arch/wasm/fn.f32x4_relaxed_nmadd.html">arch::wasm::f32x4_relaxed_nmadd</a></li><li><a href="arch/wasm/fn.f32x4_replace_lane.html">arch::wasm::f32x4_replace_lane</a></li><li><a href="arch/wasm/fn.f32x4_splat.html">arch::wasm::f32x4_splat</a></li><li><a href="arch/wasm/fn.f32x4_sqrt.html">arch::wasm::f32x4_sqrt</a></li><li><a href="arch/wasm/fn.f32x4_sub.html">arch::wasm::f32x4_sub</a></li><li><a href="arch/wasm/fn.f32x4_trunc.html">arch::wasm::f32x4_trunc</a></li><li><a href="arch/wasm/fn.f64x2.html">arch::wasm::f64x2</a></li><li><a href="arch/wasm/fn.f64x2_abs.html">arch::wasm::f64x2_abs</a></li><li><a href="arch/wasm/fn.f64x2_add.html">arch::wasm::f64x2_add</a></li><li><a href="arch/wasm/fn.f64x2_ceil.html">arch::wasm::f64x2_ceil</a></li><li><a href="arch/wasm/fn.f64x2_convert_low_i32x4.html">arch::wasm::f64x2_convert_low_i32x4</a></li><li><a href="arch/wasm/fn.f64x2_convert_low_u32x4.html">arch::wasm::f64x2_convert_low_u32x4</a></li><li><a href="arch/wasm/fn.f64x2_div.html">arch::wasm::f64x2_div</a></li><li><a href="arch/wasm/fn.f64x2_eq.html">arch::wasm::f64x2_eq</a></li><li><a href="arch/wasm/fn.f64x2_extract_lane.html">arch::wasm::f64x2_extract_lane</a></li><li><a href="arch/wasm/fn.f64x2_floor.html">arch::wasm::f64x2_floor</a></li><li><a href="arch/wasm/fn.f64x2_ge.html">arch::wasm::f64x2_ge</a></li><li><a href="arch/wasm/fn.f64x2_gt.html">arch::wasm::f64x2_gt</a></li><li><a href="arch/wasm/fn.f64x2_le.html">arch::wasm::f64x2_le</a></li><li><a href="arch/wasm/fn.f64x2_lt.html">arch::wasm::f64x2_lt</a></li><li><a href="arch/wasm/fn.f64x2_max.html">arch::wasm::f64x2_max</a></li><li><a href="arch/wasm/fn.f64x2_min.html">arch::wasm::f64x2_min</a></li><li><a href="arch/wasm/fn.f64x2_mul.html">arch::wasm::f64x2_mul</a></li><li><a href="arch/wasm/fn.f64x2_ne.html">arch::wasm::f64x2_ne</a></li><li><a href="arch/wasm/fn.f64x2_nearest.html">arch::wasm::f64x2_nearest</a></li><li><a href="arch/wasm/fn.f64x2_neg.html">arch::wasm::f64x2_neg</a></li><li><a href="arch/wasm/fn.f64x2_pmax.html">arch::wasm::f64x2_pmax</a></li><li><a href="arch/wasm/fn.f64x2_pmin.html">arch::wasm::f64x2_pmin</a></li><li><a href="arch/wasm/fn.f64x2_promote_low_f32x4.html">arch::wasm::f64x2_promote_low_f32x4</a></li><li><a href="arch/wasm/fn.f64x2_relaxed_madd.html">arch::wasm::f64x2_relaxed_madd</a></li><li><a href="arch/wasm/fn.f64x2_relaxed_max.html">arch::wasm::f64x2_relaxed_max</a></li><li><a href="arch/wasm/fn.f64x2_relaxed_min.html">arch::wasm::f64x2_relaxed_min</a></li><li><a href="arch/wasm/fn.f64x2_relaxed_nmadd.html">arch::wasm::f64x2_relaxed_nmadd</a></li><li><a href="arch/wasm/fn.f64x2_replace_lane.html">arch::wasm::f64x2_replace_lane</a></li><li><a href="arch/wasm/fn.f64x2_splat.html">arch::wasm::f64x2_splat</a></li><li><a href="arch/wasm/fn.f64x2_sqrt.html">arch::wasm::f64x2_sqrt</a></li><li><a href="arch/wasm/fn.f64x2_sub.html">arch::wasm::f64x2_sub</a></li><li><a href="arch/wasm/fn.f64x2_trunc.html">arch::wasm::f64x2_trunc</a></li><li><a href="arch/wasm/fn.i16x8.html">arch::wasm::i16x8</a></li><li><a href="arch/wasm/fn.i16x8_abs.html">arch::wasm::i16x8_abs</a></li><li><a href="arch/wasm/fn.i16x8_add.html">arch::wasm::i16x8_add</a></li><li><a href="arch/wasm/fn.i16x8_add_sat.html">arch::wasm::i16x8_add_sat</a></li><li><a href="arch/wasm/fn.i16x8_all_true.html">arch::wasm::i16x8_all_true</a></li><li><a href="arch/wasm/fn.i16x8_bitmask.html">arch::wasm::i16x8_bitmask</a></li><li><a href="arch/wasm/fn.i16x8_eq.html">arch::wasm::i16x8_eq</a></li><li><a href="arch/wasm/fn.i16x8_extadd_pairwise_i8x16.html">arch::wasm::i16x8_extadd_pairwise_i8x16</a></li><li><a href="arch/wasm/fn.i16x8_extadd_pairwise_u8x16.html">arch::wasm::i16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm/fn.i16x8_extend_high_i8x16.html">arch::wasm::i16x8_extend_high_i8x16</a></li><li><a href="arch/wasm/fn.i16x8_extend_high_u8x16.html">arch::wasm::i16x8_extend_high_u8x16</a></li><li><a href="arch/wasm/fn.i16x8_extend_low_i8x16.html">arch::wasm::i16x8_extend_low_i8x16</a></li><li><a href="arch/wasm/fn.i16x8_extend_low_u8x16.html">arch::wasm::i16x8_extend_low_u8x16</a></li><li><a href="arch/wasm/fn.i16x8_extmul_high_i8x16.html">arch::wasm::i16x8_extmul_high_i8x16</a></li><li><a href="arch/wasm/fn.i16x8_extmul_high_u8x16.html">arch::wasm::i16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm/fn.i16x8_extmul_low_i8x16.html">arch::wasm::i16x8_extmul_low_i8x16</a></li><li><a href="arch/wasm/fn.i16x8_extmul_low_u8x16.html">arch::wasm::i16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm/fn.i16x8_extract_lane.html">arch::wasm::i16x8_extract_lane</a></li><li><a href="arch/wasm/fn.i16x8_ge.html">arch::wasm::i16x8_ge</a></li><li><a href="arch/wasm/fn.i16x8_gt.html">arch::wasm::i16x8_gt</a></li><li><a href="arch/wasm/fn.i16x8_le.html">arch::wasm::i16x8_le</a></li><li><a href="arch/wasm/fn.i16x8_load_extend_i8x8.html">arch::wasm::i16x8_load_extend_i8x8</a></li><li><a href="arch/wasm/fn.i16x8_load_extend_u8x8.html">arch::wasm::i16x8_load_extend_u8x8</a></li><li><a href="arch/wasm/fn.i16x8_lt.html">arch::wasm::i16x8_lt</a></li><li><a href="arch/wasm/fn.i16x8_max.html">arch::wasm::i16x8_max</a></li><li><a href="arch/wasm/fn.i16x8_min.html">arch::wasm::i16x8_min</a></li><li><a href="arch/wasm/fn.i16x8_mul.html">arch::wasm::i16x8_mul</a></li><li><a href="arch/wasm/fn.i16x8_narrow_i32x4.html">arch::wasm::i16x8_narrow_i32x4</a></li><li><a href="arch/wasm/fn.i16x8_ne.html">arch::wasm::i16x8_ne</a></li><li><a href="arch/wasm/fn.i16x8_neg.html">arch::wasm::i16x8_neg</a></li><li><a href="arch/wasm/fn.i16x8_q15mulr_sat.html">arch::wasm::i16x8_q15mulr_sat</a></li><li><a href="arch/wasm/fn.i16x8_relaxed_dot_i8x16_i7x16.html">arch::wasm::i16x8_relaxed_dot_i8x16_i7x16</a></li><li><a href="arch/wasm/fn.i16x8_relaxed_laneselect.html">arch::wasm::i16x8_relaxed_laneselect</a></li><li><a href="arch/wasm/fn.i16x8_relaxed_q15mulr.html">arch::wasm::i16x8_relaxed_q15mulr</a></li><li><a href="arch/wasm/fn.i16x8_replace_lane.html">arch::wasm::i16x8_replace_lane</a></li><li><a href="arch/wasm/fn.i16x8_shl.html">arch::wasm::i16x8_shl</a></li><li><a href="arch/wasm/fn.i16x8_shr.html">arch::wasm::i16x8_shr</a></li><li><a href="arch/wasm/fn.i16x8_shuffle.html">arch::wasm::i16x8_shuffle</a></li><li><a href="arch/wasm/fn.i16x8_splat.html">arch::wasm::i16x8_splat</a></li><li><a href="arch/wasm/fn.i16x8_sub.html">arch::wasm::i16x8_sub</a></li><li><a href="arch/wasm/fn.i16x8_sub_sat.html">arch::wasm::i16x8_sub_sat</a></li><li><a href="arch/wasm/fn.i32x4.html">arch::wasm::i32x4</a></li><li><a href="arch/wasm/fn.i32x4_abs.html">arch::wasm::i32x4_abs</a></li><li><a href="arch/wasm/fn.i32x4_add.html">arch::wasm::i32x4_add</a></li><li><a href="arch/wasm/fn.i32x4_all_true.html">arch::wasm::i32x4_all_true</a></li><li><a href="arch/wasm/fn.i32x4_bitmask.html">arch::wasm::i32x4_bitmask</a></li><li><a href="arch/wasm/fn.i32x4_dot_i16x8.html">arch::wasm::i32x4_dot_i16x8</a></li><li><a href="arch/wasm/fn.i32x4_eq.html">arch::wasm::i32x4_eq</a></li><li><a href="arch/wasm/fn.i32x4_extadd_pairwise_i16x8.html">arch::wasm::i32x4_extadd_pairwise_i16x8</a></li><li><a href="arch/wasm/fn.i32x4_extadd_pairwise_u16x8.html">arch::wasm::i32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm/fn.i32x4_extend_high_i16x8.html">arch::wasm::i32x4_extend_high_i16x8</a></li><li><a href="arch/wasm/fn.i32x4_extend_high_u16x8.html">arch::wasm::i32x4_extend_high_u16x8</a></li><li><a href="arch/wasm/fn.i32x4_extend_low_i16x8.html">arch::wasm::i32x4_extend_low_i16x8</a></li><li><a href="arch/wasm/fn.i32x4_extend_low_u16x8.html">arch::wasm::i32x4_extend_low_u16x8</a></li><li><a href="arch/wasm/fn.i32x4_extmul_high_i16x8.html">arch::wasm::i32x4_extmul_high_i16x8</a></li><li><a href="arch/wasm/fn.i32x4_extmul_high_u16x8.html">arch::wasm::i32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm/fn.i32x4_extmul_low_i16x8.html">arch::wasm::i32x4_extmul_low_i16x8</a></li><li><a href="arch/wasm/fn.i32x4_extmul_low_u16x8.html">arch::wasm::i32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm/fn.i32x4_extract_lane.html">arch::wasm::i32x4_extract_lane</a></li><li><a href="arch/wasm/fn.i32x4_ge.html">arch::wasm::i32x4_ge</a></li><li><a href="arch/wasm/fn.i32x4_gt.html">arch::wasm::i32x4_gt</a></li><li><a href="arch/wasm/fn.i32x4_le.html">arch::wasm::i32x4_le</a></li><li><a href="arch/wasm/fn.i32x4_load_extend_i16x4.html">arch::wasm::i32x4_load_extend_i16x4</a></li><li><a href="arch/wasm/fn.i32x4_load_extend_u16x4.html">arch::wasm::i32x4_load_extend_u16x4</a></li><li><a href="arch/wasm/fn.i32x4_lt.html">arch::wasm::i32x4_lt</a></li><li><a href="arch/wasm/fn.i32x4_max.html">arch::wasm::i32x4_max</a></li><li><a href="arch/wasm/fn.i32x4_min.html">arch::wasm::i32x4_min</a></li><li><a href="arch/wasm/fn.i32x4_mul.html">arch::wasm::i32x4_mul</a></li><li><a href="arch/wasm/fn.i32x4_ne.html">arch::wasm::i32x4_ne</a></li><li><a href="arch/wasm/fn.i32x4_neg.html">arch::wasm::i32x4_neg</a></li><li><a href="arch/wasm/fn.i32x4_relaxed_dot_i8x16_i7x16_add.html">arch::wasm::i32x4_relaxed_dot_i8x16_i7x16_add</a></li><li><a href="arch/wasm/fn.i32x4_relaxed_laneselect.html">arch::wasm::i32x4_relaxed_laneselect</a></li><li><a href="arch/wasm/fn.i32x4_relaxed_trunc_f32x4.html">arch::wasm::i32x4_relaxed_trunc_f32x4</a></li><li><a href="arch/wasm/fn.i32x4_relaxed_trunc_f64x2_zero.html">arch::wasm::i32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="arch/wasm/fn.i32x4_replace_lane.html">arch::wasm::i32x4_replace_lane</a></li><li><a href="arch/wasm/fn.i32x4_shl.html">arch::wasm::i32x4_shl</a></li><li><a href="arch/wasm/fn.i32x4_shr.html">arch::wasm::i32x4_shr</a></li><li><a href="arch/wasm/fn.i32x4_shuffle.html">arch::wasm::i32x4_shuffle</a></li><li><a href="arch/wasm/fn.i32x4_splat.html">arch::wasm::i32x4_splat</a></li><li><a href="arch/wasm/fn.i32x4_sub.html">arch::wasm::i32x4_sub</a></li><li><a href="arch/wasm/fn.i32x4_trunc_sat_f32x4.html">arch::wasm::i32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm/fn.i32x4_trunc_sat_f64x2_zero.html">arch::wasm::i32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm/fn.i64x2.html">arch::wasm::i64x2</a></li><li><a href="arch/wasm/fn.i64x2_abs.html">arch::wasm::i64x2_abs</a></li><li><a href="arch/wasm/fn.i64x2_add.html">arch::wasm::i64x2_add</a></li><li><a href="arch/wasm/fn.i64x2_all_true.html">arch::wasm::i64x2_all_true</a></li><li><a href="arch/wasm/fn.i64x2_bitmask.html">arch::wasm::i64x2_bitmask</a></li><li><a href="arch/wasm/fn.i64x2_eq.html">arch::wasm::i64x2_eq</a></li><li><a href="arch/wasm/fn.i64x2_extend_high_i32x4.html">arch::wasm::i64x2_extend_high_i32x4</a></li><li><a href="arch/wasm/fn.i64x2_extend_high_u32x4.html">arch::wasm::i64x2_extend_high_u32x4</a></li><li><a href="arch/wasm/fn.i64x2_extend_low_i32x4.html">arch::wasm::i64x2_extend_low_i32x4</a></li><li><a href="arch/wasm/fn.i64x2_extend_low_u32x4.html">arch::wasm::i64x2_extend_low_u32x4</a></li><li><a href="arch/wasm/fn.i64x2_extmul_high_i32x4.html">arch::wasm::i64x2_extmul_high_i32x4</a></li><li><a href="arch/wasm/fn.i64x2_extmul_high_u32x4.html">arch::wasm::i64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm/fn.i64x2_extmul_low_i32x4.html">arch::wasm::i64x2_extmul_low_i32x4</a></li><li><a href="arch/wasm/fn.i64x2_extmul_low_u32x4.html">arch::wasm::i64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm/fn.i64x2_extract_lane.html">arch::wasm::i64x2_extract_lane</a></li><li><a href="arch/wasm/fn.i64x2_ge.html">arch::wasm::i64x2_ge</a></li><li><a href="arch/wasm/fn.i64x2_gt.html">arch::wasm::i64x2_gt</a></li><li><a href="arch/wasm/fn.i64x2_le.html">arch::wasm::i64x2_le</a></li><li><a href="arch/wasm/fn.i64x2_load_extend_i32x2.html">arch::wasm::i64x2_load_extend_i32x2</a></li><li><a href="arch/wasm/fn.i64x2_load_extend_u32x2.html">arch::wasm::i64x2_load_extend_u32x2</a></li><li><a href="arch/wasm/fn.i64x2_lt.html">arch::wasm::i64x2_lt</a></li><li><a href="arch/wasm/fn.i64x2_mul.html">arch::wasm::i64x2_mul</a></li><li><a href="arch/wasm/fn.i64x2_ne.html">arch::wasm::i64x2_ne</a></li><li><a href="arch/wasm/fn.i64x2_neg.html">arch::wasm::i64x2_neg</a></li><li><a href="arch/wasm/fn.i64x2_relaxed_laneselect.html">arch::wasm::i64x2_relaxed_laneselect</a></li><li><a href="arch/wasm/fn.i64x2_replace_lane.html">arch::wasm::i64x2_replace_lane</a></li><li><a href="arch/wasm/fn.i64x2_shl.html">arch::wasm::i64x2_shl</a></li><li><a href="arch/wasm/fn.i64x2_shr.html">arch::wasm::i64x2_shr</a></li><li><a href="arch/wasm/fn.i64x2_shuffle.html">arch::wasm::i64x2_shuffle</a></li><li><a href="arch/wasm/fn.i64x2_splat.html">arch::wasm::i64x2_splat</a></li><li><a href="arch/wasm/fn.i64x2_sub.html">arch::wasm::i64x2_sub</a></li><li><a href="arch/wasm/fn.i8x16.html">arch::wasm::i8x16</a></li><li><a href="arch/wasm/fn.i8x16_abs.html">arch::wasm::i8x16_abs</a></li><li><a href="arch/wasm/fn.i8x16_add.html">arch::wasm::i8x16_add</a></li><li><a href="arch/wasm/fn.i8x16_add_sat.html">arch::wasm::i8x16_add_sat</a></li><li><a href="arch/wasm/fn.i8x16_all_true.html">arch::wasm::i8x16_all_true</a></li><li><a href="arch/wasm/fn.i8x16_bitmask.html">arch::wasm::i8x16_bitmask</a></li><li><a href="arch/wasm/fn.i8x16_eq.html">arch::wasm::i8x16_eq</a></li><li><a href="arch/wasm/fn.i8x16_extract_lane.html">arch::wasm::i8x16_extract_lane</a></li><li><a href="arch/wasm/fn.i8x16_ge.html">arch::wasm::i8x16_ge</a></li><li><a href="arch/wasm/fn.i8x16_gt.html">arch::wasm::i8x16_gt</a></li><li><a href="arch/wasm/fn.i8x16_le.html">arch::wasm::i8x16_le</a></li><li><a href="arch/wasm/fn.i8x16_lt.html">arch::wasm::i8x16_lt</a></li><li><a href="arch/wasm/fn.i8x16_max.html">arch::wasm::i8x16_max</a></li><li><a href="arch/wasm/fn.i8x16_min.html">arch::wasm::i8x16_min</a></li><li><a href="arch/wasm/fn.i8x16_narrow_i16x8.html">arch::wasm::i8x16_narrow_i16x8</a></li><li><a href="arch/wasm/fn.i8x16_ne.html">arch::wasm::i8x16_ne</a></li><li><a href="arch/wasm/fn.i8x16_neg.html">arch::wasm::i8x16_neg</a></li><li><a href="arch/wasm/fn.i8x16_popcnt.html">arch::wasm::i8x16_popcnt</a></li><li><a href="arch/wasm/fn.i8x16_relaxed_laneselect.html">arch::wasm::i8x16_relaxed_laneselect</a></li><li><a href="arch/wasm/fn.i8x16_relaxed_swizzle.html">arch::wasm::i8x16_relaxed_swizzle</a></li><li><a href="arch/wasm/fn.i8x16_replace_lane.html">arch::wasm::i8x16_replace_lane</a></li><li><a href="arch/wasm/fn.i8x16_shl.html">arch::wasm::i8x16_shl</a></li><li><a href="arch/wasm/fn.i8x16_shr.html">arch::wasm::i8x16_shr</a></li><li><a href="arch/wasm/fn.i8x16_shuffle.html">arch::wasm::i8x16_shuffle</a></li><li><a href="arch/wasm/fn.i8x16_splat.html">arch::wasm::i8x16_splat</a></li><li><a href="arch/wasm/fn.i8x16_sub.html">arch::wasm::i8x16_sub</a></li><li><a href="arch/wasm/fn.i8x16_sub_sat.html">arch::wasm::i8x16_sub_sat</a></li><li><a href="arch/wasm/fn.i8x16_swizzle.html">arch::wasm::i8x16_swizzle</a></li><li><a href="arch/wasm/fn.memory_atomic_notify.html">arch::wasm::memory_atomic_notify</a></li><li><a href="arch/wasm/fn.memory_atomic_wait32.html">arch::wasm::memory_atomic_wait32</a></li><li><a href="arch/wasm/fn.memory_atomic_wait64.html">arch::wasm::memory_atomic_wait64</a></li><li><a href="arch/wasm/fn.memory_grow.html">arch::wasm::memory_grow</a></li><li><a href="arch/wasm/fn.memory_size.html">arch::wasm::memory_size</a></li><li><a href="arch/wasm/fn.u16x8.html">arch::wasm::u16x8</a></li><li><a href="arch/wasm/fn.u16x8_add.html">arch::wasm::u16x8_add</a></li><li><a href="arch/wasm/fn.u16x8_add_sat.html">arch::wasm::u16x8_add_sat</a></li><li><a href="arch/wasm/fn.u16x8_all_true.html">arch::wasm::u16x8_all_true</a></li><li><a href="arch/wasm/fn.u16x8_avgr.html">arch::wasm::u16x8_avgr</a></li><li><a href="arch/wasm/fn.u16x8_bitmask.html">arch::wasm::u16x8_bitmask</a></li><li><a href="arch/wasm/fn.u16x8_eq.html">arch::wasm::u16x8_eq</a></li><li><a href="arch/wasm/fn.u16x8_extadd_pairwise_u8x16.html">arch::wasm::u16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm/fn.u16x8_extend_high_u8x16.html">arch::wasm::u16x8_extend_high_u8x16</a></li><li><a href="arch/wasm/fn.u16x8_extend_low_u8x16.html">arch::wasm::u16x8_extend_low_u8x16</a></li><li><a href="arch/wasm/fn.u16x8_extmul_high_u8x16.html">arch::wasm::u16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm/fn.u16x8_extmul_low_u8x16.html">arch::wasm::u16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm/fn.u16x8_extract_lane.html">arch::wasm::u16x8_extract_lane</a></li><li><a href="arch/wasm/fn.u16x8_ge.html">arch::wasm::u16x8_ge</a></li><li><a href="arch/wasm/fn.u16x8_gt.html">arch::wasm::u16x8_gt</a></li><li><a href="arch/wasm/fn.u16x8_le.html">arch::wasm::u16x8_le</a></li><li><a href="arch/wasm/fn.u16x8_load_extend_u8x8.html">arch::wasm::u16x8_load_extend_u8x8</a></li><li><a href="arch/wasm/fn.u16x8_lt.html">arch::wasm::u16x8_lt</a></li><li><a href="arch/wasm/fn.u16x8_max.html">arch::wasm::u16x8_max</a></li><li><a href="arch/wasm/fn.u16x8_min.html">arch::wasm::u16x8_min</a></li><li><a href="arch/wasm/fn.u16x8_mul.html">arch::wasm::u16x8_mul</a></li><li><a href="arch/wasm/fn.u16x8_narrow_i32x4.html">arch::wasm::u16x8_narrow_i32x4</a></li><li><a href="arch/wasm/fn.u16x8_ne.html">arch::wasm::u16x8_ne</a></li><li><a href="arch/wasm/fn.u16x8_replace_lane.html">arch::wasm::u16x8_replace_lane</a></li><li><a href="arch/wasm/fn.u16x8_shl.html">arch::wasm::u16x8_shl</a></li><li><a href="arch/wasm/fn.u16x8_shr.html">arch::wasm::u16x8_shr</a></li><li><a href="arch/wasm/fn.u16x8_shuffle.html">arch::wasm::u16x8_shuffle</a></li><li><a href="arch/wasm/fn.u16x8_splat.html">arch::wasm::u16x8_splat</a></li><li><a href="arch/wasm/fn.u16x8_sub.html">arch::wasm::u16x8_sub</a></li><li><a href="arch/wasm/fn.u16x8_sub_sat.html">arch::wasm::u16x8_sub_sat</a></li><li><a href="arch/wasm/fn.u32x4.html">arch::wasm::u32x4</a></li><li><a href="arch/wasm/fn.u32x4_add.html">arch::wasm::u32x4_add</a></li><li><a href="arch/wasm/fn.u32x4_all_true.html">arch::wasm::u32x4_all_true</a></li><li><a href="arch/wasm/fn.u32x4_bitmask.html">arch::wasm::u32x4_bitmask</a></li><li><a href="arch/wasm/fn.u32x4_eq.html">arch::wasm::u32x4_eq</a></li><li><a href="arch/wasm/fn.u32x4_extadd_pairwise_u16x8.html">arch::wasm::u32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm/fn.u32x4_extend_high_u16x8.html">arch::wasm::u32x4_extend_high_u16x8</a></li><li><a href="arch/wasm/fn.u32x4_extend_low_u16x8.html">arch::wasm::u32x4_extend_low_u16x8</a></li><li><a href="arch/wasm/fn.u32x4_extmul_high_u16x8.html">arch::wasm::u32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm/fn.u32x4_extmul_low_u16x8.html">arch::wasm::u32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm/fn.u32x4_extract_lane.html">arch::wasm::u32x4_extract_lane</a></li><li><a href="arch/wasm/fn.u32x4_ge.html">arch::wasm::u32x4_ge</a></li><li><a href="arch/wasm/fn.u32x4_gt.html">arch::wasm::u32x4_gt</a></li><li><a href="arch/wasm/fn.u32x4_le.html">arch::wasm::u32x4_le</a></li><li><a href="arch/wasm/fn.u32x4_load_extend_u16x4.html">arch::wasm::u32x4_load_extend_u16x4</a></li><li><a href="arch/wasm/fn.u32x4_lt.html">arch::wasm::u32x4_lt</a></li><li><a href="arch/wasm/fn.u32x4_max.html">arch::wasm::u32x4_max</a></li><li><a href="arch/wasm/fn.u32x4_min.html">arch::wasm::u32x4_min</a></li><li><a href="arch/wasm/fn.u32x4_mul.html">arch::wasm::u32x4_mul</a></li><li><a href="arch/wasm/fn.u32x4_ne.html">arch::wasm::u32x4_ne</a></li><li><a href="arch/wasm/fn.u32x4_relaxed_trunc_f32x4.html">arch::wasm::u32x4_relaxed_trunc_f32x4</a></li><li><a href="arch/wasm/fn.u32x4_relaxed_trunc_f64x2_zero.html">arch::wasm::u32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="arch/wasm/fn.u32x4_replace_lane.html">arch::wasm::u32x4_replace_lane</a></li><li><a href="arch/wasm/fn.u32x4_shl.html">arch::wasm::u32x4_shl</a></li><li><a href="arch/wasm/fn.u32x4_shr.html">arch::wasm::u32x4_shr</a></li><li><a href="arch/wasm/fn.u32x4_shuffle.html">arch::wasm::u32x4_shuffle</a></li><li><a href="arch/wasm/fn.u32x4_splat.html">arch::wasm::u32x4_splat</a></li><li><a href="arch/wasm/fn.u32x4_sub.html">arch::wasm::u32x4_sub</a></li><li><a href="arch/wasm/fn.u32x4_trunc_sat_f32x4.html">arch::wasm::u32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm/fn.u32x4_trunc_sat_f64x2_zero.html">arch::wasm::u32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm/fn.u64x2.html">arch::wasm::u64x2</a></li><li><a href="arch/wasm/fn.u64x2_add.html">arch::wasm::u64x2_add</a></li><li><a href="arch/wasm/fn.u64x2_all_true.html">arch::wasm::u64x2_all_true</a></li><li><a href="arch/wasm/fn.u64x2_bitmask.html">arch::wasm::u64x2_bitmask</a></li><li><a href="arch/wasm/fn.u64x2_eq.html">arch::wasm::u64x2_eq</a></li><li><a href="arch/wasm/fn.u64x2_extend_high_u32x4.html">arch::wasm::u64x2_extend_high_u32x4</a></li><li><a href="arch/wasm/fn.u64x2_extend_low_u32x4.html">arch::wasm::u64x2_extend_low_u32x4</a></li><li><a href="arch/wasm/fn.u64x2_extmul_high_u32x4.html">arch::wasm::u64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm/fn.u64x2_extmul_low_u32x4.html">arch::wasm::u64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm/fn.u64x2_extract_lane.html">arch::wasm::u64x2_extract_lane</a></li><li><a href="arch/wasm/fn.u64x2_load_extend_u32x2.html">arch::wasm::u64x2_load_extend_u32x2</a></li><li><a href="arch/wasm/fn.u64x2_mul.html">arch::wasm::u64x2_mul</a></li><li><a href="arch/wasm/fn.u64x2_ne.html">arch::wasm::u64x2_ne</a></li><li><a href="arch/wasm/fn.u64x2_replace_lane.html">arch::wasm::u64x2_replace_lane</a></li><li><a href="arch/wasm/fn.u64x2_shl.html">arch::wasm::u64x2_shl</a></li><li><a href="arch/wasm/fn.u64x2_shr.html">arch::wasm::u64x2_shr</a></li><li><a href="arch/wasm/fn.u64x2_shuffle.html">arch::wasm::u64x2_shuffle</a></li><li><a href="arch/wasm/fn.u64x2_splat.html">arch::wasm::u64x2_splat</a></li><li><a href="arch/wasm/fn.u64x2_sub.html">arch::wasm::u64x2_sub</a></li><li><a href="arch/wasm/fn.u8x16.html">arch::wasm::u8x16</a></li><li><a href="arch/wasm/fn.u8x16_add.html">arch::wasm::u8x16_add</a></li><li><a href="arch/wasm/fn.u8x16_add_sat.html">arch::wasm::u8x16_add_sat</a></li><li><a href="arch/wasm/fn.u8x16_all_true.html">arch::wasm::u8x16_all_true</a></li><li><a href="arch/wasm/fn.u8x16_avgr.html">arch::wasm::u8x16_avgr</a></li><li><a href="arch/wasm/fn.u8x16_bitmask.html">arch::wasm::u8x16_bitmask</a></li><li><a href="arch/wasm/fn.u8x16_eq.html">arch::wasm::u8x16_eq</a></li><li><a href="arch/wasm/fn.u8x16_extract_lane.html">arch::wasm::u8x16_extract_lane</a></li><li><a href="arch/wasm/fn.u8x16_ge.html">arch::wasm::u8x16_ge</a></li><li><a href="arch/wasm/fn.u8x16_gt.html">arch::wasm::u8x16_gt</a></li><li><a href="arch/wasm/fn.u8x16_le.html">arch::wasm::u8x16_le</a></li><li><a href="arch/wasm/fn.u8x16_lt.html">arch::wasm::u8x16_lt</a></li><li><a href="arch/wasm/fn.u8x16_max.html">arch::wasm::u8x16_max</a></li><li><a href="arch/wasm/fn.u8x16_min.html">arch::wasm::u8x16_min</a></li><li><a href="arch/wasm/fn.u8x16_narrow_i16x8.html">arch::wasm::u8x16_narrow_i16x8</a></li><li><a href="arch/wasm/fn.u8x16_ne.html">arch::wasm::u8x16_ne</a></li><li><a href="arch/wasm/fn.u8x16_popcnt.html">arch::wasm::u8x16_popcnt</a></li><li><a href="arch/wasm/fn.u8x16_replace_lane.html">arch::wasm::u8x16_replace_lane</a></li><li><a href="arch/wasm/fn.u8x16_shl.html">arch::wasm::u8x16_shl</a></li><li><a href="arch/wasm/fn.u8x16_shr.html">arch::wasm::u8x16_shr</a></li><li><a href="arch/wasm/fn.u8x16_shuffle.html">arch::wasm::u8x16_shuffle</a></li><li><a href="arch/wasm/fn.u8x16_splat.html">arch::wasm::u8x16_splat</a></li><li><a href="arch/wasm/fn.u8x16_sub.html">arch::wasm::u8x16_sub</a></li><li><a href="arch/wasm/fn.u8x16_sub_sat.html">arch::wasm::u8x16_sub_sat</a></li><li><a href="arch/wasm/fn.u8x16_swizzle.html">arch::wasm::u8x16_swizzle</a></li><li><a href="arch/wasm/fn.unreachable.html">arch::wasm::unreachable</a></li><li><a href="arch/wasm/fn.v128_and.html">arch::wasm::v128_and</a></li><li><a href="arch/wasm/fn.v128_andnot.html">arch::wasm::v128_andnot</a></li><li><a href="arch/wasm/fn.v128_any_true.html">arch::wasm::v128_any_true</a></li><li><a href="arch/wasm/fn.v128_bitselect.html">arch::wasm::v128_bitselect</a></li><li><a href="arch/wasm/fn.v128_load.html">arch::wasm::v128_load</a></li><li><a href="arch/wasm/fn.v128_load16_lane.html">arch::wasm::v128_load16_lane</a></li><li><a href="arch/wasm/fn.v128_load16_splat.html">arch::wasm::v128_load16_splat</a></li><li><a href="arch/wasm/fn.v128_load32_lane.html">arch::wasm::v128_load32_lane</a></li><li><a href="arch/wasm/fn.v128_load32_splat.html">arch::wasm::v128_load32_splat</a></li><li><a href="arch/wasm/fn.v128_load32_zero.html">arch::wasm::v128_load32_zero</a></li><li><a href="arch/wasm/fn.v128_load64_lane.html">arch::wasm::v128_load64_lane</a></li><li><a href="arch/wasm/fn.v128_load64_splat.html">arch::wasm::v128_load64_splat</a></li><li><a href="arch/wasm/fn.v128_load64_zero.html">arch::wasm::v128_load64_zero</a></li><li><a href="arch/wasm/fn.v128_load8_lane.html">arch::wasm::v128_load8_lane</a></li><li><a href="arch/wasm/fn.v128_load8_splat.html">arch::wasm::v128_load8_splat</a></li><li><a href="arch/wasm/fn.v128_not.html">arch::wasm::v128_not</a></li><li><a href="arch/wasm/fn.v128_or.html">arch::wasm::v128_or</a></li><li><a href="arch/wasm/fn.v128_store.html">arch::wasm::v128_store</a></li><li><a href="arch/wasm/fn.v128_store16_lane.html">arch::wasm::v128_store16_lane</a></li><li><a href="arch/wasm/fn.v128_store32_lane.html">arch::wasm::v128_store32_lane</a></li><li><a href="arch/wasm/fn.v128_store64_lane.html">arch::wasm::v128_store64_lane</a></li><li><a href="arch/wasm/fn.v128_store8_lane.html">arch::wasm::v128_store8_lane</a></li><li><a href="arch/wasm/fn.v128_xor.html">arch::wasm::v128_xor</a></li><li><a href="arch/x86/fn._MM_GET_EXCEPTION_MASK.html">arch::x86::_MM_GET_EXCEPTION_MASK</a></li><li><a href="arch/x86/fn._MM_GET_EXCEPTION_STATE.html">arch::x86::_MM_GET_EXCEPTION_STATE</a></li><li><a href="arch/x86/fn._MM_GET_FLUSH_ZERO_MODE.html">arch::x86::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86/fn._MM_GET_ROUNDING_MODE.html">arch::x86::_MM_GET_ROUNDING_MODE</a></li><li><a href="arch/x86/fn._MM_SET_EXCEPTION_MASK.html">arch::x86::_MM_SET_EXCEPTION_MASK</a></li><li><a href="arch/x86/fn._MM_SET_EXCEPTION_STATE.html">arch::x86::_MM_SET_EXCEPTION_STATE</a></li><li><a href="arch/x86/fn._MM_SET_FLUSH_ZERO_MODE.html">arch::x86::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86/fn._MM_SET_ROUNDING_MODE.html">arch::x86::_MM_SET_ROUNDING_MODE</a></li><li><a href="arch/x86/fn._MM_SHUFFLE.html">arch::x86::_MM_SHUFFLE</a></li><li><a href="arch/x86/fn._MM_TRANSPOSE4_PS.html">arch::x86::_MM_TRANSPOSE4_PS</a></li><li><a href="arch/x86/fn.__cpuid.html">arch::x86::__cpuid</a></li><li><a href="arch/x86/fn.__cpuid_count.html">arch::x86::__cpuid_count</a></li><li><a href="arch/x86/fn.__get_cpuid_max.html">arch::x86::__get_cpuid_max</a></li><li><a href="arch/x86/fn.__rdtscp.html">arch::x86::__rdtscp</a></li><li><a href="arch/x86/fn.__readeflags.html">arch::x86::__readeflags</a></li><li><a href="arch/x86/fn.__writeeflags.html">arch::x86::__writeeflags</a></li><li><a href="arch/x86/fn._addcarry_u32.html">arch::x86::_addcarry_u32</a></li><li><a href="arch/x86/fn._addcarryx_u32.html">arch::x86::_addcarryx_u32</a></li><li><a href="arch/x86/fn._andn_u32.html">arch::x86::_andn_u32</a></li><li><a href="arch/x86/fn._bextr2_u32.html">arch::x86::_bextr2_u32</a></li><li><a href="arch/x86/fn._bextr_u32.html">arch::x86::_bextr_u32</a></li><li><a href="arch/x86/fn._bittest.html">arch::x86::_bittest</a></li><li><a href="arch/x86/fn._bittestandcomplement.html">arch::x86::_bittestandcomplement</a></li><li><a href="arch/x86/fn._bittestandreset.html">arch::x86::_bittestandreset</a></li><li><a href="arch/x86/fn._bittestandset.html">arch::x86::_bittestandset</a></li><li><a href="arch/x86/fn._blcfill_u32.html">arch::x86::_blcfill_u32</a></li><li><a href="arch/x86/fn._blcfill_u64.html">arch::x86::_blcfill_u64</a></li><li><a href="arch/x86/fn._blci_u32.html">arch::x86::_blci_u32</a></li><li><a href="arch/x86/fn._blci_u64.html">arch::x86::_blci_u64</a></li><li><a href="arch/x86/fn._blcic_u32.html">arch::x86::_blcic_u32</a></li><li><a href="arch/x86/fn._blcic_u64.html">arch::x86::_blcic_u64</a></li><li><a href="arch/x86/fn._blcmsk_u32.html">arch::x86::_blcmsk_u32</a></li><li><a href="arch/x86/fn._blcmsk_u64.html">arch::x86::_blcmsk_u64</a></li><li><a href="arch/x86/fn._blcs_u32.html">arch::x86::_blcs_u32</a></li><li><a href="arch/x86/fn._blcs_u64.html">arch::x86::_blcs_u64</a></li><li><a href="arch/x86/fn._blsfill_u32.html">arch::x86::_blsfill_u32</a></li><li><a href="arch/x86/fn._blsfill_u64.html">arch::x86::_blsfill_u64</a></li><li><a href="arch/x86/fn._blsi_u32.html">arch::x86::_blsi_u32</a></li><li><a href="arch/x86/fn._blsic_u32.html">arch::x86::_blsic_u32</a></li><li><a href="arch/x86/fn._blsic_u64.html">arch::x86::_blsic_u64</a></li><li><a href="arch/x86/fn._blsmsk_u32.html">arch::x86::_blsmsk_u32</a></li><li><a href="arch/x86/fn._blsr_u32.html">arch::x86::_blsr_u32</a></li><li><a href="arch/x86/fn._bswap.html">arch::x86::_bswap</a></li><li><a href="arch/x86/fn._bzhi_u32.html">arch::x86::_bzhi_u32</a></li><li><a href="arch/x86/fn._fxrstor.html">arch::x86::_fxrstor</a></li><li><a href="arch/x86/fn._fxsave.html">arch::x86::_fxsave</a></li><li><a href="arch/x86/fn._kadd_mask32.html">arch::x86::_kadd_mask32</a></li><li><a href="arch/x86/fn._kadd_mask64.html">arch::x86::_kadd_mask64</a></li><li><a href="arch/x86/fn._kand_mask16.html">arch::x86::_kand_mask16</a></li><li><a href="arch/x86/fn._kand_mask32.html">arch::x86::_kand_mask32</a></li><li><a href="arch/x86/fn._kand_mask64.html">arch::x86::_kand_mask64</a></li><li><a href="arch/x86/fn._kandn_mask16.html">arch::x86::_kandn_mask16</a></li><li><a href="arch/x86/fn._kandn_mask32.html">arch::x86::_kandn_mask32</a></li><li><a href="arch/x86/fn._kandn_mask64.html">arch::x86::_kandn_mask64</a></li><li><a href="arch/x86/fn._knot_mask16.html">arch::x86::_knot_mask16</a></li><li><a href="arch/x86/fn._knot_mask32.html">arch::x86::_knot_mask32</a></li><li><a href="arch/x86/fn._knot_mask64.html">arch::x86::_knot_mask64</a></li><li><a href="arch/x86/fn._kor_mask16.html">arch::x86::_kor_mask16</a></li><li><a href="arch/x86/fn._kor_mask32.html">arch::x86::_kor_mask32</a></li><li><a href="arch/x86/fn._kor_mask64.html">arch::x86::_kor_mask64</a></li><li><a href="arch/x86/fn._kxnor_mask16.html">arch::x86::_kxnor_mask16</a></li><li><a href="arch/x86/fn._kxnor_mask32.html">arch::x86::_kxnor_mask32</a></li><li><a href="arch/x86/fn._kxnor_mask64.html">arch::x86::_kxnor_mask64</a></li><li><a href="arch/x86/fn._kxor_mask16.html">arch::x86::_kxor_mask16</a></li><li><a href="arch/x86/fn._kxor_mask32.html">arch::x86::_kxor_mask32</a></li><li><a href="arch/x86/fn._kxor_mask64.html">arch::x86::_kxor_mask64</a></li><li><a href="arch/x86/fn._load_mask32.html">arch::x86::_load_mask32</a></li><li><a href="arch/x86/fn._load_mask64.html">arch::x86::_load_mask64</a></li><li><a href="arch/x86/fn._lzcnt_u32.html">arch::x86::_lzcnt_u32</a></li><li><a href="arch/x86/fn._mm256_abs_epi16.html">arch::x86::_mm256_abs_epi16</a></li><li><a href="arch/x86/fn._mm256_abs_epi32.html">arch::x86::_mm256_abs_epi32</a></li><li><a href="arch/x86/fn._mm256_abs_epi64.html">arch::x86::_mm256_abs_epi64</a></li><li><a href="arch/x86/fn._mm256_abs_epi8.html">arch::x86::_mm256_abs_epi8</a></li><li><a href="arch/x86/fn._mm256_add_epi16.html">arch::x86::_mm256_add_epi16</a></li><li><a href="arch/x86/fn._mm256_add_epi32.html">arch::x86::_mm256_add_epi32</a></li><li><a href="arch/x86/fn._mm256_add_epi64.html">arch::x86::_mm256_add_epi64</a></li><li><a href="arch/x86/fn._mm256_add_epi8.html">arch::x86::_mm256_add_epi8</a></li><li><a href="arch/x86/fn._mm256_add_pd.html">arch::x86::_mm256_add_pd</a></li><li><a href="arch/x86/fn._mm256_add_ps.html">arch::x86::_mm256_add_ps</a></li><li><a href="arch/x86/fn._mm256_adds_epi16.html">arch::x86::_mm256_adds_epi16</a></li><li><a href="arch/x86/fn._mm256_adds_epi8.html">arch::x86::_mm256_adds_epi8</a></li><li><a href="arch/x86/fn._mm256_adds_epu16.html">arch::x86::_mm256_adds_epu16</a></li><li><a href="arch/x86/fn._mm256_adds_epu8.html">arch::x86::_mm256_adds_epu8</a></li><li><a href="arch/x86/fn._mm256_addsub_pd.html">arch::x86::_mm256_addsub_pd</a></li><li><a href="arch/x86/fn._mm256_addsub_ps.html">arch::x86::_mm256_addsub_ps</a></li><li><a href="arch/x86/fn._mm256_aesdec_epi128.html">arch::x86::_mm256_aesdec_epi128</a></li><li><a href="arch/x86/fn._mm256_aesdeclast_epi128.html">arch::x86::_mm256_aesdeclast_epi128</a></li><li><a href="arch/x86/fn._mm256_aesenc_epi128.html">arch::x86::_mm256_aesenc_epi128</a></li><li><a href="arch/x86/fn._mm256_aesenclast_epi128.html">arch::x86::_mm256_aesenclast_epi128</a></li><li><a href="arch/x86/fn._mm256_alignr_epi32.html">arch::x86::_mm256_alignr_epi32</a></li><li><a href="arch/x86/fn._mm256_alignr_epi64.html">arch::x86::_mm256_alignr_epi64</a></li><li><a href="arch/x86/fn._mm256_alignr_epi8.html">arch::x86::_mm256_alignr_epi8</a></li><li><a href="arch/x86/fn._mm256_and_pd.html">arch::x86::_mm256_and_pd</a></li><li><a href="arch/x86/fn._mm256_and_ps.html">arch::x86::_mm256_and_ps</a></li><li><a href="arch/x86/fn._mm256_and_si256.html">arch::x86::_mm256_and_si256</a></li><li><a href="arch/x86/fn._mm256_andnot_pd.html">arch::x86::_mm256_andnot_pd</a></li><li><a href="arch/x86/fn._mm256_andnot_ps.html">arch::x86::_mm256_andnot_ps</a></li><li><a href="arch/x86/fn._mm256_andnot_si256.html">arch::x86::_mm256_andnot_si256</a></li><li><a href="arch/x86/fn._mm256_avg_epu16.html">arch::x86::_mm256_avg_epu16</a></li><li><a href="arch/x86/fn._mm256_avg_epu8.html">arch::x86::_mm256_avg_epu8</a></li><li><a href="arch/x86/fn._mm256_bitshuffle_epi64_mask.html">arch::x86::_mm256_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_blend_epi16.html">arch::x86::_mm256_blend_epi16</a></li><li><a href="arch/x86/fn._mm256_blend_epi32.html">arch::x86::_mm256_blend_epi32</a></li><li><a href="arch/x86/fn._mm256_blend_pd.html">arch::x86::_mm256_blend_pd</a></li><li><a href="arch/x86/fn._mm256_blend_ps.html">arch::x86::_mm256_blend_ps</a></li><li><a href="arch/x86/fn._mm256_blendv_epi8.html">arch::x86::_mm256_blendv_epi8</a></li><li><a href="arch/x86/fn._mm256_blendv_pd.html">arch::x86::_mm256_blendv_pd</a></li><li><a href="arch/x86/fn._mm256_blendv_ps.html">arch::x86::_mm256_blendv_ps</a></li><li><a href="arch/x86/fn._mm256_broadcast_f32x4.html">arch::x86::_mm256_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm256_broadcast_i32x4.html">arch::x86::_mm256_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm256_broadcast_pd.html">arch::x86::_mm256_broadcast_pd</a></li><li><a href="arch/x86/fn._mm256_broadcast_ps.html">arch::x86::_mm256_broadcast_ps</a></li><li><a href="arch/x86/fn._mm256_broadcast_sd.html">arch::x86::_mm256_broadcast_sd</a></li><li><a href="arch/x86/fn._mm256_broadcast_ss.html">arch::x86::_mm256_broadcast_ss</a></li><li><a href="arch/x86/fn._mm256_broadcastb_epi8.html">arch::x86::_mm256_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm256_broadcastd_epi32.html">arch::x86::_mm256_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm256_broadcastmb_epi64.html">arch::x86::_mm256_broadcastmb_epi64</a></li><li><a href="arch/x86/fn._mm256_broadcastmw_epi32.html">arch::x86::_mm256_broadcastmw_epi32</a></li><li><a href="arch/x86/fn._mm256_broadcastq_epi64.html">arch::x86::_mm256_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm256_broadcastsd_pd.html">arch::x86::_mm256_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm256_broadcastsi128_si256.html">arch::x86::_mm256_broadcastsi128_si256</a></li><li><a href="arch/x86/fn._mm256_broadcastss_ps.html">arch::x86::_mm256_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm256_broadcastw_epi16.html">arch::x86::_mm256_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm256_bslli_epi128.html">arch::x86::_mm256_bslli_epi128</a></li><li><a href="arch/x86/fn._mm256_bsrli_epi128.html">arch::x86::_mm256_bsrli_epi128</a></li><li><a href="arch/x86/fn._mm256_castpd128_pd256.html">arch::x86::_mm256_castpd128_pd256</a></li><li><a href="arch/x86/fn._mm256_castpd256_pd128.html">arch::x86::_mm256_castpd256_pd128</a></li><li><a href="arch/x86/fn._mm256_castpd_ps.html">arch::x86::_mm256_castpd_ps</a></li><li><a href="arch/x86/fn._mm256_castpd_si256.html">arch::x86::_mm256_castpd_si256</a></li><li><a href="arch/x86/fn._mm256_castps128_ps256.html">arch::x86::_mm256_castps128_ps256</a></li><li><a href="arch/x86/fn._mm256_castps256_ps128.html">arch::x86::_mm256_castps256_ps128</a></li><li><a href="arch/x86/fn._mm256_castps_pd.html">arch::x86::_mm256_castps_pd</a></li><li><a href="arch/x86/fn._mm256_castps_si256.html">arch::x86::_mm256_castps_si256</a></li><li><a href="arch/x86/fn._mm256_castsi128_si256.html">arch::x86::_mm256_castsi128_si256</a></li><li><a href="arch/x86/fn._mm256_castsi256_pd.html">arch::x86::_mm256_castsi256_pd</a></li><li><a href="arch/x86/fn._mm256_castsi256_ps.html">arch::x86::_mm256_castsi256_ps</a></li><li><a href="arch/x86/fn._mm256_castsi256_si128.html">arch::x86::_mm256_castsi256_si128</a></li><li><a href="arch/x86/fn._mm256_ceil_pd.html">arch::x86::_mm256_ceil_pd</a></li><li><a href="arch/x86/fn._mm256_ceil_ps.html">arch::x86::_mm256_ceil_ps</a></li><li><a href="arch/x86/fn._mm256_clmulepi64_epi128.html">arch::x86::_mm256_clmulepi64_epi128</a></li><li><a href="arch/x86/fn._mm256_cmp_epi16_mask.html">arch::x86::_mm256_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epi32_mask.html">arch::x86::_mm256_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epi64_mask.html">arch::x86::_mm256_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epi8_mask.html">arch::x86::_mm256_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu16_mask.html">arch::x86::_mm256_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu32_mask.html">arch::x86::_mm256_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu64_mask.html">arch::x86::_mm256_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu8_mask.html">arch::x86::_mm256_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_pd.html">arch::x86::_mm256_cmp_pd</a></li><li><a href="arch/x86/fn._mm256_cmp_pd_mask.html">arch::x86::_mm256_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_ps.html">arch::x86::_mm256_cmp_ps</a></li><li><a href="arch/x86/fn._mm256_cmp_ps_mask.html">arch::x86::_mm256_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi16.html">arch::x86::_mm256_cmpeq_epi16</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi16_mask.html">arch::x86::_mm256_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi32.html">arch::x86::_mm256_cmpeq_epi32</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi32_mask.html">arch::x86::_mm256_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi64.html">arch::x86::_mm256_cmpeq_epi64</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi64_mask.html">arch::x86::_mm256_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi8.html">arch::x86::_mm256_cmpeq_epi8</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi8_mask.html">arch::x86::_mm256_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu16_mask.html">arch::x86::_mm256_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu32_mask.html">arch::x86::_mm256_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu64_mask.html">arch::x86::_mm256_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu8_mask.html">arch::x86::_mm256_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi16_mask.html">arch::x86::_mm256_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi32_mask.html">arch::x86::_mm256_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi64_mask.html">arch::x86::_mm256_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi8_mask.html">arch::x86::_mm256_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu16_mask.html">arch::x86::_mm256_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu32_mask.html">arch::x86::_mm256_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu64_mask.html">arch::x86::_mm256_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu8_mask.html">arch::x86::_mm256_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi16.html">arch::x86::_mm256_cmpgt_epi16</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi16_mask.html">arch::x86::_mm256_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi32.html">arch::x86::_mm256_cmpgt_epi32</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi32_mask.html">arch::x86::_mm256_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi64.html">arch::x86::_mm256_cmpgt_epi64</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi64_mask.html">arch::x86::_mm256_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi8.html">arch::x86::_mm256_cmpgt_epi8</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi8_mask.html">arch::x86::_mm256_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu16_mask.html">arch::x86::_mm256_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu32_mask.html">arch::x86::_mm256_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu64_mask.html">arch::x86::_mm256_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu8_mask.html">arch::x86::_mm256_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi16_mask.html">arch::x86::_mm256_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi32_mask.html">arch::x86::_mm256_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi64_mask.html">arch::x86::_mm256_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi8_mask.html">arch::x86::_mm256_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu16_mask.html">arch::x86::_mm256_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu32_mask.html">arch::x86::_mm256_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu64_mask.html">arch::x86::_mm256_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu8_mask.html">arch::x86::_mm256_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi16_mask.html">arch::x86::_mm256_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi32_mask.html">arch::x86::_mm256_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi64_mask.html">arch::x86::_mm256_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi8_mask.html">arch::x86::_mm256_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu16_mask.html">arch::x86::_mm256_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu32_mask.html">arch::x86::_mm256_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu64_mask.html">arch::x86::_mm256_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu8_mask.html">arch::x86::_mm256_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi16_mask.html">arch::x86::_mm256_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi32_mask.html">arch::x86::_mm256_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi64_mask.html">arch::x86::_mm256_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi8_mask.html">arch::x86::_mm256_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu16_mask.html">arch::x86::_mm256_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu32_mask.html">arch::x86::_mm256_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu64_mask.html">arch::x86::_mm256_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu8_mask.html">arch::x86::_mm256_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_conflict_epi32.html">arch::x86::_mm256_conflict_epi32</a></li><li><a href="arch/x86/fn._mm256_conflict_epi64.html">arch::x86::_mm256_conflict_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepi16_epi32.html">arch::x86::_mm256_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepi16_epi64.html">arch::x86::_mm256_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepi16_epi8.html">arch::x86::_mm256_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_epi16.html">arch::x86::_mm256_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_epi64.html">arch::x86::_mm256_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_epi8.html">arch::x86::_mm256_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_pd.html">arch::x86::_mm256_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_ps.html">arch::x86::_mm256_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm256_cvtepi64_epi16.html">arch::x86::_mm256_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepi64_epi32.html">arch::x86::_mm256_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepi64_epi8.html">arch::x86::_mm256_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtepi8_epi16.html">arch::x86::_mm256_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepi8_epi32.html">arch::x86::_mm256_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepi8_epi64.html">arch::x86::_mm256_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepu16_epi32.html">arch::x86::_mm256_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepu16_epi64.html">arch::x86::_mm256_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepu32_epi64.html">arch::x86::_mm256_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepu32_pd.html">arch::x86::_mm256_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm256_cvtepu8_epi16.html">arch::x86::_mm256_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepu8_epi32.html">arch::x86::_mm256_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepu8_epi64.html">arch::x86::_mm256_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtne2ps_pbh.html">arch::x86::_mm256_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm256_cvtneps_pbh.html">arch::x86::_mm256_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm256_cvtpd_epi32.html">arch::x86::_mm256_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtpd_epu32.html">arch::x86::_mm256_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm256_cvtpd_ps.html">arch::x86::_mm256_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm256_cvtph_ps.html">arch::x86::_mm256_cvtph_ps</a></li><li><a href="arch/x86/fn._mm256_cvtps_epi32.html">arch::x86::_mm256_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtps_epu32.html">arch::x86::_mm256_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm256_cvtps_pd.html">arch::x86::_mm256_cvtps_pd</a></li><li><a href="arch/x86/fn._mm256_cvtps_ph.html">arch::x86::_mm256_cvtps_ph</a></li><li><a href="arch/x86/fn._mm256_cvtsd_f64.html">arch::x86::_mm256_cvtsd_f64</a></li><li><a href="arch/x86/fn._mm256_cvtsepi16_epi8.html">arch::x86::_mm256_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtsepi32_epi16.html">arch::x86::_mm256_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtsepi32_epi8.html">arch::x86::_mm256_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtsepi64_epi16.html">arch::x86::_mm256_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtsepi64_epi32.html">arch::x86::_mm256_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtsepi64_epi8.html">arch::x86::_mm256_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtsi256_si32.html">arch::x86::_mm256_cvtsi256_si32</a></li><li><a href="arch/x86/fn._mm256_cvtss_f32.html">arch::x86::_mm256_cvtss_f32</a></li><li><a href="arch/x86/fn._mm256_cvttpd_epi32.html">arch::x86::_mm256_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm256_cvttpd_epu32.html">arch::x86::_mm256_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm256_cvttps_epi32.html">arch::x86::_mm256_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm256_cvttps_epu32.html">arch::x86::_mm256_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm256_cvtusepi16_epi8.html">arch::x86::_mm256_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtusepi32_epi16.html">arch::x86::_mm256_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtusepi32_epi8.html">arch::x86::_mm256_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtusepi64_epi16.html">arch::x86::_mm256_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtusepi64_epi32.html">arch::x86::_mm256_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtusepi64_epi8.html">arch::x86::_mm256_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_dbsad_epu8.html">arch::x86::_mm256_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm256_div_pd.html">arch::x86::_mm256_div_pd</a></li><li><a href="arch/x86/fn._mm256_div_ps.html">arch::x86::_mm256_div_ps</a></li><li><a href="arch/x86/fn._mm256_dp_ps.html">arch::x86::_mm256_dp_ps</a></li><li><a href="arch/x86/fn._mm256_dpbf16_ps.html">arch::x86::_mm256_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm256_dpbusd_epi32.html">arch::x86::_mm256_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm256_dpbusds_epi32.html">arch::x86::_mm256_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm256_dpwssd_epi32.html">arch::x86::_mm256_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm256_dpwssds_epi32.html">arch::x86::_mm256_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm256_extract_epi16.html">arch::x86::_mm256_extract_epi16</a></li><li><a href="arch/x86/fn._mm256_extract_epi32.html">arch::x86::_mm256_extract_epi32</a></li><li><a href="arch/x86/fn._mm256_extract_epi8.html">arch::x86::_mm256_extract_epi8</a></li><li><a href="arch/x86/fn._mm256_extractf128_pd.html">arch::x86::_mm256_extractf128_pd</a></li><li><a href="arch/x86/fn._mm256_extractf128_ps.html">arch::x86::_mm256_extractf128_ps</a></li><li><a href="arch/x86/fn._mm256_extractf128_si256.html">arch::x86::_mm256_extractf128_si256</a></li><li><a href="arch/x86/fn._mm256_extractf32x4_ps.html">arch::x86::_mm256_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm256_extracti128_si256.html">arch::x86::_mm256_extracti128_si256</a></li><li><a href="arch/x86/fn._mm256_extracti32x4_epi32.html">arch::x86::_mm256_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm256_fixupimm_pd.html">arch::x86::_mm256_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm256_fixupimm_ps.html">arch::x86::_mm256_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm256_floor_pd.html">arch::x86::_mm256_floor_pd</a></li><li><a href="arch/x86/fn._mm256_floor_ps.html">arch::x86::_mm256_floor_ps</a></li><li><a href="arch/x86/fn._mm256_fmadd_pd.html">arch::x86::_mm256_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_fmadd_ps.html">arch::x86::_mm256_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_fmaddsub_pd.html">arch::x86::_mm256_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_fmaddsub_ps.html">arch::x86::_mm256_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_fmsub_pd.html">arch::x86::_mm256_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_fmsub_ps.html">arch::x86::_mm256_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_fmsubadd_pd.html">arch::x86::_mm256_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_fmsubadd_ps.html">arch::x86::_mm256_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_fnmadd_pd.html">arch::x86::_mm256_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_fnmadd_ps.html">arch::x86::_mm256_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_fnmsub_pd.html">arch::x86::_mm256_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_fnmsub_ps.html">arch::x86::_mm256_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_getexp_pd.html">arch::x86::_mm256_getexp_pd</a></li><li><a href="arch/x86/fn._mm256_getexp_ps.html">arch::x86::_mm256_getexp_ps</a></li><li><a href="arch/x86/fn._mm256_getmant_pd.html">arch::x86::_mm256_getmant_pd</a></li><li><a href="arch/x86/fn._mm256_getmant_ps.html">arch::x86::_mm256_getmant_ps</a></li><li><a href="arch/x86/fn._mm256_gf2p8affine_epi64_epi8.html">arch::x86::_mm256_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm256_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_gf2p8mul_epi8.html">arch::x86::_mm256_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm256_hadd_epi16.html">arch::x86::_mm256_hadd_epi16</a></li><li><a href="arch/x86/fn._mm256_hadd_epi32.html">arch::x86::_mm256_hadd_epi32</a></li><li><a href="arch/x86/fn._mm256_hadd_pd.html">arch::x86::_mm256_hadd_pd</a></li><li><a href="arch/x86/fn._mm256_hadd_ps.html">arch::x86::_mm256_hadd_ps</a></li><li><a href="arch/x86/fn._mm256_hadds_epi16.html">arch::x86::_mm256_hadds_epi16</a></li><li><a href="arch/x86/fn._mm256_hsub_epi16.html">arch::x86::_mm256_hsub_epi16</a></li><li><a href="arch/x86/fn._mm256_hsub_epi32.html">arch::x86::_mm256_hsub_epi32</a></li><li><a href="arch/x86/fn._mm256_hsub_pd.html">arch::x86::_mm256_hsub_pd</a></li><li><a href="arch/x86/fn._mm256_hsub_ps.html">arch::x86::_mm256_hsub_ps</a></li><li><a href="arch/x86/fn._mm256_hsubs_epi16.html">arch::x86::_mm256_hsubs_epi16</a></li><li><a href="arch/x86/fn._mm256_i32gather_epi32.html">arch::x86::_mm256_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm256_i32gather_epi64.html">arch::x86::_mm256_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm256_i32gather_pd.html">arch::x86::_mm256_i32gather_pd</a></li><li><a href="arch/x86/fn._mm256_i32gather_ps.html">arch::x86::_mm256_i32gather_ps</a></li><li><a href="arch/x86/fn._mm256_i32scatter_epi64.html">arch::x86::_mm256_i32scatter_epi64</a></li><li><a href="arch/x86/fn._mm256_i64gather_epi32.html">arch::x86::_mm256_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm256_i64gather_epi64.html">arch::x86::_mm256_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm256_i64gather_pd.html">arch::x86::_mm256_i64gather_pd</a></li><li><a href="arch/x86/fn._mm256_i64gather_ps.html">arch::x86::_mm256_i64gather_ps</a></li><li><a href="arch/x86/fn._mm256_insert_epi16.html">arch::x86::_mm256_insert_epi16</a></li><li><a href="arch/x86/fn._mm256_insert_epi32.html">arch::x86::_mm256_insert_epi32</a></li><li><a href="arch/x86/fn._mm256_insert_epi8.html">arch::x86::_mm256_insert_epi8</a></li><li><a href="arch/x86/fn._mm256_insertf128_pd.html">arch::x86::_mm256_insertf128_pd</a></li><li><a href="arch/x86/fn._mm256_insertf128_ps.html">arch::x86::_mm256_insertf128_ps</a></li><li><a href="arch/x86/fn._mm256_insertf128_si256.html">arch::x86::_mm256_insertf128_si256</a></li><li><a href="arch/x86/fn._mm256_insertf32x4.html">arch::x86::_mm256_insertf32x4</a></li><li><a href="arch/x86/fn._mm256_inserti128_si256.html">arch::x86::_mm256_inserti128_si256</a></li><li><a href="arch/x86/fn._mm256_inserti32x4.html">arch::x86::_mm256_inserti32x4</a></li><li><a href="arch/x86/fn._mm256_lddqu_si256.html">arch::x86::_mm256_lddqu_si256</a></li><li><a href="arch/x86/fn._mm256_load_epi32.html">arch::x86::_mm256_load_epi32</a></li><li><a href="arch/x86/fn._mm256_load_epi64.html">arch::x86::_mm256_load_epi64</a></li><li><a href="arch/x86/fn._mm256_load_pd.html">arch::x86::_mm256_load_pd</a></li><li><a href="arch/x86/fn._mm256_load_ps.html">arch::x86::_mm256_load_ps</a></li><li><a href="arch/x86/fn._mm256_load_si256.html">arch::x86::_mm256_load_si256</a></li><li><a href="arch/x86/fn._mm256_loadu2_m128.html">arch::x86::_mm256_loadu2_m128</a></li><li><a href="arch/x86/fn._mm256_loadu2_m128d.html">arch::x86::_mm256_loadu2_m128d</a></li><li><a href="arch/x86/fn._mm256_loadu2_m128i.html">arch::x86::_mm256_loadu2_m128i</a></li><li><a href="arch/x86/fn._mm256_loadu_epi16.html">arch::x86::_mm256_loadu_epi16</a></li><li><a href="arch/x86/fn._mm256_loadu_epi32.html">arch::x86::_mm256_loadu_epi32</a></li><li><a href="arch/x86/fn._mm256_loadu_epi64.html">arch::x86::_mm256_loadu_epi64</a></li><li><a href="arch/x86/fn._mm256_loadu_epi8.html">arch::x86::_mm256_loadu_epi8</a></li><li><a href="arch/x86/fn._mm256_loadu_pd.html">arch::x86::_mm256_loadu_pd</a></li><li><a href="arch/x86/fn._mm256_loadu_ps.html">arch::x86::_mm256_loadu_ps</a></li><li><a href="arch/x86/fn._mm256_loadu_si256.html">arch::x86::_mm256_loadu_si256</a></li><li><a href="arch/x86/fn._mm256_lzcnt_epi32.html">arch::x86::_mm256_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_lzcnt_epi64.html">arch::x86::_mm256_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_madd52hi_epu64.html">arch::x86::_mm256_madd52hi_epu64</a></li><li><a href="arch/x86/fn._mm256_madd52lo_epu64.html">arch::x86::_mm256_madd52lo_epu64</a></li><li><a href="arch/x86/fn._mm256_madd_epi16.html">arch::x86::_mm256_madd_epi16</a></li><li><a href="arch/x86/fn._mm256_maddubs_epi16.html">arch::x86::_mm256_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi16.html">arch::x86::_mm256_mask2_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi32.html">arch::x86::_mm256_mask2_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi64.html">arch::x86::_mm256_mask2_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi8.html">arch::x86::_mm256_mask2_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_pd.html">arch::x86::_mm256_mask2_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_ps.html">arch::x86::_mm256_mask2_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmadd_pd.html">arch::x86::_mm256_mask3_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmadd_ps.html">arch::x86::_mm256_mask3_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmaddsub_pd.html">arch::x86::_mm256_mask3_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmaddsub_ps.html">arch::x86::_mm256_mask3_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsub_pd.html">arch::x86::_mm256_mask3_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsub_ps.html">arch::x86::_mm256_mask3_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsubadd_pd.html">arch::x86::_mm256_mask3_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsubadd_ps.html">arch::x86::_mm256_mask3_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmadd_pd.html">arch::x86::_mm256_mask3_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmadd_ps.html">arch::x86::_mm256_mask3_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmsub_pd.html">arch::x86::_mm256_mask3_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmsub_ps.html">arch::x86::_mm256_mask3_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi16.html">arch::x86::_mm256_mask_abs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi32.html">arch::x86::_mm256_mask_abs_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi64.html">arch::x86::_mm256_mask_abs_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi8.html">arch::x86::_mm256_mask_abs_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi16.html">arch::x86::_mm256_mask_add_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi32.html">arch::x86::_mm256_mask_add_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi64.html">arch::x86::_mm256_mask_add_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi8.html">arch::x86::_mm256_mask_add_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_add_pd.html">arch::x86::_mm256_mask_add_pd</a></li><li><a href="arch/x86/fn._mm256_mask_add_ps.html">arch::x86::_mm256_mask_add_ps</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epi16.html">arch::x86::_mm256_mask_adds_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epi8.html">arch::x86::_mm256_mask_adds_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epu16.html">arch::x86::_mm256_mask_adds_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epu8.html">arch::x86::_mm256_mask_adds_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_alignr_epi32.html">arch::x86::_mm256_mask_alignr_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_alignr_epi64.html">arch::x86::_mm256_mask_alignr_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_alignr_epi8.html">arch::x86::_mm256_mask_alignr_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_and_epi32.html">arch::x86::_mm256_mask_and_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_and_epi64.html">arch::x86::_mm256_mask_and_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_andnot_epi32.html">arch::x86::_mm256_mask_andnot_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_andnot_epi64.html">arch::x86::_mm256_mask_andnot_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_avg_epu16.html">arch::x86::_mm256_mask_avg_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_avg_epu8.html">arch::x86::_mm256_mask_avg_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_bitshuffle_epi64_mask.html">arch::x86::_mm256_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi16.html">arch::x86::_mm256_mask_blend_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi32.html">arch::x86::_mm256_mask_blend_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi64.html">arch::x86::_mm256_mask_blend_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi8.html">arch::x86::_mm256_mask_blend_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_blend_pd.html">arch::x86::_mm256_mask_blend_pd</a></li><li><a href="arch/x86/fn._mm256_mask_blend_ps.html">arch::x86::_mm256_mask_blend_ps</a></li><li><a href="arch/x86/fn._mm256_mask_broadcast_f32x4.html">arch::x86::_mm256_mask_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm256_mask_broadcast_i32x4.html">arch::x86::_mm256_mask_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastb_epi8.html">arch::x86::_mm256_mask_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastd_epi32.html">arch::x86::_mm256_mask_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastq_epi64.html">arch::x86::_mm256_mask_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastsd_pd.html">arch::x86::_mm256_mask_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastss_ps.html">arch::x86::_mm256_mask_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastw_epi16.html">arch::x86::_mm256_mask_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi16_mask.html">arch::x86::_mm256_mask_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi32_mask.html">arch::x86::_mm256_mask_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi64_mask.html">arch::x86::_mm256_mask_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi8_mask.html">arch::x86::_mm256_mask_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu16_mask.html">arch::x86::_mm256_mask_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu32_mask.html">arch::x86::_mm256_mask_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu64_mask.html">arch::x86::_mm256_mask_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu8_mask.html">arch::x86::_mm256_mask_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_pd_mask.html">arch::x86::_mm256_mask_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_ps_mask.html">arch::x86::_mm256_mask_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi16_mask.html">arch::x86::_mm256_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi32_mask.html">arch::x86::_mm256_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi64_mask.html">arch::x86::_mm256_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi8_mask.html">arch::x86::_mm256_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu16_mask.html">arch::x86::_mm256_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu32_mask.html">arch::x86::_mm256_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu64_mask.html">arch::x86::_mm256_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu8_mask.html">arch::x86::_mm256_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi16_mask.html">arch::x86::_mm256_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi32_mask.html">arch::x86::_mm256_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi64_mask.html">arch::x86::_mm256_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi8_mask.html">arch::x86::_mm256_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu16_mask.html">arch::x86::_mm256_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu32_mask.html">arch::x86::_mm256_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu64_mask.html">arch::x86::_mm256_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu8_mask.html">arch::x86::_mm256_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi16_mask.html">arch::x86::_mm256_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi32_mask.html">arch::x86::_mm256_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi64_mask.html">arch::x86::_mm256_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi8_mask.html">arch::x86::_mm256_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu16_mask.html">arch::x86::_mm256_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu32_mask.html">arch::x86::_mm256_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu64_mask.html">arch::x86::_mm256_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu8_mask.html">arch::x86::_mm256_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi16_mask.html">arch::x86::_mm256_mask_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi32_mask.html">arch::x86::_mm256_mask_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi64_mask.html">arch::x86::_mm256_mask_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi8_mask.html">arch::x86::_mm256_mask_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu16_mask.html">arch::x86::_mm256_mask_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu32_mask.html">arch::x86::_mm256_mask_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu64_mask.html">arch::x86::_mm256_mask_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu8_mask.html">arch::x86::_mm256_mask_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi16_mask.html">arch::x86::_mm256_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi32_mask.html">arch::x86::_mm256_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi64_mask.html">arch::x86::_mm256_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi8_mask.html">arch::x86::_mm256_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu16_mask.html">arch::x86::_mm256_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu32_mask.html">arch::x86::_mm256_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu64_mask.html">arch::x86::_mm256_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu8_mask.html">arch::x86::_mm256_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi16_mask.html">arch::x86::_mm256_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi32_mask.html">arch::x86::_mm256_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi64_mask.html">arch::x86::_mm256_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi8_mask.html">arch::x86::_mm256_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu16_mask.html">arch::x86::_mm256_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu32_mask.html">arch::x86::_mm256_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu64_mask.html">arch::x86::_mm256_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu8_mask.html">arch::x86::_mm256_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi16.html">arch::x86::_mm256_mask_compress_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi32.html">arch::x86::_mm256_mask_compress_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi64.html">arch::x86::_mm256_mask_compress_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi8.html">arch::x86::_mm256_mask_compress_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_compress_pd.html">arch::x86::_mm256_mask_compress_pd</a></li><li><a href="arch/x86/fn._mm256_mask_compress_ps.html">arch::x86::_mm256_mask_compress_ps</a></li><li><a href="arch/x86/fn._mm256_mask_compressstoreu_epi16.html">arch::x86::_mm256_mask_compressstoreu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_compressstoreu_epi32.html">arch::x86::_mm256_mask_compressstoreu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_compressstoreu_epi64.html">arch::x86::_mm256_mask_compressstoreu_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_compressstoreu_epi8.html">arch::x86::_mm256_mask_compressstoreu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_compressstoreu_pd.html">arch::x86::_mm256_mask_compressstoreu_pd</a></li><li><a href="arch/x86/fn._mm256_mask_compressstoreu_ps.html">arch::x86::_mm256_mask_compressstoreu_ps</a></li><li><a href="arch/x86/fn._mm256_mask_conflict_epi32.html">arch::x86::_mm256_mask_conflict_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_conflict_epi64.html">arch::x86::_mm256_mask_conflict_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvt_roundps_ph.html">arch::x86::_mm256_mask_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_epi32.html">arch::x86::_mm256_mask_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_epi64.html">arch::x86::_mm256_mask_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_epi8.html">arch::x86::_mm256_mask_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_storeu_epi8.html">arch::x86::_mm256_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_epi16.html">arch::x86::_mm256_mask_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_epi64.html">arch::x86::_mm256_mask_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_epi8.html">arch::x86::_mm256_mask_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_pd.html">arch::x86::_mm256_mask_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_ps.html">arch::x86::_mm256_mask_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_storeu_epi16.html">arch::x86::_mm256_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_storeu_epi8.html">arch::x86::_mm256_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_epi16.html">arch::x86::_mm256_mask_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_epi32.html">arch::x86::_mm256_mask_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_epi8.html">arch::x86::_mm256_mask_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_storeu_epi16.html">arch::x86::_mm256_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_storeu_epi32.html">arch::x86::_mm256_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_storeu_epi8.html">arch::x86::_mm256_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi8_epi16.html">arch::x86::_mm256_mask_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi8_epi32.html">arch::x86::_mm256_mask_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi8_epi64.html">arch::x86::_mm256_mask_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu16_epi32.html">arch::x86::_mm256_mask_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu16_epi64.html">arch::x86::_mm256_mask_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu32_epi64.html">arch::x86::_mm256_mask_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu32_pd.html">arch::x86::_mm256_mask_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu8_epi16.html">arch::x86::_mm256_mask_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu8_epi32.html">arch::x86::_mm256_mask_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu8_epi64.html">arch::x86::_mm256_mask_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtne2ps_pbh.html">arch::x86::_mm256_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm256_mask_cvtneps_pbh.html">arch::x86::_mm256_mask_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm256_mask_cvtpd_epi32.html">arch::x86::_mm256_mask_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtpd_epu32.html">arch::x86::_mm256_mask_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtpd_ps.html">arch::x86::_mm256_mask_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_cvtph_ps.html">arch::x86::_mm256_mask_cvtph_ps</a></li><li><a href="arch/x86/fn._mm256_mask_cvtps_epi32.html">arch::x86::_mm256_mask_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtps_epu32.html">arch::x86::_mm256_mask_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtps_ph.html">arch::x86::_mm256_mask_cvtps_ph</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi16_epi8.html">arch::x86::_mm256_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi16_storeu_epi8.html">arch::x86::_mm256_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_epi16.html">arch::x86::_mm256_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_epi8.html">arch::x86::_mm256_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_storeu_epi16.html">arch::x86::_mm256_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_storeu_epi8.html">arch::x86::_mm256_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_epi16.html">arch::x86::_mm256_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_epi32.html">arch::x86::_mm256_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_epi8.html">arch::x86::_mm256_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_storeu_epi16.html">arch::x86::_mm256_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_storeu_epi32.html">arch::x86::_mm256_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_storeu_epi8.html">arch::x86::_mm256_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvttpd_epi32.html">arch::x86::_mm256_mask_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvttpd_epu32.html">arch::x86::_mm256_mask_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvttps_epi32.html">arch::x86::_mm256_mask_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvttps_epu32.html">arch::x86::_mm256_mask_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi16_epi8.html">arch::x86::_mm256_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi16_storeu_epi8.html">arch::x86::_mm256_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_epi16.html">arch::x86::_mm256_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_epi8.html">arch::x86::_mm256_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_storeu_epi16.html">arch::x86::_mm256_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_storeu_epi8.html">arch::x86::_mm256_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_epi16.html">arch::x86::_mm256_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_epi32.html">arch::x86::_mm256_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_epi8.html">arch::x86::_mm256_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_storeu_epi16.html">arch::x86::_mm256_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_storeu_epi32.html">arch::x86::_mm256_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_storeu_epi8.html">arch::x86::_mm256_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_dbsad_epu8.html">arch::x86::_mm256_mask_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_div_pd.html">arch::x86::_mm256_mask_div_pd</a></li><li><a href="arch/x86/fn._mm256_mask_div_ps.html">arch::x86::_mm256_mask_div_ps</a></li><li><a href="arch/x86/fn._mm256_mask_dpbf16_ps.html">arch::x86::_mm256_mask_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm256_mask_dpbusd_epi32.html">arch::x86::_mm256_mask_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_dpbusds_epi32.html">arch::x86::_mm256_mask_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_dpwssd_epi32.html">arch::x86::_mm256_mask_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_dpwssds_epi32.html">arch::x86::_mm256_mask_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi16.html">arch::x86::_mm256_mask_expand_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi32.html">arch::x86::_mm256_mask_expand_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi64.html">arch::x86::_mm256_mask_expand_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi8.html">arch::x86::_mm256_mask_expand_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_expand_pd.html">arch::x86::_mm256_mask_expand_pd</a></li><li><a href="arch/x86/fn._mm256_mask_expand_ps.html">arch::x86::_mm256_mask_expand_ps</a></li><li><a href="arch/x86/fn._mm256_mask_expandloadu_epi16.html">arch::x86::_mm256_mask_expandloadu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_expandloadu_epi32.html">arch::x86::_mm256_mask_expandloadu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_expandloadu_epi64.html">arch::x86::_mm256_mask_expandloadu_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_expandloadu_epi8.html">arch::x86::_mm256_mask_expandloadu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_expandloadu_pd.html">arch::x86::_mm256_mask_expandloadu_pd</a></li><li><a href="arch/x86/fn._mm256_mask_expandloadu_ps.html">arch::x86::_mm256_mask_expandloadu_ps</a></li><li><a href="arch/x86/fn._mm256_mask_extractf32x4_ps.html">arch::x86::_mm256_mask_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm256_mask_extracti32x4_epi32.html">arch::x86::_mm256_mask_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_fixupimm_pd.html">arch::x86::_mm256_mask_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fixupimm_ps.html">arch::x86::_mm256_mask_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmadd_pd.html">arch::x86::_mm256_mask_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmadd_ps.html">arch::x86::_mm256_mask_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmaddsub_pd.html">arch::x86::_mm256_mask_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmaddsub_ps.html">arch::x86::_mm256_mask_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmsub_pd.html">arch::x86::_mm256_mask_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmsub_ps.html">arch::x86::_mm256_mask_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmsubadd_pd.html">arch::x86::_mm256_mask_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmsubadd_ps.html">arch::x86::_mm256_mask_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fnmadd_pd.html">arch::x86::_mm256_mask_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fnmadd_ps.html">arch::x86::_mm256_mask_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fnmsub_pd.html">arch::x86::_mm256_mask_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fnmsub_ps.html">arch::x86::_mm256_mask_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_getexp_pd.html">arch::x86::_mm256_mask_getexp_pd</a></li><li><a href="arch/x86/fn._mm256_mask_getexp_ps.html">arch::x86::_mm256_mask_getexp_ps</a></li><li><a href="arch/x86/fn._mm256_mask_getmant_pd.html">arch::x86::_mm256_mask_getmant_pd</a></li><li><a href="arch/x86/fn._mm256_mask_getmant_ps.html">arch::x86::_mm256_mask_getmant_ps</a></li><li><a href="arch/x86/fn._mm256_mask_gf2p8affine_epi64_epi8.html">arch::x86::_mm256_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm256_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_gf2p8mul_epi8.html">arch::x86::_mm256_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_epi32.html">arch::x86::_mm256_mask_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_epi64.html">arch::x86::_mm256_mask_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_pd.html">arch::x86::_mm256_mask_i32gather_pd</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_ps.html">arch::x86::_mm256_mask_i32gather_ps</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_epi32.html">arch::x86::_mm256_mask_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_epi64.html">arch::x86::_mm256_mask_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_pd.html">arch::x86::_mm256_mask_i64gather_pd</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_ps.html">arch::x86::_mm256_mask_i64gather_ps</a></li><li><a href="arch/x86/fn._mm256_mask_insertf32x4.html">arch::x86::_mm256_mask_insertf32x4</a></li><li><a href="arch/x86/fn._mm256_mask_inserti32x4.html">arch::x86::_mm256_mask_inserti32x4</a></li><li><a href="arch/x86/fn._mm256_mask_load_epi32.html">arch::x86::_mm256_mask_load_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_load_epi64.html">arch::x86::_mm256_mask_load_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_load_pd.html">arch::x86::_mm256_mask_load_pd</a></li><li><a href="arch/x86/fn._mm256_mask_load_ps.html">arch::x86::_mm256_mask_load_ps</a></li><li><a href="arch/x86/fn._mm256_mask_loadu_epi16.html">arch::x86::_mm256_mask_loadu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_loadu_epi32.html">arch::x86::_mm256_mask_loadu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_loadu_epi64.html">arch::x86::_mm256_mask_loadu_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_loadu_epi8.html">arch::x86::_mm256_mask_loadu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_loadu_pd.html">arch::x86::_mm256_mask_loadu_pd</a></li><li><a href="arch/x86/fn._mm256_mask_loadu_ps.html">arch::x86::_mm256_mask_loadu_ps</a></li><li><a href="arch/x86/fn._mm256_mask_lzcnt_epi32.html">arch::x86::_mm256_mask_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_lzcnt_epi64.html">arch::x86::_mm256_mask_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_madd_epi16.html">arch::x86::_mm256_mask_madd_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_maddubs_epi16.html">arch::x86::_mm256_mask_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi16.html">arch::x86::_mm256_mask_max_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi32.html">arch::x86::_mm256_mask_max_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi64.html">arch::x86::_mm256_mask_max_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi8.html">arch::x86::_mm256_mask_max_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu16.html">arch::x86::_mm256_mask_max_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu32.html">arch::x86::_mm256_mask_max_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu64.html">arch::x86::_mm256_mask_max_epu64</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu8.html">arch::x86::_mm256_mask_max_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_max_pd.html">arch::x86::_mm256_mask_max_pd</a></li><li><a href="arch/x86/fn._mm256_mask_max_ps.html">arch::x86::_mm256_mask_max_ps</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi16.html">arch::x86::_mm256_mask_min_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi32.html">arch::x86::_mm256_mask_min_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi64.html">arch::x86::_mm256_mask_min_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi8.html">arch::x86::_mm256_mask_min_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu16.html">arch::x86::_mm256_mask_min_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu32.html">arch::x86::_mm256_mask_min_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu64.html">arch::x86::_mm256_mask_min_epu64</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu8.html">arch::x86::_mm256_mask_min_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_min_pd.html">arch::x86::_mm256_mask_min_pd</a></li><li><a href="arch/x86/fn._mm256_mask_min_ps.html">arch::x86::_mm256_mask_min_ps</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi16.html">arch::x86::_mm256_mask_mov_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi32.html">arch::x86::_mm256_mask_mov_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi64.html">arch::x86::_mm256_mask_mov_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi8.html">arch::x86::_mm256_mask_mov_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_mov_pd.html">arch::x86::_mm256_mask_mov_pd</a></li><li><a href="arch/x86/fn._mm256_mask_mov_ps.html">arch::x86::_mm256_mask_mov_ps</a></li><li><a href="arch/x86/fn._mm256_mask_movedup_pd.html">arch::x86::_mm256_mask_movedup_pd</a></li><li><a href="arch/x86/fn._mm256_mask_movehdup_ps.html">arch::x86::_mm256_mask_movehdup_ps</a></li><li><a href="arch/x86/fn._mm256_mask_moveldup_ps.html">arch::x86::_mm256_mask_moveldup_ps</a></li><li><a href="arch/x86/fn._mm256_mask_mul_epi32.html">arch::x86::_mm256_mask_mul_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_mul_epu32.html">arch::x86::_mm256_mask_mul_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_mul_pd.html">arch::x86::_mm256_mask_mul_pd</a></li><li><a href="arch/x86/fn._mm256_mask_mul_ps.html">arch::x86::_mm256_mask_mul_ps</a></li><li><a href="arch/x86/fn._mm256_mask_mulhi_epi16.html">arch::x86::_mm256_mask_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mulhi_epu16.html">arch::x86::_mm256_mask_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_mulhrs_epi16.html">arch::x86::_mm256_mask_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mullo_epi16.html">arch::x86::_mm256_mask_mullo_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mullo_epi32.html">arch::x86::_mm256_mask_mullo_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_multishift_epi64_epi8.html">arch::x86::_mm256_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_or_epi32.html">arch::x86::_mm256_mask_or_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_or_epi64.html">arch::x86::_mm256_mask_or_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_packs_epi16.html">arch::x86::_mm256_mask_packs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_packs_epi32.html">arch::x86::_mm256_mask_packs_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_packus_epi16.html">arch::x86::_mm256_mask_packus_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_packus_epi32.html">arch::x86::_mm256_mask_packus_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_permute_pd.html">arch::x86::_mm256_mask_permute_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permute_ps.html">arch::x86::_mm256_mask_permute_ps</a></li><li><a href="arch/x86/fn._mm256_mask_permutevar_pd.html">arch::x86::_mm256_mask_permutevar_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutevar_ps.html">arch::x86::_mm256_mask_permutevar_ps</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi16.html">arch::x86::_mm256_mask_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi32.html">arch::x86::_mm256_mask_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi64.html">arch::x86::_mm256_mask_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi8.html">arch::x86::_mm256_mask_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_pd.html">arch::x86::_mm256_mask_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_ps.html">arch::x86::_mm256_mask_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_mask_permutex_epi64.html">arch::x86::_mm256_mask_permutex_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_permutex_pd.html">arch::x86::_mm256_mask_permutex_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi16.html">arch::x86::_mm256_mask_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi32.html">arch::x86::_mm256_mask_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi64.html">arch::x86::_mm256_mask_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi8.html">arch::x86::_mm256_mask_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_pd.html">arch::x86::_mm256_mask_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_ps.html">arch::x86::_mm256_mask_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi16.html">arch::x86::_mm256_mask_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi32.html">arch::x86::_mm256_mask_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi64.html">arch::x86::_mm256_mask_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi8.html">arch::x86::_mm256_mask_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_rcp14_pd.html">arch::x86::_mm256_mask_rcp14_pd</a></li><li><a href="arch/x86/fn._mm256_mask_rcp14_ps.html">arch::x86::_mm256_mask_rcp14_ps</a></li><li><a href="arch/x86/fn._mm256_mask_rol_epi32.html">arch::x86::_mm256_mask_rol_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_rol_epi64.html">arch::x86::_mm256_mask_rol_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_rolv_epi32.html">arch::x86::_mm256_mask_rolv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_rolv_epi64.html">arch::x86::_mm256_mask_rolv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_ror_epi32.html">arch::x86::_mm256_mask_ror_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_ror_epi64.html">arch::x86::_mm256_mask_ror_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_rorv_epi32.html">arch::x86::_mm256_mask_rorv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_rorv_epi64.html">arch::x86::_mm256_mask_rorv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_roundscale_pd.html">arch::x86::_mm256_mask_roundscale_pd</a></li><li><a href="arch/x86/fn._mm256_mask_roundscale_ps.html">arch::x86::_mm256_mask_roundscale_ps</a></li><li><a href="arch/x86/fn._mm256_mask_rsqrt14_pd.html">arch::x86::_mm256_mask_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm256_mask_rsqrt14_ps.html">arch::x86::_mm256_mask_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm256_mask_scalef_pd.html">arch::x86::_mm256_mask_scalef_pd</a></li><li><a href="arch/x86/fn._mm256_mask_scalef_ps.html">arch::x86::_mm256_mask_scalef_ps</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi16.html">arch::x86::_mm256_mask_set1_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi32.html">arch::x86::_mm256_mask_set1_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi64.html">arch::x86::_mm256_mask_set1_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi8.html">arch::x86::_mm256_mask_set1_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_shldi_epi16.html">arch::x86::_mm256_mask_shldi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shldi_epi32.html">arch::x86::_mm256_mask_shldi_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shldi_epi64.html">arch::x86::_mm256_mask_shldi_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shldv_epi16.html">arch::x86::_mm256_mask_shldv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shldv_epi32.html">arch::x86::_mm256_mask_shldv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shldv_epi64.html">arch::x86::_mm256_mask_shldv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shrdi_epi16.html">arch::x86::_mm256_mask_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shrdi_epi32.html">arch::x86::_mm256_mask_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shrdi_epi64.html">arch::x86::_mm256_mask_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shrdv_epi16.html">arch::x86::_mm256_mask_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shrdv_epi32.html">arch::x86::_mm256_mask_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shrdv_epi64.html">arch::x86::_mm256_mask_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_epi32.html">arch::x86::_mm256_mask_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_epi8.html">arch::x86::_mm256_mask_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_f32x4.html">arch::x86::_mm256_mask_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_f64x2.html">arch::x86::_mm256_mask_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_i32x4.html">arch::x86::_mm256_mask_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_i64x2.html">arch::x86::_mm256_mask_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_pd.html">arch::x86::_mm256_mask_shuffle_pd</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_ps.html">arch::x86::_mm256_mask_shuffle_ps</a></li><li><a href="arch/x86/fn._mm256_mask_shufflehi_epi16.html">arch::x86::_mm256_mask_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shufflelo_epi16.html">arch::x86::_mm256_mask_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sll_epi16.html">arch::x86::_mm256_mask_sll_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sll_epi32.html">arch::x86::_mm256_mask_sll_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sll_epi64.html">arch::x86::_mm256_mask_sll_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_slli_epi16.html">arch::x86::_mm256_mask_slli_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_slli_epi32.html">arch::x86::_mm256_mask_slli_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_slli_epi64.html">arch::x86::_mm256_mask_slli_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_sllv_epi16.html">arch::x86::_mm256_mask_sllv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sllv_epi32.html">arch::x86::_mm256_mask_sllv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sllv_epi64.html">arch::x86::_mm256_mask_sllv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_sqrt_pd.html">arch::x86::_mm256_mask_sqrt_pd</a></li><li><a href="arch/x86/fn._mm256_mask_sqrt_ps.html">arch::x86::_mm256_mask_sqrt_ps</a></li><li><a href="arch/x86/fn._mm256_mask_sra_epi16.html">arch::x86::_mm256_mask_sra_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sra_epi32.html">arch::x86::_mm256_mask_sra_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sra_epi64.html">arch::x86::_mm256_mask_sra_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srai_epi16.html">arch::x86::_mm256_mask_srai_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srai_epi32.html">arch::x86::_mm256_mask_srai_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srai_epi64.html">arch::x86::_mm256_mask_srai_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srav_epi16.html">arch::x86::_mm256_mask_srav_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srav_epi32.html">arch::x86::_mm256_mask_srav_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srav_epi64.html">arch::x86::_mm256_mask_srav_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srl_epi16.html">arch::x86::_mm256_mask_srl_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srl_epi32.html">arch::x86::_mm256_mask_srl_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srl_epi64.html">arch::x86::_mm256_mask_srl_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srli_epi16.html">arch::x86::_mm256_mask_srli_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srli_epi32.html">arch::x86::_mm256_mask_srli_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srli_epi64.html">arch::x86::_mm256_mask_srli_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srlv_epi16.html">arch::x86::_mm256_mask_srlv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srlv_epi32.html">arch::x86::_mm256_mask_srlv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srlv_epi64.html">arch::x86::_mm256_mask_srlv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_store_epi32.html">arch::x86::_mm256_mask_store_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_store_epi64.html">arch::x86::_mm256_mask_store_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_store_pd.html">arch::x86::_mm256_mask_store_pd</a></li><li><a href="arch/x86/fn._mm256_mask_store_ps.html">arch::x86::_mm256_mask_store_ps</a></li><li><a href="arch/x86/fn._mm256_mask_storeu_epi16.html">arch::x86::_mm256_mask_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_storeu_epi32.html">arch::x86::_mm256_mask_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_storeu_epi64.html">arch::x86::_mm256_mask_storeu_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_storeu_epi8.html">arch::x86::_mm256_mask_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_storeu_pd.html">arch::x86::_mm256_mask_storeu_pd</a></li><li><a href="arch/x86/fn._mm256_mask_storeu_ps.html">arch::x86::_mm256_mask_storeu_ps</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi16.html">arch::x86::_mm256_mask_sub_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi32.html">arch::x86::_mm256_mask_sub_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi64.html">arch::x86::_mm256_mask_sub_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi8.html">arch::x86::_mm256_mask_sub_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_sub_pd.html">arch::x86::_mm256_mask_sub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_sub_ps.html">arch::x86::_mm256_mask_sub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epi16.html">arch::x86::_mm256_mask_subs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epi8.html">arch::x86::_mm256_mask_subs_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epu16.html">arch::x86::_mm256_mask_subs_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epu8.html">arch::x86::_mm256_mask_subs_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_ternarylogic_epi32.html">arch::x86::_mm256_mask_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_ternarylogic_epi64.html">arch::x86::_mm256_mask_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi16_mask.html">arch::x86::_mm256_mask_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi32_mask.html">arch::x86::_mm256_mask_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi64_mask.html">arch::x86::_mm256_mask_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi8_mask.html">arch::x86::_mm256_mask_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi16_mask.html">arch::x86::_mm256_mask_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi32_mask.html">arch::x86::_mm256_mask_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi64_mask.html">arch::x86::_mm256_mask_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi8_mask.html">arch::x86::_mm256_mask_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi16.html">arch::x86::_mm256_mask_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi32.html">arch::x86::_mm256_mask_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi64.html">arch::x86::_mm256_mask_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi8.html">arch::x86::_mm256_mask_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_pd.html">arch::x86::_mm256_mask_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_ps.html">arch::x86::_mm256_mask_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi16.html">arch::x86::_mm256_mask_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi32.html">arch::x86::_mm256_mask_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi64.html">arch::x86::_mm256_mask_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi8.html">arch::x86::_mm256_mask_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_pd.html">arch::x86::_mm256_mask_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_ps.html">arch::x86::_mm256_mask_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm256_mask_xor_epi32.html">arch::x86::_mm256_mask_xor_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_xor_epi64.html">arch::x86::_mm256_mask_xor_epi64</a></li><li><a href="arch/x86/fn._mm256_maskload_epi32.html">arch::x86::_mm256_maskload_epi32</a></li><li><a href="arch/x86/fn._mm256_maskload_epi64.html">arch::x86::_mm256_maskload_epi64</a></li><li><a href="arch/x86/fn._mm256_maskload_pd.html">arch::x86::_mm256_maskload_pd</a></li><li><a href="arch/x86/fn._mm256_maskload_ps.html">arch::x86::_mm256_maskload_ps</a></li><li><a href="arch/x86/fn._mm256_maskstore_epi32.html">arch::x86::_mm256_maskstore_epi32</a></li><li><a href="arch/x86/fn._mm256_maskstore_epi64.html">arch::x86::_mm256_maskstore_epi64</a></li><li><a href="arch/x86/fn._mm256_maskstore_pd.html">arch::x86::_mm256_maskstore_pd</a></li><li><a href="arch/x86/fn._mm256_maskstore_ps.html">arch::x86::_mm256_maskstore_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi16.html">arch::x86::_mm256_maskz_abs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi32.html">arch::x86::_mm256_maskz_abs_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi64.html">arch::x86::_mm256_maskz_abs_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi8.html">arch::x86::_mm256_maskz_abs_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi16.html">arch::x86::_mm256_maskz_add_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi32.html">arch::x86::_mm256_maskz_add_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi64.html">arch::x86::_mm256_maskz_add_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi8.html">arch::x86::_mm256_maskz_add_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_add_pd.html">arch::x86::_mm256_maskz_add_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_add_ps.html">arch::x86::_mm256_maskz_add_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epi16.html">arch::x86::_mm256_maskz_adds_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epi8.html">arch::x86::_mm256_maskz_adds_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epu16.html">arch::x86::_mm256_maskz_adds_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epu8.html">arch::x86::_mm256_maskz_adds_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_alignr_epi32.html">arch::x86::_mm256_maskz_alignr_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_alignr_epi64.html">arch::x86::_mm256_maskz_alignr_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_alignr_epi8.html">arch::x86::_mm256_maskz_alignr_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_and_epi32.html">arch::x86::_mm256_maskz_and_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_and_epi64.html">arch::x86::_mm256_maskz_and_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_andnot_epi32.html">arch::x86::_mm256_maskz_andnot_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_andnot_epi64.html">arch::x86::_mm256_maskz_andnot_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_avg_epu16.html">arch::x86::_mm256_maskz_avg_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_avg_epu8.html">arch::x86::_mm256_maskz_avg_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcast_f32x4.html">arch::x86::_mm256_maskz_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcast_i32x4.html">arch::x86::_mm256_maskz_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastb_epi8.html">arch::x86::_mm256_maskz_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastd_epi32.html">arch::x86::_mm256_maskz_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastq_epi64.html">arch::x86::_mm256_maskz_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastsd_pd.html">arch::x86::_mm256_maskz_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastss_ps.html">arch::x86::_mm256_maskz_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastw_epi16.html">arch::x86::_mm256_maskz_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi16.html">arch::x86::_mm256_maskz_compress_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi32.html">arch::x86::_mm256_maskz_compress_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi64.html">arch::x86::_mm256_maskz_compress_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi8.html">arch::x86::_mm256_maskz_compress_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_pd.html">arch::x86::_mm256_maskz_compress_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_ps.html">arch::x86::_mm256_maskz_compress_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_conflict_epi32.html">arch::x86::_mm256_maskz_conflict_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_conflict_epi64.html">arch::x86::_mm256_maskz_conflict_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvt_roundps_ph.html">arch::x86::_mm256_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi16_epi32.html">arch::x86::_mm256_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi16_epi64.html">arch::x86::_mm256_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi16_epi8.html">arch::x86::_mm256_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_epi16.html">arch::x86::_mm256_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_epi64.html">arch::x86::_mm256_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_epi8.html">arch::x86::_mm256_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_pd.html">arch::x86::_mm256_maskz_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_ps.html">arch::x86::_mm256_maskz_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi64_epi16.html">arch::x86::_mm256_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi64_epi32.html">arch::x86::_mm256_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi64_epi8.html">arch::x86::_mm256_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi8_epi16.html">arch::x86::_mm256_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi8_epi32.html">arch::x86::_mm256_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi8_epi64.html">arch::x86::_mm256_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu16_epi32.html">arch::x86::_mm256_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu16_epi64.html">arch::x86::_mm256_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu32_epi64.html">arch::x86::_mm256_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu32_pd.html">arch::x86::_mm256_maskz_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu8_epi16.html">arch::x86::_mm256_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu8_epi32.html">arch::x86::_mm256_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu8_epi64.html">arch::x86::_mm256_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtne2ps_pbh.html">arch::x86::_mm256_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtneps_pbh.html">arch::x86::_mm256_maskz_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtpd_epi32.html">arch::x86::_mm256_maskz_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtpd_epu32.html">arch::x86::_mm256_maskz_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtpd_ps.html">arch::x86::_mm256_maskz_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtph_ps.html">arch::x86::_mm256_maskz_cvtph_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtps_epi32.html">arch::x86::_mm256_maskz_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtps_epu32.html">arch::x86::_mm256_maskz_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtps_ph.html">arch::x86::_mm256_maskz_cvtps_ph</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi16_epi8.html">arch::x86::_mm256_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi32_epi16.html">arch::x86::_mm256_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi32_epi8.html">arch::x86::_mm256_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi64_epi16.html">arch::x86::_mm256_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi64_epi32.html">arch::x86::_mm256_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi64_epi8.html">arch::x86::_mm256_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttpd_epi32.html">arch::x86::_mm256_maskz_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttpd_epu32.html">arch::x86::_mm256_maskz_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttps_epi32.html">arch::x86::_mm256_maskz_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttps_epu32.html">arch::x86::_mm256_maskz_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi16_epi8.html">arch::x86::_mm256_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi32_epi16.html">arch::x86::_mm256_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi32_epi8.html">arch::x86::_mm256_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi64_epi16.html">arch::x86::_mm256_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi64_epi32.html">arch::x86::_mm256_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi64_epi8.html">arch::x86::_mm256_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_dbsad_epu8.html">arch::x86::_mm256_maskz_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_div_pd.html">arch::x86::_mm256_maskz_div_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_div_ps.html">arch::x86::_mm256_maskz_div_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_dpbf16_ps.html">arch::x86::_mm256_maskz_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_dpbusd_epi32.html">arch::x86::_mm256_maskz_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_dpbusds_epi32.html">arch::x86::_mm256_maskz_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_dpwssd_epi32.html">arch::x86::_mm256_maskz_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_dpwssds_epi32.html">arch::x86::_mm256_maskz_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi16.html">arch::x86::_mm256_maskz_expand_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi32.html">arch::x86::_mm256_maskz_expand_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi64.html">arch::x86::_mm256_maskz_expand_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi8.html">arch::x86::_mm256_maskz_expand_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_pd.html">arch::x86::_mm256_maskz_expand_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_ps.html">arch::x86::_mm256_maskz_expand_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_expandloadu_epi16.html">arch::x86::_mm256_maskz_expandloadu_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_expandloadu_epi32.html">arch::x86::_mm256_maskz_expandloadu_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_expandloadu_epi64.html">arch::x86::_mm256_maskz_expandloadu_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_expandloadu_epi8.html">arch::x86::_mm256_maskz_expandloadu_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_expandloadu_pd.html">arch::x86::_mm256_maskz_expandloadu_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_expandloadu_ps.html">arch::x86::_mm256_maskz_expandloadu_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_extractf32x4_ps.html">arch::x86::_mm256_maskz_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_extracti32x4_epi32.html">arch::x86::_mm256_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_fixupimm_pd.html">arch::x86::_mm256_maskz_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fixupimm_ps.html">arch::x86::_mm256_maskz_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmadd_pd.html">arch::x86::_mm256_maskz_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmadd_ps.html">arch::x86::_mm256_maskz_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmaddsub_pd.html">arch::x86::_mm256_maskz_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmaddsub_ps.html">arch::x86::_mm256_maskz_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsub_pd.html">arch::x86::_mm256_maskz_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsub_ps.html">arch::x86::_mm256_maskz_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsubadd_pd.html">arch::x86::_mm256_maskz_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsubadd_ps.html">arch::x86::_mm256_maskz_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmadd_pd.html">arch::x86::_mm256_maskz_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmadd_ps.html">arch::x86::_mm256_maskz_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmsub_pd.html">arch::x86::_mm256_maskz_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmsub_ps.html">arch::x86::_mm256_maskz_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_getexp_pd.html">arch::x86::_mm256_maskz_getexp_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_getexp_ps.html">arch::x86::_mm256_maskz_getexp_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_getmant_pd.html">arch::x86::_mm256_maskz_getmant_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_getmant_ps.html">arch::x86::_mm256_maskz_getmant_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_gf2p8affine_epi64_epi8.html">arch::x86::_mm256_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm256_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_gf2p8mul_epi8.html">arch::x86::_mm256_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_insertf32x4.html">arch::x86::_mm256_maskz_insertf32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_inserti32x4.html">arch::x86::_mm256_maskz_inserti32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_load_epi32.html">arch::x86::_mm256_maskz_load_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_load_epi64.html">arch::x86::_mm256_maskz_load_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_load_pd.html">arch::x86::_mm256_maskz_load_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_load_ps.html">arch::x86::_mm256_maskz_load_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_loadu_epi16.html">arch::x86::_mm256_maskz_loadu_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_loadu_epi32.html">arch::x86::_mm256_maskz_loadu_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_loadu_epi64.html">arch::x86::_mm256_maskz_loadu_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_loadu_epi8.html">arch::x86::_mm256_maskz_loadu_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_loadu_pd.html">arch::x86::_mm256_maskz_loadu_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_loadu_ps.html">arch::x86::_mm256_maskz_loadu_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_lzcnt_epi32.html">arch::x86::_mm256_maskz_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_lzcnt_epi64.html">arch::x86::_mm256_maskz_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_madd_epi16.html">arch::x86::_mm256_maskz_madd_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_maddubs_epi16.html">arch::x86::_mm256_maskz_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi16.html">arch::x86::_mm256_maskz_max_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi32.html">arch::x86::_mm256_maskz_max_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi64.html">arch::x86::_mm256_maskz_max_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi8.html">arch::x86::_mm256_maskz_max_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu16.html">arch::x86::_mm256_maskz_max_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu32.html">arch::x86::_mm256_maskz_max_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu64.html">arch::x86::_mm256_maskz_max_epu64</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu8.html">arch::x86::_mm256_maskz_max_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_max_pd.html">arch::x86::_mm256_maskz_max_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_max_ps.html">arch::x86::_mm256_maskz_max_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi16.html">arch::x86::_mm256_maskz_min_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi32.html">arch::x86::_mm256_maskz_min_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi64.html">arch::x86::_mm256_maskz_min_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi8.html">arch::x86::_mm256_maskz_min_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu16.html">arch::x86::_mm256_maskz_min_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu32.html">arch::x86::_mm256_maskz_min_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu64.html">arch::x86::_mm256_maskz_min_epu64</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu8.html">arch::x86::_mm256_maskz_min_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_min_pd.html">arch::x86::_mm256_maskz_min_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_min_ps.html">arch::x86::_mm256_maskz_min_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi16.html">arch::x86::_mm256_maskz_mov_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi32.html">arch::x86::_mm256_maskz_mov_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi64.html">arch::x86::_mm256_maskz_mov_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi8.html">arch::x86::_mm256_maskz_mov_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_pd.html">arch::x86::_mm256_maskz_mov_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_ps.html">arch::x86::_mm256_maskz_mov_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_movedup_pd.html">arch::x86::_mm256_maskz_movedup_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_movehdup_ps.html">arch::x86::_mm256_maskz_movehdup_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_moveldup_ps.html">arch::x86::_mm256_maskz_moveldup_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_epi32.html">arch::x86::_mm256_maskz_mul_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_epu32.html">arch::x86::_mm256_maskz_mul_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_pd.html">arch::x86::_mm256_maskz_mul_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_ps.html">arch::x86::_mm256_maskz_mul_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_mulhi_epi16.html">arch::x86::_mm256_maskz_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mulhi_epu16.html">arch::x86::_mm256_maskz_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_mulhrs_epi16.html">arch::x86::_mm256_maskz_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mullo_epi16.html">arch::x86::_mm256_maskz_mullo_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mullo_epi32.html">arch::x86::_mm256_maskz_mullo_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_multishift_epi64_epi8.html">arch::x86::_mm256_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_or_epi32.html">arch::x86::_mm256_maskz_or_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_or_epi64.html">arch::x86::_mm256_maskz_or_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_packs_epi16.html">arch::x86::_mm256_maskz_packs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_packs_epi32.html">arch::x86::_mm256_maskz_packs_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_packus_epi16.html">arch::x86::_mm256_maskz_packus_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_packus_epi32.html">arch::x86::_mm256_maskz_packus_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_permute_pd.html">arch::x86::_mm256_maskz_permute_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permute_ps.html">arch::x86::_mm256_maskz_permute_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_permutevar_pd.html">arch::x86::_mm256_maskz_permutevar_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutevar_ps.html">arch::x86::_mm256_maskz_permutevar_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi16.html">arch::x86::_mm256_maskz_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi32.html">arch::x86::_mm256_maskz_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi64.html">arch::x86::_mm256_maskz_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi8.html">arch::x86::_mm256_maskz_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_pd.html">arch::x86::_mm256_maskz_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_ps.html">arch::x86::_mm256_maskz_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex_epi64.html">arch::x86::_mm256_maskz_permutex_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex_pd.html">arch::x86::_mm256_maskz_permutex_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi16.html">arch::x86::_mm256_maskz_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi32.html">arch::x86::_mm256_maskz_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi64.html">arch::x86::_mm256_maskz_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi8.html">arch::x86::_mm256_maskz_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_pd.html">arch::x86::_mm256_maskz_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_ps.html">arch::x86::_mm256_maskz_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi16.html">arch::x86::_mm256_maskz_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi32.html">arch::x86::_mm256_maskz_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi64.html">arch::x86::_mm256_maskz_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi8.html">arch::x86::_mm256_maskz_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_rcp14_pd.html">arch::x86::_mm256_maskz_rcp14_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_rcp14_ps.html">arch::x86::_mm256_maskz_rcp14_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_rol_epi32.html">arch::x86::_mm256_maskz_rol_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_rol_epi64.html">arch::x86::_mm256_maskz_rol_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_rolv_epi32.html">arch::x86::_mm256_maskz_rolv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_rolv_epi64.html">arch::x86::_mm256_maskz_rolv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_ror_epi32.html">arch::x86::_mm256_maskz_ror_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_ror_epi64.html">arch::x86::_mm256_maskz_ror_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_rorv_epi32.html">arch::x86::_mm256_maskz_rorv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_rorv_epi64.html">arch::x86::_mm256_maskz_rorv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_roundscale_pd.html">arch::x86::_mm256_maskz_roundscale_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_roundscale_ps.html">arch::x86::_mm256_maskz_roundscale_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_rsqrt14_pd.html">arch::x86::_mm256_maskz_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_rsqrt14_ps.html">arch::x86::_mm256_maskz_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_scalef_pd.html">arch::x86::_mm256_maskz_scalef_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_scalef_ps.html">arch::x86::_mm256_maskz_scalef_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi16.html">arch::x86::_mm256_maskz_set1_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi32.html">arch::x86::_mm256_maskz_set1_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi64.html">arch::x86::_mm256_maskz_set1_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi8.html">arch::x86::_mm256_maskz_set1_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_shldi_epi16.html">arch::x86::_mm256_maskz_shldi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shldi_epi32.html">arch::x86::_mm256_maskz_shldi_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shldi_epi64.html">arch::x86::_mm256_maskz_shldi_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shldv_epi16.html">arch::x86::_mm256_maskz_shldv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shldv_epi32.html">arch::x86::_mm256_maskz_shldv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shldv_epi64.html">arch::x86::_mm256_maskz_shldv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdi_epi16.html">arch::x86::_mm256_maskz_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdi_epi32.html">arch::x86::_mm256_maskz_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdi_epi64.html">arch::x86::_mm256_maskz_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdv_epi16.html">arch::x86::_mm256_maskz_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdv_epi32.html">arch::x86::_mm256_maskz_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdv_epi64.html">arch::x86::_mm256_maskz_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_epi32.html">arch::x86::_mm256_maskz_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_epi8.html">arch::x86::_mm256_maskz_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_f32x4.html">arch::x86::_mm256_maskz_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_f64x2.html">arch::x86::_mm256_maskz_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_i32x4.html">arch::x86::_mm256_maskz_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_i64x2.html">arch::x86::_mm256_maskz_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_pd.html">arch::x86::_mm256_maskz_shuffle_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_ps.html">arch::x86::_mm256_maskz_shuffle_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_shufflehi_epi16.html">arch::x86::_mm256_maskz_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shufflelo_epi16.html">arch::x86::_mm256_maskz_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sll_epi16.html">arch::x86::_mm256_maskz_sll_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sll_epi32.html">arch::x86::_mm256_maskz_sll_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sll_epi64.html">arch::x86::_mm256_maskz_sll_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_slli_epi16.html">arch::x86::_mm256_maskz_slli_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_slli_epi32.html">arch::x86::_mm256_maskz_slli_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_slli_epi64.html">arch::x86::_mm256_maskz_slli_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sllv_epi16.html">arch::x86::_mm256_maskz_sllv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sllv_epi32.html">arch::x86::_mm256_maskz_sllv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sllv_epi64.html">arch::x86::_mm256_maskz_sllv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sqrt_pd.html">arch::x86::_mm256_maskz_sqrt_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_sqrt_ps.html">arch::x86::_mm256_maskz_sqrt_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_sra_epi16.html">arch::x86::_mm256_maskz_sra_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sra_epi32.html">arch::x86::_mm256_maskz_sra_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sra_epi64.html">arch::x86::_mm256_maskz_sra_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srai_epi16.html">arch::x86::_mm256_maskz_srai_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srai_epi32.html">arch::x86::_mm256_maskz_srai_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srai_epi64.html">arch::x86::_mm256_maskz_srai_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srav_epi16.html">arch::x86::_mm256_maskz_srav_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srav_epi32.html">arch::x86::_mm256_maskz_srav_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srav_epi64.html">arch::x86::_mm256_maskz_srav_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srl_epi16.html">arch::x86::_mm256_maskz_srl_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srl_epi32.html">arch::x86::_mm256_maskz_srl_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srl_epi64.html">arch::x86::_mm256_maskz_srl_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srli_epi16.html">arch::x86::_mm256_maskz_srli_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srli_epi32.html">arch::x86::_mm256_maskz_srli_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srli_epi64.html">arch::x86::_mm256_maskz_srli_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srlv_epi16.html">arch::x86::_mm256_maskz_srlv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srlv_epi32.html">arch::x86::_mm256_maskz_srlv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srlv_epi64.html">arch::x86::_mm256_maskz_srlv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi16.html">arch::x86::_mm256_maskz_sub_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi32.html">arch::x86::_mm256_maskz_sub_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi64.html">arch::x86::_mm256_maskz_sub_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi8.html">arch::x86::_mm256_maskz_sub_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_pd.html">arch::x86::_mm256_maskz_sub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_ps.html">arch::x86::_mm256_maskz_sub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epi16.html">arch::x86::_mm256_maskz_subs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epi8.html">arch::x86::_mm256_maskz_subs_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epu16.html">arch::x86::_mm256_maskz_subs_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epu8.html">arch::x86::_mm256_maskz_subs_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_ternarylogic_epi32.html">arch::x86::_mm256_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_ternarylogic_epi64.html">arch::x86::_mm256_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi16.html">arch::x86::_mm256_maskz_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi32.html">arch::x86::_mm256_maskz_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi64.html">arch::x86::_mm256_maskz_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi8.html">arch::x86::_mm256_maskz_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_pd.html">arch::x86::_mm256_maskz_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_ps.html">arch::x86::_mm256_maskz_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi16.html">arch::x86::_mm256_maskz_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi32.html">arch::x86::_mm256_maskz_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi64.html">arch::x86::_mm256_maskz_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi8.html">arch::x86::_mm256_maskz_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_pd.html">arch::x86::_mm256_maskz_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_ps.html">arch::x86::_mm256_maskz_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_xor_epi32.html">arch::x86::_mm256_maskz_xor_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_xor_epi64.html">arch::x86::_mm256_maskz_xor_epi64</a></li><li><a href="arch/x86/fn._mm256_max_epi16.html">arch::x86::_mm256_max_epi16</a></li><li><a href="arch/x86/fn._mm256_max_epi32.html">arch::x86::_mm256_max_epi32</a></li><li><a href="arch/x86/fn._mm256_max_epi64.html">arch::x86::_mm256_max_epi64</a></li><li><a href="arch/x86/fn._mm256_max_epi8.html">arch::x86::_mm256_max_epi8</a></li><li><a href="arch/x86/fn._mm256_max_epu16.html">arch::x86::_mm256_max_epu16</a></li><li><a href="arch/x86/fn._mm256_max_epu32.html">arch::x86::_mm256_max_epu32</a></li><li><a href="arch/x86/fn._mm256_max_epu64.html">arch::x86::_mm256_max_epu64</a></li><li><a href="arch/x86/fn._mm256_max_epu8.html">arch::x86::_mm256_max_epu8</a></li><li><a href="arch/x86/fn._mm256_max_pd.html">arch::x86::_mm256_max_pd</a></li><li><a href="arch/x86/fn._mm256_max_ps.html">arch::x86::_mm256_max_ps</a></li><li><a href="arch/x86/fn._mm256_min_epi16.html">arch::x86::_mm256_min_epi16</a></li><li><a href="arch/x86/fn._mm256_min_epi32.html">arch::x86::_mm256_min_epi32</a></li><li><a href="arch/x86/fn._mm256_min_epi64.html">arch::x86::_mm256_min_epi64</a></li><li><a href="arch/x86/fn._mm256_min_epi8.html">arch::x86::_mm256_min_epi8</a></li><li><a href="arch/x86/fn._mm256_min_epu16.html">arch::x86::_mm256_min_epu16</a></li><li><a href="arch/x86/fn._mm256_min_epu32.html">arch::x86::_mm256_min_epu32</a></li><li><a href="arch/x86/fn._mm256_min_epu64.html">arch::x86::_mm256_min_epu64</a></li><li><a href="arch/x86/fn._mm256_min_epu8.html">arch::x86::_mm256_min_epu8</a></li><li><a href="arch/x86/fn._mm256_min_pd.html">arch::x86::_mm256_min_pd</a></li><li><a href="arch/x86/fn._mm256_min_ps.html">arch::x86::_mm256_min_ps</a></li><li><a href="arch/x86/fn._mm256_movedup_pd.html">arch::x86::_mm256_movedup_pd</a></li><li><a href="arch/x86/fn._mm256_movehdup_ps.html">arch::x86::_mm256_movehdup_ps</a></li><li><a href="arch/x86/fn._mm256_moveldup_ps.html">arch::x86::_mm256_moveldup_ps</a></li><li><a href="arch/x86/fn._mm256_movemask_epi8.html">arch::x86::_mm256_movemask_epi8</a></li><li><a href="arch/x86/fn._mm256_movemask_pd.html">arch::x86::_mm256_movemask_pd</a></li><li><a href="arch/x86/fn._mm256_movemask_ps.html">arch::x86::_mm256_movemask_ps</a></li><li><a href="arch/x86/fn._mm256_movepi16_mask.html">arch::x86::_mm256_movepi16_mask</a></li><li><a href="arch/x86/fn._mm256_movepi8_mask.html">arch::x86::_mm256_movepi8_mask</a></li><li><a href="arch/x86/fn._mm256_movm_epi16.html">arch::x86::_mm256_movm_epi16</a></li><li><a href="arch/x86/fn._mm256_movm_epi8.html">arch::x86::_mm256_movm_epi8</a></li><li><a href="arch/x86/fn._mm256_mpsadbw_epu8.html">arch::x86::_mm256_mpsadbw_epu8</a></li><li><a href="arch/x86/fn._mm256_mul_epi32.html">arch::x86::_mm256_mul_epi32</a></li><li><a href="arch/x86/fn._mm256_mul_epu32.html">arch::x86::_mm256_mul_epu32</a></li><li><a href="arch/x86/fn._mm256_mul_pd.html">arch::x86::_mm256_mul_pd</a></li><li><a href="arch/x86/fn._mm256_mul_ps.html">arch::x86::_mm256_mul_ps</a></li><li><a href="arch/x86/fn._mm256_mulhi_epi16.html">arch::x86::_mm256_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm256_mulhi_epu16.html">arch::x86::_mm256_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm256_mulhrs_epi16.html">arch::x86::_mm256_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm256_mullo_epi16.html">arch::x86::_mm256_mullo_epi16</a></li><li><a href="arch/x86/fn._mm256_mullo_epi32.html">arch::x86::_mm256_mullo_epi32</a></li><li><a href="arch/x86/fn._mm256_multishift_epi64_epi8.html">arch::x86::_mm256_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_or_epi32.html">arch::x86::_mm256_or_epi32</a></li><li><a href="arch/x86/fn._mm256_or_epi64.html">arch::x86::_mm256_or_epi64</a></li><li><a href="arch/x86/fn._mm256_or_pd.html">arch::x86::_mm256_or_pd</a></li><li><a href="arch/x86/fn._mm256_or_ps.html">arch::x86::_mm256_or_ps</a></li><li><a href="arch/x86/fn._mm256_or_si256.html">arch::x86::_mm256_or_si256</a></li><li><a href="arch/x86/fn._mm256_packs_epi16.html">arch::x86::_mm256_packs_epi16</a></li><li><a href="arch/x86/fn._mm256_packs_epi32.html">arch::x86::_mm256_packs_epi32</a></li><li><a href="arch/x86/fn._mm256_packus_epi16.html">arch::x86::_mm256_packus_epi16</a></li><li><a href="arch/x86/fn._mm256_packus_epi32.html">arch::x86::_mm256_packus_epi32</a></li><li><a href="arch/x86/fn._mm256_permute2f128_pd.html">arch::x86::_mm256_permute2f128_pd</a></li><li><a href="arch/x86/fn._mm256_permute2f128_ps.html">arch::x86::_mm256_permute2f128_ps</a></li><li><a href="arch/x86/fn._mm256_permute2f128_si256.html">arch::x86::_mm256_permute2f128_si256</a></li><li><a href="arch/x86/fn._mm256_permute2x128_si256.html">arch::x86::_mm256_permute2x128_si256</a></li><li><a href="arch/x86/fn._mm256_permute4x64_epi64.html">arch::x86::_mm256_permute4x64_epi64</a></li><li><a href="arch/x86/fn._mm256_permute4x64_pd.html">arch::x86::_mm256_permute4x64_pd</a></li><li><a href="arch/x86/fn._mm256_permute_pd.html">arch::x86::_mm256_permute_pd</a></li><li><a href="arch/x86/fn._mm256_permute_ps.html">arch::x86::_mm256_permute_ps</a></li><li><a href="arch/x86/fn._mm256_permutevar8x32_epi32.html">arch::x86::_mm256_permutevar8x32_epi32</a></li><li><a href="arch/x86/fn._mm256_permutevar8x32_ps.html">arch::x86::_mm256_permutevar8x32_ps</a></li><li><a href="arch/x86/fn._mm256_permutevar_pd.html">arch::x86::_mm256_permutevar_pd</a></li><li><a href="arch/x86/fn._mm256_permutevar_ps.html">arch::x86::_mm256_permutevar_ps</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi16.html">arch::x86::_mm256_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi32.html">arch::x86::_mm256_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi64.html">arch::x86::_mm256_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi8.html">arch::x86::_mm256_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_permutex2var_pd.html">arch::x86::_mm256_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_permutex2var_ps.html">arch::x86::_mm256_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_permutex_epi64.html">arch::x86::_mm256_permutex_epi64</a></li><li><a href="arch/x86/fn._mm256_permutex_pd.html">arch::x86::_mm256_permutex_pd</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi16.html">arch::x86::_mm256_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi32.html">arch::x86::_mm256_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi64.html">arch::x86::_mm256_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi8.html">arch::x86::_mm256_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm256_permutexvar_pd.html">arch::x86::_mm256_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm256_permutexvar_ps.html">arch::x86::_mm256_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi16.html">arch::x86::_mm256_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi32.html">arch::x86::_mm256_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi64.html">arch::x86::_mm256_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi8.html">arch::x86::_mm256_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm256_rcp14_pd.html">arch::x86::_mm256_rcp14_pd</a></li><li><a href="arch/x86/fn._mm256_rcp14_ps.html">arch::x86::_mm256_rcp14_ps</a></li><li><a href="arch/x86/fn._mm256_rcp_ps.html">arch::x86::_mm256_rcp_ps</a></li><li><a href="arch/x86/fn._mm256_rol_epi32.html">arch::x86::_mm256_rol_epi32</a></li><li><a href="arch/x86/fn._mm256_rol_epi64.html">arch::x86::_mm256_rol_epi64</a></li><li><a href="arch/x86/fn._mm256_rolv_epi32.html">arch::x86::_mm256_rolv_epi32</a></li><li><a href="arch/x86/fn._mm256_rolv_epi64.html">arch::x86::_mm256_rolv_epi64</a></li><li><a href="arch/x86/fn._mm256_ror_epi32.html">arch::x86::_mm256_ror_epi32</a></li><li><a href="arch/x86/fn._mm256_ror_epi64.html">arch::x86::_mm256_ror_epi64</a></li><li><a href="arch/x86/fn._mm256_rorv_epi32.html">arch::x86::_mm256_rorv_epi32</a></li><li><a href="arch/x86/fn._mm256_rorv_epi64.html">arch::x86::_mm256_rorv_epi64</a></li><li><a href="arch/x86/fn._mm256_round_pd.html">arch::x86::_mm256_round_pd</a></li><li><a href="arch/x86/fn._mm256_round_ps.html">arch::x86::_mm256_round_ps</a></li><li><a href="arch/x86/fn._mm256_roundscale_pd.html">arch::x86::_mm256_roundscale_pd</a></li><li><a href="arch/x86/fn._mm256_roundscale_ps.html">arch::x86::_mm256_roundscale_ps</a></li><li><a href="arch/x86/fn._mm256_rsqrt_ps.html">arch::x86::_mm256_rsqrt_ps</a></li><li><a href="arch/x86/fn._mm256_sad_epu8.html">arch::x86::_mm256_sad_epu8</a></li><li><a href="arch/x86/fn._mm256_scalef_pd.html">arch::x86::_mm256_scalef_pd</a></li><li><a href="arch/x86/fn._mm256_scalef_ps.html">arch::x86::_mm256_scalef_ps</a></li><li><a href="arch/x86/fn._mm256_set1_epi16.html">arch::x86::_mm256_set1_epi16</a></li><li><a href="arch/x86/fn._mm256_set1_epi32.html">arch::x86::_mm256_set1_epi32</a></li><li><a href="arch/x86/fn._mm256_set1_epi64x.html">arch::x86::_mm256_set1_epi64x</a></li><li><a href="arch/x86/fn._mm256_set1_epi8.html">arch::x86::_mm256_set1_epi8</a></li><li><a href="arch/x86/fn._mm256_set1_pd.html">arch::x86::_mm256_set1_pd</a></li><li><a href="arch/x86/fn._mm256_set1_ps.html">arch::x86::_mm256_set1_ps</a></li><li><a href="arch/x86/fn._mm256_set_epi16.html">arch::x86::_mm256_set_epi16</a></li><li><a href="arch/x86/fn._mm256_set_epi32.html">arch::x86::_mm256_set_epi32</a></li><li><a href="arch/x86/fn._mm256_set_epi64x.html">arch::x86::_mm256_set_epi64x</a></li><li><a href="arch/x86/fn._mm256_set_epi8.html">arch::x86::_mm256_set_epi8</a></li><li><a href="arch/x86/fn._mm256_set_m128.html">arch::x86::_mm256_set_m128</a></li><li><a href="arch/x86/fn._mm256_set_m128d.html">arch::x86::_mm256_set_m128d</a></li><li><a href="arch/x86/fn._mm256_set_m128i.html">arch::x86::_mm256_set_m128i</a></li><li><a href="arch/x86/fn._mm256_set_pd.html">arch::x86::_mm256_set_pd</a></li><li><a href="arch/x86/fn._mm256_set_ps.html">arch::x86::_mm256_set_ps</a></li><li><a href="arch/x86/fn._mm256_setr_epi16.html">arch::x86::_mm256_setr_epi16</a></li><li><a href="arch/x86/fn._mm256_setr_epi32.html">arch::x86::_mm256_setr_epi32</a></li><li><a href="arch/x86/fn._mm256_setr_epi64x.html">arch::x86::_mm256_setr_epi64x</a></li><li><a href="arch/x86/fn._mm256_setr_epi8.html">arch::x86::_mm256_setr_epi8</a></li><li><a href="arch/x86/fn._mm256_setr_m128.html">arch::x86::_mm256_setr_m128</a></li><li><a href="arch/x86/fn._mm256_setr_m128d.html">arch::x86::_mm256_setr_m128d</a></li><li><a href="arch/x86/fn._mm256_setr_m128i.html">arch::x86::_mm256_setr_m128i</a></li><li><a href="arch/x86/fn._mm256_setr_pd.html">arch::x86::_mm256_setr_pd</a></li><li><a href="arch/x86/fn._mm256_setr_ps.html">arch::x86::_mm256_setr_ps</a></li><li><a href="arch/x86/fn._mm256_setzero_pd.html">arch::x86::_mm256_setzero_pd</a></li><li><a href="arch/x86/fn._mm256_setzero_ps.html">arch::x86::_mm256_setzero_ps</a></li><li><a href="arch/x86/fn._mm256_setzero_si256.html">arch::x86::_mm256_setzero_si256</a></li><li><a href="arch/x86/fn._mm256_shldi_epi16.html">arch::x86::_mm256_shldi_epi16</a></li><li><a href="arch/x86/fn._mm256_shldi_epi32.html">arch::x86::_mm256_shldi_epi32</a></li><li><a href="arch/x86/fn._mm256_shldi_epi64.html">arch::x86::_mm256_shldi_epi64</a></li><li><a href="arch/x86/fn._mm256_shldv_epi16.html">arch::x86::_mm256_shldv_epi16</a></li><li><a href="arch/x86/fn._mm256_shldv_epi32.html">arch::x86::_mm256_shldv_epi32</a></li><li><a href="arch/x86/fn._mm256_shldv_epi64.html">arch::x86::_mm256_shldv_epi64</a></li><li><a href="arch/x86/fn._mm256_shrdi_epi16.html">arch::x86::_mm256_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm256_shrdi_epi32.html">arch::x86::_mm256_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm256_shrdi_epi64.html">arch::x86::_mm256_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm256_shrdv_epi16.html">arch::x86::_mm256_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm256_shrdv_epi32.html">arch::x86::_mm256_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm256_shrdv_epi64.html">arch::x86::_mm256_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm256_shuffle_epi32.html">arch::x86::_mm256_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm256_shuffle_epi8.html">arch::x86::_mm256_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm256_shuffle_f32x4.html">arch::x86::_mm256_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm256_shuffle_f64x2.html">arch::x86::_mm256_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm256_shuffle_i32x4.html">arch::x86::_mm256_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm256_shuffle_i64x2.html">arch::x86::_mm256_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm256_shuffle_pd.html">arch::x86::_mm256_shuffle_pd</a></li><li><a href="arch/x86/fn._mm256_shuffle_ps.html">arch::x86::_mm256_shuffle_ps</a></li><li><a href="arch/x86/fn._mm256_shufflehi_epi16.html">arch::x86::_mm256_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm256_shufflelo_epi16.html">arch::x86::_mm256_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm256_sign_epi16.html">arch::x86::_mm256_sign_epi16</a></li><li><a href="arch/x86/fn._mm256_sign_epi32.html">arch::x86::_mm256_sign_epi32</a></li><li><a href="arch/x86/fn._mm256_sign_epi8.html">arch::x86::_mm256_sign_epi8</a></li><li><a href="arch/x86/fn._mm256_sll_epi16.html">arch::x86::_mm256_sll_epi16</a></li><li><a href="arch/x86/fn._mm256_sll_epi32.html">arch::x86::_mm256_sll_epi32</a></li><li><a href="arch/x86/fn._mm256_sll_epi64.html">arch::x86::_mm256_sll_epi64</a></li><li><a href="arch/x86/fn._mm256_slli_epi16.html">arch::x86::_mm256_slli_epi16</a></li><li><a href="arch/x86/fn._mm256_slli_epi32.html">arch::x86::_mm256_slli_epi32</a></li><li><a href="arch/x86/fn._mm256_slli_epi64.html">arch::x86::_mm256_slli_epi64</a></li><li><a href="arch/x86/fn._mm256_slli_si256.html">arch::x86::_mm256_slli_si256</a></li><li><a href="arch/x86/fn._mm256_sllv_epi16.html">arch::x86::_mm256_sllv_epi16</a></li><li><a href="arch/x86/fn._mm256_sllv_epi32.html">arch::x86::_mm256_sllv_epi32</a></li><li><a href="arch/x86/fn._mm256_sllv_epi64.html">arch::x86::_mm256_sllv_epi64</a></li><li><a href="arch/x86/fn._mm256_sqrt_pd.html">arch::x86::_mm256_sqrt_pd</a></li><li><a href="arch/x86/fn._mm256_sqrt_ps.html">arch::x86::_mm256_sqrt_ps</a></li><li><a href="arch/x86/fn._mm256_sra_epi16.html">arch::x86::_mm256_sra_epi16</a></li><li><a href="arch/x86/fn._mm256_sra_epi32.html">arch::x86::_mm256_sra_epi32</a></li><li><a href="arch/x86/fn._mm256_sra_epi64.html">arch::x86::_mm256_sra_epi64</a></li><li><a href="arch/x86/fn._mm256_srai_epi16.html">arch::x86::_mm256_srai_epi16</a></li><li><a href="arch/x86/fn._mm256_srai_epi32.html">arch::x86::_mm256_srai_epi32</a></li><li><a href="arch/x86/fn._mm256_srai_epi64.html">arch::x86::_mm256_srai_epi64</a></li><li><a href="arch/x86/fn._mm256_srav_epi16.html">arch::x86::_mm256_srav_epi16</a></li><li><a href="arch/x86/fn._mm256_srav_epi32.html">arch::x86::_mm256_srav_epi32</a></li><li><a href="arch/x86/fn._mm256_srav_epi64.html">arch::x86::_mm256_srav_epi64</a></li><li><a href="arch/x86/fn._mm256_srl_epi16.html">arch::x86::_mm256_srl_epi16</a></li><li><a href="arch/x86/fn._mm256_srl_epi32.html">arch::x86::_mm256_srl_epi32</a></li><li><a href="arch/x86/fn._mm256_srl_epi64.html">arch::x86::_mm256_srl_epi64</a></li><li><a href="arch/x86/fn._mm256_srli_epi16.html">arch::x86::_mm256_srli_epi16</a></li><li><a href="arch/x86/fn._mm256_srli_epi32.html">arch::x86::_mm256_srli_epi32</a></li><li><a href="arch/x86/fn._mm256_srli_epi64.html">arch::x86::_mm256_srli_epi64</a></li><li><a href="arch/x86/fn._mm256_srli_si256.html">arch::x86::_mm256_srli_si256</a></li><li><a href="arch/x86/fn._mm256_srlv_epi16.html">arch::x86::_mm256_srlv_epi16</a></li><li><a href="arch/x86/fn._mm256_srlv_epi32.html">arch::x86::_mm256_srlv_epi32</a></li><li><a href="arch/x86/fn._mm256_srlv_epi64.html">arch::x86::_mm256_srlv_epi64</a></li><li><a href="arch/x86/fn._mm256_store_epi32.html">arch::x86::_mm256_store_epi32</a></li><li><a href="arch/x86/fn._mm256_store_epi64.html">arch::x86::_mm256_store_epi64</a></li><li><a href="arch/x86/fn._mm256_store_pd.html">arch::x86::_mm256_store_pd</a></li><li><a href="arch/x86/fn._mm256_store_ps.html">arch::x86::_mm256_store_ps</a></li><li><a href="arch/x86/fn._mm256_store_si256.html">arch::x86::_mm256_store_si256</a></li><li><a href="arch/x86/fn._mm256_storeu2_m128.html">arch::x86::_mm256_storeu2_m128</a></li><li><a href="arch/x86/fn._mm256_storeu2_m128d.html">arch::x86::_mm256_storeu2_m128d</a></li><li><a href="arch/x86/fn._mm256_storeu2_m128i.html">arch::x86::_mm256_storeu2_m128i</a></li><li><a href="arch/x86/fn._mm256_storeu_epi16.html">arch::x86::_mm256_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_storeu_epi32.html">arch::x86::_mm256_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_storeu_epi64.html">arch::x86::_mm256_storeu_epi64</a></li><li><a href="arch/x86/fn._mm256_storeu_epi8.html">arch::x86::_mm256_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_storeu_pd.html">arch::x86::_mm256_storeu_pd</a></li><li><a href="arch/x86/fn._mm256_storeu_ps.html">arch::x86::_mm256_storeu_ps</a></li><li><a href="arch/x86/fn._mm256_storeu_si256.html">arch::x86::_mm256_storeu_si256</a></li><li><a href="arch/x86/fn._mm256_stream_pd.html">arch::x86::_mm256_stream_pd</a></li><li><a href="arch/x86/fn._mm256_stream_ps.html">arch::x86::_mm256_stream_ps</a></li><li><a href="arch/x86/fn._mm256_stream_si256.html">arch::x86::_mm256_stream_si256</a></li><li><a href="arch/x86/fn._mm256_sub_epi16.html">arch::x86::_mm256_sub_epi16</a></li><li><a href="arch/x86/fn._mm256_sub_epi32.html">arch::x86::_mm256_sub_epi32</a></li><li><a href="arch/x86/fn._mm256_sub_epi64.html">arch::x86::_mm256_sub_epi64</a></li><li><a href="arch/x86/fn._mm256_sub_epi8.html">arch::x86::_mm256_sub_epi8</a></li><li><a href="arch/x86/fn._mm256_sub_pd.html">arch::x86::_mm256_sub_pd</a></li><li><a href="arch/x86/fn._mm256_sub_ps.html">arch::x86::_mm256_sub_ps</a></li><li><a href="arch/x86/fn._mm256_subs_epi16.html">arch::x86::_mm256_subs_epi16</a></li><li><a href="arch/x86/fn._mm256_subs_epi8.html">arch::x86::_mm256_subs_epi8</a></li><li><a href="arch/x86/fn._mm256_subs_epu16.html">arch::x86::_mm256_subs_epu16</a></li><li><a href="arch/x86/fn._mm256_subs_epu8.html">arch::x86::_mm256_subs_epu8</a></li><li><a href="arch/x86/fn._mm256_ternarylogic_epi32.html">arch::x86::_mm256_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm256_ternarylogic_epi64.html">arch::x86::_mm256_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm256_test_epi16_mask.html">arch::x86::_mm256_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_test_epi32_mask.html">arch::x86::_mm256_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_test_epi64_mask.html">arch::x86::_mm256_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_test_epi8_mask.html">arch::x86::_mm256_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_testc_pd.html">arch::x86::_mm256_testc_pd</a></li><li><a href="arch/x86/fn._mm256_testc_ps.html">arch::x86::_mm256_testc_ps</a></li><li><a href="arch/x86/fn._mm256_testc_si256.html">arch::x86::_mm256_testc_si256</a></li><li><a href="arch/x86/fn._mm256_testn_epi16_mask.html">arch::x86::_mm256_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_testn_epi32_mask.html">arch::x86::_mm256_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_testn_epi64_mask.html">arch::x86::_mm256_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_testn_epi8_mask.html">arch::x86::_mm256_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_testnzc_pd.html">arch::x86::_mm256_testnzc_pd</a></li><li><a href="arch/x86/fn._mm256_testnzc_ps.html">arch::x86::_mm256_testnzc_ps</a></li><li><a href="arch/x86/fn._mm256_testnzc_si256.html">arch::x86::_mm256_testnzc_si256</a></li><li><a href="arch/x86/fn._mm256_testz_pd.html">arch::x86::_mm256_testz_pd</a></li><li><a href="arch/x86/fn._mm256_testz_ps.html">arch::x86::_mm256_testz_ps</a></li><li><a href="arch/x86/fn._mm256_testz_si256.html">arch::x86::_mm256_testz_si256</a></li><li><a href="arch/x86/fn._mm256_undefined_pd.html">arch::x86::_mm256_undefined_pd</a></li><li><a href="arch/x86/fn._mm256_undefined_ps.html">arch::x86::_mm256_undefined_ps</a></li><li><a href="arch/x86/fn._mm256_undefined_si256.html">arch::x86::_mm256_undefined_si256</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi16.html">arch::x86::_mm256_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi32.html">arch::x86::_mm256_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi64.html">arch::x86::_mm256_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi8.html">arch::x86::_mm256_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm256_unpackhi_pd.html">arch::x86::_mm256_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm256_unpackhi_ps.html">arch::x86::_mm256_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi16.html">arch::x86::_mm256_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi32.html">arch::x86::_mm256_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi64.html">arch::x86::_mm256_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi8.html">arch::x86::_mm256_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm256_unpacklo_pd.html">arch::x86::_mm256_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm256_unpacklo_ps.html">arch::x86::_mm256_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm256_xor_epi32.html">arch::x86::_mm256_xor_epi32</a></li><li><a href="arch/x86/fn._mm256_xor_epi64.html">arch::x86::_mm256_xor_epi64</a></li><li><a href="arch/x86/fn._mm256_xor_pd.html">arch::x86::_mm256_xor_pd</a></li><li><a href="arch/x86/fn._mm256_xor_ps.html">arch::x86::_mm256_xor_ps</a></li><li><a href="arch/x86/fn._mm256_xor_si256.html">arch::x86::_mm256_xor_si256</a></li><li><a href="arch/x86/fn._mm256_zeroall.html">arch::x86::_mm256_zeroall</a></li><li><a href="arch/x86/fn._mm256_zeroupper.html">arch::x86::_mm256_zeroupper</a></li><li><a href="arch/x86/fn._mm256_zextpd128_pd256.html">arch::x86::_mm256_zextpd128_pd256</a></li><li><a href="arch/x86/fn._mm256_zextps128_ps256.html">arch::x86::_mm256_zextps128_ps256</a></li><li><a href="arch/x86/fn._mm256_zextsi128_si256.html">arch::x86::_mm256_zextsi128_si256</a></li><li><a href="arch/x86/fn._mm512_abs_epi16.html">arch::x86::_mm512_abs_epi16</a></li><li><a href="arch/x86/fn._mm512_abs_epi32.html">arch::x86::_mm512_abs_epi32</a></li><li><a href="arch/x86/fn._mm512_abs_epi64.html">arch::x86::_mm512_abs_epi64</a></li><li><a href="arch/x86/fn._mm512_abs_epi8.html">arch::x86::_mm512_abs_epi8</a></li><li><a href="arch/x86/fn._mm512_abs_pd.html">arch::x86::_mm512_abs_pd</a></li><li><a href="arch/x86/fn._mm512_abs_ps.html">arch::x86::_mm512_abs_ps</a></li><li><a href="arch/x86/fn._mm512_add_epi16.html">arch::x86::_mm512_add_epi16</a></li><li><a href="arch/x86/fn._mm512_add_epi32.html">arch::x86::_mm512_add_epi32</a></li><li><a href="arch/x86/fn._mm512_add_epi64.html">arch::x86::_mm512_add_epi64</a></li><li><a href="arch/x86/fn._mm512_add_epi8.html">arch::x86::_mm512_add_epi8</a></li><li><a href="arch/x86/fn._mm512_add_pd.html">arch::x86::_mm512_add_pd</a></li><li><a href="arch/x86/fn._mm512_add_ps.html">arch::x86::_mm512_add_ps</a></li><li><a href="arch/x86/fn._mm512_add_round_pd.html">arch::x86::_mm512_add_round_pd</a></li><li><a href="arch/x86/fn._mm512_add_round_ps.html">arch::x86::_mm512_add_round_ps</a></li><li><a href="arch/x86/fn._mm512_adds_epi16.html">arch::x86::_mm512_adds_epi16</a></li><li><a href="arch/x86/fn._mm512_adds_epi8.html">arch::x86::_mm512_adds_epi8</a></li><li><a href="arch/x86/fn._mm512_adds_epu16.html">arch::x86::_mm512_adds_epu16</a></li><li><a href="arch/x86/fn._mm512_adds_epu8.html">arch::x86::_mm512_adds_epu8</a></li><li><a href="arch/x86/fn._mm512_aesdec_epi128.html">arch::x86::_mm512_aesdec_epi128</a></li><li><a href="arch/x86/fn._mm512_aesdeclast_epi128.html">arch::x86::_mm512_aesdeclast_epi128</a></li><li><a href="arch/x86/fn._mm512_aesenc_epi128.html">arch::x86::_mm512_aesenc_epi128</a></li><li><a href="arch/x86/fn._mm512_aesenclast_epi128.html">arch::x86::_mm512_aesenclast_epi128</a></li><li><a href="arch/x86/fn._mm512_alignr_epi32.html">arch::x86::_mm512_alignr_epi32</a></li><li><a href="arch/x86/fn._mm512_alignr_epi64.html">arch::x86::_mm512_alignr_epi64</a></li><li><a href="arch/x86/fn._mm512_alignr_epi8.html">arch::x86::_mm512_alignr_epi8</a></li><li><a href="arch/x86/fn._mm512_and_epi32.html">arch::x86::_mm512_and_epi32</a></li><li><a href="arch/x86/fn._mm512_and_epi64.html">arch::x86::_mm512_and_epi64</a></li><li><a href="arch/x86/fn._mm512_and_si512.html">arch::x86::_mm512_and_si512</a></li><li><a href="arch/x86/fn._mm512_andnot_epi32.html">arch::x86::_mm512_andnot_epi32</a></li><li><a href="arch/x86/fn._mm512_andnot_epi64.html">arch::x86::_mm512_andnot_epi64</a></li><li><a href="arch/x86/fn._mm512_andnot_si512.html">arch::x86::_mm512_andnot_si512</a></li><li><a href="arch/x86/fn._mm512_avg_epu16.html">arch::x86::_mm512_avg_epu16</a></li><li><a href="arch/x86/fn._mm512_avg_epu8.html">arch::x86::_mm512_avg_epu8</a></li><li><a href="arch/x86/fn._mm512_bitshuffle_epi64_mask.html">arch::x86::_mm512_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_broadcast_f32x4.html">arch::x86::_mm512_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm512_broadcast_f64x4.html">arch::x86::_mm512_broadcast_f64x4</a></li><li><a href="arch/x86/fn._mm512_broadcast_i32x4.html">arch::x86::_mm512_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm512_broadcast_i64x4.html">arch::x86::_mm512_broadcast_i64x4</a></li><li><a href="arch/x86/fn._mm512_broadcastb_epi8.html">arch::x86::_mm512_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm512_broadcastd_epi32.html">arch::x86::_mm512_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm512_broadcastmb_epi64.html">arch::x86::_mm512_broadcastmb_epi64</a></li><li><a href="arch/x86/fn._mm512_broadcastmw_epi32.html">arch::x86::_mm512_broadcastmw_epi32</a></li><li><a href="arch/x86/fn._mm512_broadcastq_epi64.html">arch::x86::_mm512_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm512_broadcastsd_pd.html">arch::x86::_mm512_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm512_broadcastss_ps.html">arch::x86::_mm512_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm512_broadcastw_epi16.html">arch::x86::_mm512_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm512_bslli_epi128.html">arch::x86::_mm512_bslli_epi128</a></li><li><a href="arch/x86/fn._mm512_bsrli_epi128.html">arch::x86::_mm512_bsrli_epi128</a></li><li><a href="arch/x86/fn._mm512_castpd128_pd512.html">arch::x86::_mm512_castpd128_pd512</a></li><li><a href="arch/x86/fn._mm512_castpd256_pd512.html">arch::x86::_mm512_castpd256_pd512</a></li><li><a href="arch/x86/fn._mm512_castpd512_pd128.html">arch::x86::_mm512_castpd512_pd128</a></li><li><a href="arch/x86/fn._mm512_castpd512_pd256.html">arch::x86::_mm512_castpd512_pd256</a></li><li><a href="arch/x86/fn._mm512_castpd_ps.html">arch::x86::_mm512_castpd_ps</a></li><li><a href="arch/x86/fn._mm512_castpd_si512.html">arch::x86::_mm512_castpd_si512</a></li><li><a href="arch/x86/fn._mm512_castps128_ps512.html">arch::x86::_mm512_castps128_ps512</a></li><li><a href="arch/x86/fn._mm512_castps256_ps512.html">arch::x86::_mm512_castps256_ps512</a></li><li><a href="arch/x86/fn._mm512_castps512_ps128.html">arch::x86::_mm512_castps512_ps128</a></li><li><a href="arch/x86/fn._mm512_castps512_ps256.html">arch::x86::_mm512_castps512_ps256</a></li><li><a href="arch/x86/fn._mm512_castps_pd.html">arch::x86::_mm512_castps_pd</a></li><li><a href="arch/x86/fn._mm512_castps_si512.html">arch::x86::_mm512_castps_si512</a></li><li><a href="arch/x86/fn._mm512_castsi128_si512.html">arch::x86::_mm512_castsi128_si512</a></li><li><a href="arch/x86/fn._mm512_castsi256_si512.html">arch::x86::_mm512_castsi256_si512</a></li><li><a href="arch/x86/fn._mm512_castsi512_pd.html">arch::x86::_mm512_castsi512_pd</a></li><li><a href="arch/x86/fn._mm512_castsi512_ps.html">arch::x86::_mm512_castsi512_ps</a></li><li><a href="arch/x86/fn._mm512_castsi512_si128.html">arch::x86::_mm512_castsi512_si128</a></li><li><a href="arch/x86/fn._mm512_castsi512_si256.html">arch::x86::_mm512_castsi512_si256</a></li><li><a href="arch/x86/fn._mm512_clmulepi64_epi128.html">arch::x86::_mm512_clmulepi64_epi128</a></li><li><a href="arch/x86/fn._mm512_cmp_epi16_mask.html">arch::x86::_mm512_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epi32_mask.html">arch::x86::_mm512_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epi64_mask.html">arch::x86::_mm512_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epi8_mask.html">arch::x86::_mm512_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu16_mask.html">arch::x86::_mm512_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu32_mask.html">arch::x86::_mm512_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu64_mask.html">arch::x86::_mm512_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu8_mask.html">arch::x86::_mm512_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_pd_mask.html">arch::x86::_mm512_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_ps_mask.html">arch::x86::_mm512_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_round_pd_mask.html">arch::x86::_mm512_cmp_round_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_round_ps_mask.html">arch::x86::_mm512_cmp_round_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi16_mask.html">arch::x86::_mm512_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi32_mask.html">arch::x86::_mm512_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi64_mask.html">arch::x86::_mm512_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi8_mask.html">arch::x86::_mm512_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu16_mask.html">arch::x86::_mm512_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu32_mask.html">arch::x86::_mm512_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu64_mask.html">arch::x86::_mm512_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu8_mask.html">arch::x86::_mm512_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_pd_mask.html">arch::x86::_mm512_cmpeq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_ps_mask.html">arch::x86::_mm512_cmpeq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi16_mask.html">arch::x86::_mm512_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi32_mask.html">arch::x86::_mm512_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi64_mask.html">arch::x86::_mm512_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi8_mask.html">arch::x86::_mm512_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu16_mask.html">arch::x86::_mm512_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu32_mask.html">arch::x86::_mm512_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu64_mask.html">arch::x86::_mm512_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu8_mask.html">arch::x86::_mm512_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi16_mask.html">arch::x86::_mm512_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi32_mask.html">arch::x86::_mm512_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi64_mask.html">arch::x86::_mm512_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi8_mask.html">arch::x86::_mm512_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu16_mask.html">arch::x86::_mm512_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu32_mask.html">arch::x86::_mm512_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu64_mask.html">arch::x86::_mm512_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu8_mask.html">arch::x86::_mm512_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi16_mask.html">arch::x86::_mm512_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi32_mask.html">arch::x86::_mm512_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi64_mask.html">arch::x86::_mm512_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi8_mask.html">arch::x86::_mm512_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu16_mask.html">arch::x86::_mm512_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu32_mask.html">arch::x86::_mm512_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu64_mask.html">arch::x86::_mm512_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu8_mask.html">arch::x86::_mm512_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_pd_mask.html">arch::x86::_mm512_cmple_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_ps_mask.html">arch::x86::_mm512_cmple_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi16_mask.html">arch::x86::_mm512_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi32_mask.html">arch::x86::_mm512_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi64_mask.html">arch::x86::_mm512_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi8_mask.html">arch::x86::_mm512_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu16_mask.html">arch::x86::_mm512_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu32_mask.html">arch::x86::_mm512_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu64_mask.html">arch::x86::_mm512_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu8_mask.html">arch::x86::_mm512_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_pd_mask.html">arch::x86::_mm512_cmplt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_ps_mask.html">arch::x86::_mm512_cmplt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi16_mask.html">arch::x86::_mm512_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi32_mask.html">arch::x86::_mm512_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi64_mask.html">arch::x86::_mm512_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi8_mask.html">arch::x86::_mm512_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu16_mask.html">arch::x86::_mm512_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu32_mask.html">arch::x86::_mm512_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu64_mask.html">arch::x86::_mm512_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu8_mask.html">arch::x86::_mm512_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_pd_mask.html">arch::x86::_mm512_cmpneq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_ps_mask.html">arch::x86::_mm512_cmpneq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnle_pd_mask.html">arch::x86::_mm512_cmpnle_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnle_ps_mask.html">arch::x86::_mm512_cmpnle_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnlt_pd_mask.html">arch::x86::_mm512_cmpnlt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnlt_ps_mask.html">arch::x86::_mm512_cmpnlt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpord_pd_mask.html">arch::x86::_mm512_cmpord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpord_ps_mask.html">arch::x86::_mm512_cmpord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpunord_pd_mask.html">arch::x86::_mm512_cmpunord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpunord_ps_mask.html">arch::x86::_mm512_cmpunord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_conflict_epi32.html">arch::x86::_mm512_conflict_epi32</a></li><li><a href="arch/x86/fn._mm512_conflict_epi64.html">arch::x86::_mm512_conflict_epi64</a></li><li><a href="arch/x86/fn._mm512_cvt_roundepi32_ps.html">arch::x86::_mm512_cvt_roundepi32_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundepu32_ps.html">arch::x86::_mm512_cvt_roundepu32_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundpd_epi32.html">arch::x86::_mm512_cvt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundpd_epu32.html">arch::x86::_mm512_cvt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundpd_ps.html">arch::x86::_mm512_cvt_roundpd_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundph_ps.html">arch::x86::_mm512_cvt_roundph_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_epi32.html">arch::x86::_mm512_cvt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_epu32.html">arch::x86::_mm512_cvt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_pd.html">arch::x86::_mm512_cvt_roundps_pd</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_ph.html">arch::x86::_mm512_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm512_cvtepi16_epi32.html">arch::x86::_mm512_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepi16_epi64.html">arch::x86::_mm512_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepi16_epi8.html">arch::x86::_mm512_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_epi16.html">arch::x86::_mm512_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_epi64.html">arch::x86::_mm512_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_epi8.html">arch::x86::_mm512_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_pd.html">arch::x86::_mm512_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_ps.html">arch::x86::_mm512_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm512_cvtepi32lo_pd.html">arch::x86::_mm512_cvtepi32lo_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepi64_epi16.html">arch::x86::_mm512_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepi64_epi32.html">arch::x86::_mm512_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepi64_epi8.html">arch::x86::_mm512_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtepi8_epi16.html">arch::x86::_mm512_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepi8_epi32.html">arch::x86::_mm512_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepi8_epi64.html">arch::x86::_mm512_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepu16_epi32.html">arch::x86::_mm512_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepu16_epi64.html">arch::x86::_mm512_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepu32_epi64.html">arch::x86::_mm512_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepu32_pd.html">arch::x86::_mm512_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepu32_ps.html">arch::x86::_mm512_cvtepu32_ps</a></li><li><a href="arch/x86/fn._mm512_cvtepu32lo_pd.html">arch::x86::_mm512_cvtepu32lo_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepu8_epi16.html">arch::x86::_mm512_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepu8_epi32.html">arch::x86::_mm512_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepu8_epi64.html">arch::x86::_mm512_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtne2ps_pbh.html">arch::x86::_mm512_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm512_cvtneps_pbh.html">arch::x86::_mm512_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm512_cvtpd_epi32.html">arch::x86::_mm512_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtpd_epu32.html">arch::x86::_mm512_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtpd_ps.html">arch::x86::_mm512_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm512_cvtpd_pslo.html">arch::x86::_mm512_cvtpd_pslo</a></li><li><a href="arch/x86/fn._mm512_cvtph_ps.html">arch::x86::_mm512_cvtph_ps</a></li><li><a href="arch/x86/fn._mm512_cvtps_epi32.html">arch::x86::_mm512_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtps_epu32.html">arch::x86::_mm512_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtps_pd.html">arch::x86::_mm512_cvtps_pd</a></li><li><a href="arch/x86/fn._mm512_cvtps_ph.html">arch::x86::_mm512_cvtps_ph</a></li><li><a href="arch/x86/fn._mm512_cvtpslo_pd.html">arch::x86::_mm512_cvtpslo_pd</a></li><li><a href="arch/x86/fn._mm512_cvtsepi16_epi8.html">arch::x86::_mm512_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtsepi32_epi16.html">arch::x86::_mm512_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtsepi32_epi8.html">arch::x86::_mm512_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtsepi64_epi16.html">arch::x86::_mm512_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtsepi64_epi32.html">arch::x86::_mm512_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtsepi64_epi8.html">arch::x86::_mm512_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtsi512_si32.html">arch::x86::_mm512_cvtsi512_si32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundpd_epi32.html">arch::x86::_mm512_cvtt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundpd_epu32.html">arch::x86::_mm512_cvtt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundps_epi32.html">arch::x86::_mm512_cvtt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundps_epu32.html">arch::x86::_mm512_cvtt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvttpd_epi32.html">arch::x86::_mm512_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvttpd_epu32.html">arch::x86::_mm512_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvttps_epi32.html">arch::x86::_mm512_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvttps_epu32.html">arch::x86::_mm512_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtusepi16_epi8.html">arch::x86::_mm512_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtusepi32_epi16.html">arch::x86::_mm512_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtusepi32_epi8.html">arch::x86::_mm512_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtusepi64_epi16.html">arch::x86::_mm512_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtusepi64_epi32.html">arch::x86::_mm512_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtusepi64_epi8.html">arch::x86::_mm512_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_dbsad_epu8.html">arch::x86::_mm512_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm512_div_pd.html">arch::x86::_mm512_div_pd</a></li><li><a href="arch/x86/fn._mm512_div_ps.html">arch::x86::_mm512_div_ps</a></li><li><a href="arch/x86/fn._mm512_div_round_pd.html">arch::x86::_mm512_div_round_pd</a></li><li><a href="arch/x86/fn._mm512_div_round_ps.html">arch::x86::_mm512_div_round_ps</a></li><li><a href="arch/x86/fn._mm512_dpbf16_ps.html">arch::x86::_mm512_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm512_dpbusd_epi32.html">arch::x86::_mm512_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm512_dpbusds_epi32.html">arch::x86::_mm512_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm512_dpwssd_epi32.html">arch::x86::_mm512_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm512_dpwssds_epi32.html">arch::x86::_mm512_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm512_extractf32x4_ps.html">arch::x86::_mm512_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm512_extractf64x4_pd.html">arch::x86::_mm512_extractf64x4_pd</a></li><li><a href="arch/x86/fn._mm512_extracti32x4_epi32.html">arch::x86::_mm512_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm512_extracti64x4_epi64.html">arch::x86::_mm512_extracti64x4_epi64</a></li><li><a href="arch/x86/fn._mm512_fixupimm_pd.html">arch::x86::_mm512_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm512_fixupimm_ps.html">arch::x86::_mm512_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm512_fixupimm_round_pd.html">arch::x86::_mm512_fixupimm_round_pd</a></li><li><a href="arch/x86/fn._mm512_fixupimm_round_ps.html">arch::x86::_mm512_fixupimm_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmadd_pd.html">arch::x86::_mm512_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_fmadd_ps.html">arch::x86::_mm512_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_fmadd_round_pd.html">arch::x86::_mm512_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmadd_round_ps.html">arch::x86::_mm512_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_pd.html">arch::x86::_mm512_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_ps.html">arch::x86::_mm512_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_round_pd.html">arch::x86::_mm512_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_round_ps.html">arch::x86::_mm512_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmsub_pd.html">arch::x86::_mm512_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_fmsub_ps.html">arch::x86::_mm512_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_fmsub_round_pd.html">arch::x86::_mm512_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmsub_round_ps.html">arch::x86::_mm512_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_pd.html">arch::x86::_mm512_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_ps.html">arch::x86::_mm512_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_round_pd.html">arch::x86::_mm512_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_round_ps.html">arch::x86::_mm512_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_fnmadd_pd.html">arch::x86::_mm512_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_fnmadd_ps.html">arch::x86::_mm512_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_fnmadd_round_pd.html">arch::x86::_mm512_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_fnmadd_round_ps.html">arch::x86::_mm512_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_fnmsub_pd.html">arch::x86::_mm512_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_fnmsub_ps.html">arch::x86::_mm512_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_fnmsub_round_pd.html">arch::x86::_mm512_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_fnmsub_round_ps.html">arch::x86::_mm512_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_getexp_pd.html">arch::x86::_mm512_getexp_pd</a></li><li><a href="arch/x86/fn._mm512_getexp_ps.html">arch::x86::_mm512_getexp_ps</a></li><li><a href="arch/x86/fn._mm512_getexp_round_pd.html">arch::x86::_mm512_getexp_round_pd</a></li><li><a href="arch/x86/fn._mm512_getexp_round_ps.html">arch::x86::_mm512_getexp_round_ps</a></li><li><a href="arch/x86/fn._mm512_getmant_pd.html">arch::x86::_mm512_getmant_pd</a></li><li><a href="arch/x86/fn._mm512_getmant_ps.html">arch::x86::_mm512_getmant_ps</a></li><li><a href="arch/x86/fn._mm512_getmant_round_pd.html">arch::x86::_mm512_getmant_round_pd</a></li><li><a href="arch/x86/fn._mm512_getmant_round_ps.html">arch::x86::_mm512_getmant_round_ps</a></li><li><a href="arch/x86/fn._mm512_gf2p8affine_epi64_epi8.html">arch::x86::_mm512_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm512_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_gf2p8mul_epi8.html">arch::x86::_mm512_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm512_i32gather_epi32.html">arch::x86::_mm512_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm512_i32gather_epi64.html">arch::x86::_mm512_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm512_i32gather_pd.html">arch::x86::_mm512_i32gather_pd</a></li><li><a href="arch/x86/fn._mm512_i32gather_ps.html">arch::x86::_mm512_i32gather_ps</a></li><li><a href="arch/x86/fn._mm512_i32scatter_epi32.html">arch::x86::_mm512_i32scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_i32scatter_epi64.html">arch::x86::_mm512_i32scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_i32scatter_pd.html">arch::x86::_mm512_i32scatter_pd</a></li><li><a href="arch/x86/fn._mm512_i32scatter_ps.html">arch::x86::_mm512_i32scatter_ps</a></li><li><a href="arch/x86/fn._mm512_i64gather_epi32.html">arch::x86::_mm512_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm512_i64gather_epi64.html">arch::x86::_mm512_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm512_i64gather_pd.html">arch::x86::_mm512_i64gather_pd</a></li><li><a href="arch/x86/fn._mm512_i64gather_ps.html">arch::x86::_mm512_i64gather_ps</a></li><li><a href="arch/x86/fn._mm512_i64scatter_epi32.html">arch::x86::_mm512_i64scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_i64scatter_epi64.html">arch::x86::_mm512_i64scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_i64scatter_pd.html">arch::x86::_mm512_i64scatter_pd</a></li><li><a href="arch/x86/fn._mm512_i64scatter_ps.html">arch::x86::_mm512_i64scatter_ps</a></li><li><a href="arch/x86/fn._mm512_insertf32x4.html">arch::x86::_mm512_insertf32x4</a></li><li><a href="arch/x86/fn._mm512_insertf64x4.html">arch::x86::_mm512_insertf64x4</a></li><li><a href="arch/x86/fn._mm512_inserti32x4.html">arch::x86::_mm512_inserti32x4</a></li><li><a href="arch/x86/fn._mm512_inserti64x4.html">arch::x86::_mm512_inserti64x4</a></li><li><a href="arch/x86/fn._mm512_int2mask.html">arch::x86::_mm512_int2mask</a></li><li><a href="arch/x86/fn._mm512_kand.html">arch::x86::_mm512_kand</a></li><li><a href="arch/x86/fn._mm512_kandn.html">arch::x86::_mm512_kandn</a></li><li><a href="arch/x86/fn._mm512_kmov.html">arch::x86::_mm512_kmov</a></li><li><a href="arch/x86/fn._mm512_knot.html">arch::x86::_mm512_knot</a></li><li><a href="arch/x86/fn._mm512_kor.html">arch::x86::_mm512_kor</a></li><li><a href="arch/x86/fn._mm512_kortestc.html">arch::x86::_mm512_kortestc</a></li><li><a href="arch/x86/fn._mm512_kunpackb.html">arch::x86::_mm512_kunpackb</a></li><li><a href="arch/x86/fn._mm512_kxnor.html">arch::x86::_mm512_kxnor</a></li><li><a href="arch/x86/fn._mm512_kxor.html">arch::x86::_mm512_kxor</a></li><li><a href="arch/x86/fn._mm512_load_epi32.html">arch::x86::_mm512_load_epi32</a></li><li><a href="arch/x86/fn._mm512_load_epi64.html">arch::x86::_mm512_load_epi64</a></li><li><a href="arch/x86/fn._mm512_load_pd.html">arch::x86::_mm512_load_pd</a></li><li><a href="arch/x86/fn._mm512_load_ps.html">arch::x86::_mm512_load_ps</a></li><li><a href="arch/x86/fn._mm512_load_si512.html">arch::x86::_mm512_load_si512</a></li><li><a href="arch/x86/fn._mm512_loadu_epi16.html">arch::x86::_mm512_loadu_epi16</a></li><li><a href="arch/x86/fn._mm512_loadu_epi32.html">arch::x86::_mm512_loadu_epi32</a></li><li><a href="arch/x86/fn._mm512_loadu_epi64.html">arch::x86::_mm512_loadu_epi64</a></li><li><a href="arch/x86/fn._mm512_loadu_epi8.html">arch::x86::_mm512_loadu_epi8</a></li><li><a href="arch/x86/fn._mm512_loadu_pd.html">arch::x86::_mm512_loadu_pd</a></li><li><a href="arch/x86/fn._mm512_loadu_ps.html">arch::x86::_mm512_loadu_ps</a></li><li><a href="arch/x86/fn._mm512_loadu_si512.html">arch::x86::_mm512_loadu_si512</a></li><li><a href="arch/x86/fn._mm512_lzcnt_epi32.html">arch::x86::_mm512_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_lzcnt_epi64.html">arch::x86::_mm512_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_madd52hi_epu64.html">arch::x86::_mm512_madd52hi_epu64</a></li><li><a href="arch/x86/fn._mm512_madd52lo_epu64.html">arch::x86::_mm512_madd52lo_epu64</a></li><li><a href="arch/x86/fn._mm512_madd_epi16.html">arch::x86::_mm512_madd_epi16</a></li><li><a href="arch/x86/fn._mm512_maddubs_epi16.html">arch::x86::_mm512_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi16.html">arch::x86::_mm512_mask2_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi32.html">arch::x86::_mm512_mask2_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi64.html">arch::x86::_mm512_mask2_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi8.html">arch::x86::_mm512_mask2_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_pd.html">arch::x86::_mm512_mask2_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_ps.html">arch::x86::_mm512_mask2_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_mask2int.html">arch::x86::_mm512_mask2int</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_pd.html">arch::x86::_mm512_mask3_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_ps.html">arch::x86::_mm512_mask3_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_round_pd.html">arch::x86::_mm512_mask3_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_round_ps.html">arch::x86::_mm512_mask3_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_pd.html">arch::x86::_mm512_mask3_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_ps.html">arch::x86::_mm512_mask3_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_round_pd.html">arch::x86::_mm512_mask3_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_round_ps.html">arch::x86::_mm512_mask3_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_pd.html">arch::x86::_mm512_mask3_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_ps.html">arch::x86::_mm512_mask3_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_round_pd.html">arch::x86::_mm512_mask3_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_round_ps.html">arch::x86::_mm512_mask3_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_pd.html">arch::x86::_mm512_mask3_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_ps.html">arch::x86::_mm512_mask3_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_round_pd.html">arch::x86::_mm512_mask3_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_round_ps.html">arch::x86::_mm512_mask3_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_pd.html">arch::x86::_mm512_mask3_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_ps.html">arch::x86::_mm512_mask3_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_round_pd.html">arch::x86::_mm512_mask3_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_round_ps.html">arch::x86::_mm512_mask3_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_pd.html">arch::x86::_mm512_mask3_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_ps.html">arch::x86::_mm512_mask3_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_round_pd.html">arch::x86::_mm512_mask3_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_round_ps.html">arch::x86::_mm512_mask3_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi16.html">arch::x86::_mm512_mask_abs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi32.html">arch::x86::_mm512_mask_abs_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi64.html">arch::x86::_mm512_mask_abs_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi8.html">arch::x86::_mm512_mask_abs_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_abs_pd.html">arch::x86::_mm512_mask_abs_pd</a></li><li><a href="arch/x86/fn._mm512_mask_abs_ps.html">arch::x86::_mm512_mask_abs_ps</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi16.html">arch::x86::_mm512_mask_add_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi32.html">arch::x86::_mm512_mask_add_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi64.html">arch::x86::_mm512_mask_add_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi8.html">arch::x86::_mm512_mask_add_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_add_pd.html">arch::x86::_mm512_mask_add_pd</a></li><li><a href="arch/x86/fn._mm512_mask_add_ps.html">arch::x86::_mm512_mask_add_ps</a></li><li><a href="arch/x86/fn._mm512_mask_add_round_pd.html">arch::x86::_mm512_mask_add_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_add_round_ps.html">arch::x86::_mm512_mask_add_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epi16.html">arch::x86::_mm512_mask_adds_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epi8.html">arch::x86::_mm512_mask_adds_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epu16.html">arch::x86::_mm512_mask_adds_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epu8.html">arch::x86::_mm512_mask_adds_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_alignr_epi32.html">arch::x86::_mm512_mask_alignr_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_alignr_epi64.html">arch::x86::_mm512_mask_alignr_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_alignr_epi8.html">arch::x86::_mm512_mask_alignr_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_and_epi32.html">arch::x86::_mm512_mask_and_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_and_epi64.html">arch::x86::_mm512_mask_and_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_andnot_epi32.html">arch::x86::_mm512_mask_andnot_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_andnot_epi64.html">arch::x86::_mm512_mask_andnot_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_avg_epu16.html">arch::x86::_mm512_mask_avg_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_avg_epu8.html">arch::x86::_mm512_mask_avg_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_bitshuffle_epi64_mask.html">arch::x86::_mm512_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi16.html">arch::x86::_mm512_mask_blend_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi32.html">arch::x86::_mm512_mask_blend_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi64.html">arch::x86::_mm512_mask_blend_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi8.html">arch::x86::_mm512_mask_blend_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_blend_pd.html">arch::x86::_mm512_mask_blend_pd</a></li><li><a href="arch/x86/fn._mm512_mask_blend_ps.html">arch::x86::_mm512_mask_blend_ps</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_f32x4.html">arch::x86::_mm512_mask_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_f64x4.html">arch::x86::_mm512_mask_broadcast_f64x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_i32x4.html">arch::x86::_mm512_mask_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_i64x4.html">arch::x86::_mm512_mask_broadcast_i64x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastb_epi8.html">arch::x86::_mm512_mask_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastd_epi32.html">arch::x86::_mm512_mask_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastq_epi64.html">arch::x86::_mm512_mask_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastsd_pd.html">arch::x86::_mm512_mask_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastss_ps.html">arch::x86::_mm512_mask_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastw_epi16.html">arch::x86::_mm512_mask_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi16_mask.html">arch::x86::_mm512_mask_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi32_mask.html">arch::x86::_mm512_mask_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi64_mask.html">arch::x86::_mm512_mask_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi8_mask.html">arch::x86::_mm512_mask_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu16_mask.html">arch::x86::_mm512_mask_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu32_mask.html">arch::x86::_mm512_mask_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu64_mask.html">arch::x86::_mm512_mask_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu8_mask.html">arch::x86::_mm512_mask_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_pd_mask.html">arch::x86::_mm512_mask_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_ps_mask.html">arch::x86::_mm512_mask_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_round_pd_mask.html">arch::x86::_mm512_mask_cmp_round_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_round_ps_mask.html">arch::x86::_mm512_mask_cmp_round_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi16_mask.html">arch::x86::_mm512_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi32_mask.html">arch::x86::_mm512_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi64_mask.html">arch::x86::_mm512_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi8_mask.html">arch::x86::_mm512_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu16_mask.html">arch::x86::_mm512_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu32_mask.html">arch::x86::_mm512_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu64_mask.html">arch::x86::_mm512_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu8_mask.html">arch::x86::_mm512_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_pd_mask.html">arch::x86::_mm512_mask_cmpeq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_ps_mask.html">arch::x86::_mm512_mask_cmpeq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi16_mask.html">arch::x86::_mm512_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi32_mask.html">arch::x86::_mm512_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi64_mask.html">arch::x86::_mm512_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi8_mask.html">arch::x86::_mm512_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu16_mask.html">arch::x86::_mm512_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu32_mask.html">arch::x86::_mm512_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu64_mask.html">arch::x86::_mm512_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu8_mask.html">arch::x86::_mm512_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi16_mask.html">arch::x86::_mm512_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi32_mask.html">arch::x86::_mm512_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi64_mask.html">arch::x86::_mm512_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi8_mask.html">arch::x86::_mm512_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu16_mask.html">arch::x86::_mm512_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu32_mask.html">arch::x86::_mm512_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu64_mask.html">arch::x86::_mm512_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu8_mask.html">arch::x86::_mm512_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi16_mask.html">arch::x86::_mm512_mask_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi32_mask.html">arch::x86::_mm512_mask_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi64_mask.html">arch::x86::_mm512_mask_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi8_mask.html">arch::x86::_mm512_mask_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu16_mask.html">arch::x86::_mm512_mask_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu32_mask.html">arch::x86::_mm512_mask_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu64_mask.html">arch::x86::_mm512_mask_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu8_mask.html">arch::x86::_mm512_mask_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_pd_mask.html">arch::x86::_mm512_mask_cmple_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_ps_mask.html">arch::x86::_mm512_mask_cmple_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi16_mask.html">arch::x86::_mm512_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi32_mask.html">arch::x86::_mm512_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi64_mask.html">arch::x86::_mm512_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi8_mask.html">arch::x86::_mm512_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu16_mask.html">arch::x86::_mm512_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu32_mask.html">arch::x86::_mm512_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu64_mask.html">arch::x86::_mm512_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu8_mask.html">arch::x86::_mm512_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_pd_mask.html">arch::x86::_mm512_mask_cmplt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_ps_mask.html">arch::x86::_mm512_mask_cmplt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi16_mask.html">arch::x86::_mm512_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi32_mask.html">arch::x86::_mm512_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi64_mask.html">arch::x86::_mm512_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi8_mask.html">arch::x86::_mm512_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu16_mask.html">arch::x86::_mm512_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu32_mask.html">arch::x86::_mm512_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu64_mask.html">arch::x86::_mm512_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu8_mask.html">arch::x86::_mm512_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_pd_mask.html">arch::x86::_mm512_mask_cmpneq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_ps_mask.html">arch::x86::_mm512_mask_cmpneq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnle_pd_mask.html">arch::x86::_mm512_mask_cmpnle_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnle_ps_mask.html">arch::x86::_mm512_mask_cmpnle_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnlt_pd_mask.html">arch::x86::_mm512_mask_cmpnlt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnlt_ps_mask.html">arch::x86::_mm512_mask_cmpnlt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpord_pd_mask.html">arch::x86::_mm512_mask_cmpord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpord_ps_mask.html">arch::x86::_mm512_mask_cmpord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpunord_pd_mask.html">arch::x86::_mm512_mask_cmpunord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpunord_ps_mask.html">arch::x86::_mm512_mask_cmpunord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi16.html">arch::x86::_mm512_mask_compress_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi32.html">arch::x86::_mm512_mask_compress_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi64.html">arch::x86::_mm512_mask_compress_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi8.html">arch::x86::_mm512_mask_compress_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_compress_pd.html">arch::x86::_mm512_mask_compress_pd</a></li><li><a href="arch/x86/fn._mm512_mask_compress_ps.html">arch::x86::_mm512_mask_compress_ps</a></li><li><a href="arch/x86/fn._mm512_mask_compressstoreu_epi16.html">arch::x86::_mm512_mask_compressstoreu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_compressstoreu_epi32.html">arch::x86::_mm512_mask_compressstoreu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_compressstoreu_epi64.html">arch::x86::_mm512_mask_compressstoreu_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_compressstoreu_epi8.html">arch::x86::_mm512_mask_compressstoreu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_compressstoreu_pd.html">arch::x86::_mm512_mask_compressstoreu_pd</a></li><li><a href="arch/x86/fn._mm512_mask_compressstoreu_ps.html">arch::x86::_mm512_mask_compressstoreu_ps</a></li><li><a href="arch/x86/fn._mm512_mask_conflict_epi32.html">arch::x86::_mm512_mask_conflict_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_conflict_epi64.html">arch::x86::_mm512_mask_conflict_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundepi32_ps.html">arch::x86::_mm512_mask_cvt_roundepi32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundepu32_ps.html">arch::x86::_mm512_mask_cvt_roundepu32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundpd_epi32.html">arch::x86::_mm512_mask_cvt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundpd_epu32.html">arch::x86::_mm512_mask_cvt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundpd_ps.html">arch::x86::_mm512_mask_cvt_roundpd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundph_ps.html">arch::x86::_mm512_mask_cvt_roundph_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_epi32.html">arch::x86::_mm512_mask_cvt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_epu32.html">arch::x86::_mm512_mask_cvt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_pd.html">arch::x86::_mm512_mask_cvt_roundps_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_ph.html">arch::x86::_mm512_mask_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_epi32.html">arch::x86::_mm512_mask_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_epi64.html">arch::x86::_mm512_mask_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_epi8.html">arch::x86::_mm512_mask_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_storeu_epi8.html">arch::x86::_mm512_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_epi16.html">arch::x86::_mm512_mask_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_epi64.html">arch::x86::_mm512_mask_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_epi8.html">arch::x86::_mm512_mask_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_pd.html">arch::x86::_mm512_mask_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_ps.html">arch::x86::_mm512_mask_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_storeu_epi16.html">arch::x86::_mm512_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_storeu_epi8.html">arch::x86::_mm512_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32lo_pd.html">arch::x86::_mm512_mask_cvtepi32lo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_epi16.html">arch::x86::_mm512_mask_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_epi32.html">arch::x86::_mm512_mask_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_epi8.html">arch::x86::_mm512_mask_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_storeu_epi16.html">arch::x86::_mm512_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_storeu_epi32.html">arch::x86::_mm512_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_storeu_epi8.html">arch::x86::_mm512_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi8_epi16.html">arch::x86::_mm512_mask_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi8_epi32.html">arch::x86::_mm512_mask_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi8_epi64.html">arch::x86::_mm512_mask_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu16_epi32.html">arch::x86::_mm512_mask_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu16_epi64.html">arch::x86::_mm512_mask_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32_epi64.html">arch::x86::_mm512_mask_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32_pd.html">arch::x86::_mm512_mask_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32_ps.html">arch::x86::_mm512_mask_cvtepu32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32lo_pd.html">arch::x86::_mm512_mask_cvtepu32lo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu8_epi16.html">arch::x86::_mm512_mask_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu8_epi32.html">arch::x86::_mm512_mask_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu8_epi64.html">arch::x86::_mm512_mask_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtne2ps_pbh.html">arch::x86::_mm512_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm512_mask_cvtneps_pbh.html">arch::x86::_mm512_mask_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_epi32.html">arch::x86::_mm512_mask_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_epu32.html">arch::x86::_mm512_mask_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_ps.html">arch::x86::_mm512_mask_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_pslo.html">arch::x86::_mm512_mask_cvtpd_pslo</a></li><li><a href="arch/x86/fn._mm512_mask_cvtph_ps.html">arch::x86::_mm512_mask_cvtph_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_epi32.html">arch::x86::_mm512_mask_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_epu32.html">arch::x86::_mm512_mask_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_pd.html">arch::x86::_mm512_mask_cvtps_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_ph.html">arch::x86::_mm512_mask_cvtps_ph</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpslo_pd.html">arch::x86::_mm512_mask_cvtpslo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi16_epi8.html">arch::x86::_mm512_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi16_storeu_epi8.html">arch::x86::_mm512_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_epi16.html">arch::x86::_mm512_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_epi8.html">arch::x86::_mm512_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_storeu_epi16.html">arch::x86::_mm512_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_storeu_epi8.html">arch::x86::_mm512_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_epi16.html">arch::x86::_mm512_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_epi32.html">arch::x86::_mm512_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_epi8.html">arch::x86::_mm512_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_storeu_epi16.html">arch::x86::_mm512_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_storeu_epi32.html">arch::x86::_mm512_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_storeu_epi8.html">arch::x86::_mm512_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundpd_epi32.html">arch::x86::_mm512_mask_cvtt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundpd_epu32.html">arch::x86::_mm512_mask_cvtt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundps_epi32.html">arch::x86::_mm512_mask_cvtt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundps_epu32.html">arch::x86::_mm512_mask_cvtt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttpd_epi32.html">arch::x86::_mm512_mask_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttpd_epu32.html">arch::x86::_mm512_mask_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttps_epi32.html">arch::x86::_mm512_mask_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttps_epu32.html">arch::x86::_mm512_mask_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi16_epi8.html">arch::x86::_mm512_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi16_storeu_epi8.html">arch::x86::_mm512_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_epi16.html">arch::x86::_mm512_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_epi8.html">arch::x86::_mm512_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_storeu_epi16.html">arch::x86::_mm512_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_storeu_epi8.html">arch::x86::_mm512_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_epi16.html">arch::x86::_mm512_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_epi32.html">arch::x86::_mm512_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_epi8.html">arch::x86::_mm512_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_storeu_epi16.html">arch::x86::_mm512_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_storeu_epi32.html">arch::x86::_mm512_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_storeu_epi8.html">arch::x86::_mm512_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_dbsad_epu8.html">arch::x86::_mm512_mask_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_div_pd.html">arch::x86::_mm512_mask_div_pd</a></li><li><a href="arch/x86/fn._mm512_mask_div_ps.html">arch::x86::_mm512_mask_div_ps</a></li><li><a href="arch/x86/fn._mm512_mask_div_round_pd.html">arch::x86::_mm512_mask_div_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_div_round_ps.html">arch::x86::_mm512_mask_div_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_dpbf16_ps.html">arch::x86::_mm512_mask_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm512_mask_dpbusd_epi32.html">arch::x86::_mm512_mask_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_dpbusds_epi32.html">arch::x86::_mm512_mask_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_dpwssd_epi32.html">arch::x86::_mm512_mask_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_dpwssds_epi32.html">arch::x86::_mm512_mask_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi16.html">arch::x86::_mm512_mask_expand_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi32.html">arch::x86::_mm512_mask_expand_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi64.html">arch::x86::_mm512_mask_expand_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi8.html">arch::x86::_mm512_mask_expand_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_expand_pd.html">arch::x86::_mm512_mask_expand_pd</a></li><li><a href="arch/x86/fn._mm512_mask_expand_ps.html">arch::x86::_mm512_mask_expand_ps</a></li><li><a href="arch/x86/fn._mm512_mask_expandloadu_epi16.html">arch::x86::_mm512_mask_expandloadu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_expandloadu_epi32.html">arch::x86::_mm512_mask_expandloadu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_expandloadu_epi64.html">arch::x86::_mm512_mask_expandloadu_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_expandloadu_epi8.html">arch::x86::_mm512_mask_expandloadu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_expandloadu_pd.html">arch::x86::_mm512_mask_expandloadu_pd</a></li><li><a href="arch/x86/fn._mm512_mask_expandloadu_ps.html">arch::x86::_mm512_mask_expandloadu_ps</a></li><li><a href="arch/x86/fn._mm512_mask_extractf32x4_ps.html">arch::x86::_mm512_mask_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm512_mask_extractf64x4_pd.html">arch::x86::_mm512_mask_extractf64x4_pd</a></li><li><a href="arch/x86/fn._mm512_mask_extracti32x4_epi32.html">arch::x86::_mm512_mask_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_extracti64x4_epi64.html">arch::x86::_mm512_mask_extracti64x4_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_pd.html">arch::x86::_mm512_mask_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_ps.html">arch::x86::_mm512_mask_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_round_pd.html">arch::x86::_mm512_mask_fixupimm_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_round_ps.html">arch::x86::_mm512_mask_fixupimm_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_pd.html">arch::x86::_mm512_mask_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_ps.html">arch::x86::_mm512_mask_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_round_pd.html">arch::x86::_mm512_mask_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_round_ps.html">arch::x86::_mm512_mask_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_pd.html">arch::x86::_mm512_mask_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_ps.html">arch::x86::_mm512_mask_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_round_pd.html">arch::x86::_mm512_mask_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_round_ps.html">arch::x86::_mm512_mask_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_pd.html">arch::x86::_mm512_mask_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_ps.html">arch::x86::_mm512_mask_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_round_pd.html">arch::x86::_mm512_mask_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_round_ps.html">arch::x86::_mm512_mask_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_pd.html">arch::x86::_mm512_mask_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_ps.html">arch::x86::_mm512_mask_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_round_pd.html">arch::x86::_mm512_mask_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_round_ps.html">arch::x86::_mm512_mask_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_pd.html">arch::x86::_mm512_mask_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_ps.html">arch::x86::_mm512_mask_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_round_pd.html">arch::x86::_mm512_mask_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_round_ps.html">arch::x86::_mm512_mask_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_pd.html">arch::x86::_mm512_mask_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_ps.html">arch::x86::_mm512_mask_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_round_pd.html">arch::x86::_mm512_mask_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_round_ps.html">arch::x86::_mm512_mask_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_pd.html">arch::x86::_mm512_mask_getexp_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_ps.html">arch::x86::_mm512_mask_getexp_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_round_pd.html">arch::x86::_mm512_mask_getexp_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_round_ps.html">arch::x86::_mm512_mask_getexp_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_pd.html">arch::x86::_mm512_mask_getmant_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_ps.html">arch::x86::_mm512_mask_getmant_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_round_pd.html">arch::x86::_mm512_mask_getmant_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_round_ps.html">arch::x86::_mm512_mask_getmant_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_gf2p8affine_epi64_epi8.html">arch::x86::_mm512_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm512_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_gf2p8mul_epi8.html">arch::x86::_mm512_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_epi32.html">arch::x86::_mm512_mask_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_epi64.html">arch::x86::_mm512_mask_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_pd.html">arch::x86::_mm512_mask_i32gather_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_ps.html">arch::x86::_mm512_mask_i32gather_ps</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_epi32.html">arch::x86::_mm512_mask_i32scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_epi64.html">arch::x86::_mm512_mask_i32scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_pd.html">arch::x86::_mm512_mask_i32scatter_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_ps.html">arch::x86::_mm512_mask_i32scatter_ps</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_epi32.html">arch::x86::_mm512_mask_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_epi64.html">arch::x86::_mm512_mask_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_pd.html">arch::x86::_mm512_mask_i64gather_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_ps.html">arch::x86::_mm512_mask_i64gather_ps</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_epi32.html">arch::x86::_mm512_mask_i64scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_epi64.html">arch::x86::_mm512_mask_i64scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_pd.html">arch::x86::_mm512_mask_i64scatter_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_ps.html">arch::x86::_mm512_mask_i64scatter_ps</a></li><li><a href="arch/x86/fn._mm512_mask_insertf32x4.html">arch::x86::_mm512_mask_insertf32x4</a></li><li><a href="arch/x86/fn._mm512_mask_insertf64x4.html">arch::x86::_mm512_mask_insertf64x4</a></li><li><a href="arch/x86/fn._mm512_mask_inserti32x4.html">arch::x86::_mm512_mask_inserti32x4</a></li><li><a href="arch/x86/fn._mm512_mask_inserti64x4.html">arch::x86::_mm512_mask_inserti64x4</a></li><li><a href="arch/x86/fn._mm512_mask_load_epi32.html">arch::x86::_mm512_mask_load_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_load_epi64.html">arch::x86::_mm512_mask_load_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_load_pd.html">arch::x86::_mm512_mask_load_pd</a></li><li><a href="arch/x86/fn._mm512_mask_load_ps.html">arch::x86::_mm512_mask_load_ps</a></li><li><a href="arch/x86/fn._mm512_mask_loadu_epi16.html">arch::x86::_mm512_mask_loadu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_loadu_epi32.html">arch::x86::_mm512_mask_loadu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_loadu_epi64.html">arch::x86::_mm512_mask_loadu_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_loadu_epi8.html">arch::x86::_mm512_mask_loadu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_loadu_pd.html">arch::x86::_mm512_mask_loadu_pd</a></li><li><a href="arch/x86/fn._mm512_mask_loadu_ps.html">arch::x86::_mm512_mask_loadu_ps</a></li><li><a href="arch/x86/fn._mm512_mask_lzcnt_epi32.html">arch::x86::_mm512_mask_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_lzcnt_epi64.html">arch::x86::_mm512_mask_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_madd_epi16.html">arch::x86::_mm512_mask_madd_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_maddubs_epi16.html">arch::x86::_mm512_mask_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi16.html">arch::x86::_mm512_mask_max_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi32.html">arch::x86::_mm512_mask_max_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi64.html">arch::x86::_mm512_mask_max_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi8.html">arch::x86::_mm512_mask_max_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu16.html">arch::x86::_mm512_mask_max_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu32.html">arch::x86::_mm512_mask_max_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu64.html">arch::x86::_mm512_mask_max_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu8.html">arch::x86::_mm512_mask_max_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_max_pd.html">arch::x86::_mm512_mask_max_pd</a></li><li><a href="arch/x86/fn._mm512_mask_max_ps.html">arch::x86::_mm512_mask_max_ps</a></li><li><a href="arch/x86/fn._mm512_mask_max_round_pd.html">arch::x86::_mm512_mask_max_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_max_round_ps.html">arch::x86::_mm512_mask_max_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi16.html">arch::x86::_mm512_mask_min_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi32.html">arch::x86::_mm512_mask_min_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi64.html">arch::x86::_mm512_mask_min_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi8.html">arch::x86::_mm512_mask_min_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu16.html">arch::x86::_mm512_mask_min_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu32.html">arch::x86::_mm512_mask_min_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu64.html">arch::x86::_mm512_mask_min_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu8.html">arch::x86::_mm512_mask_min_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_min_pd.html">arch::x86::_mm512_mask_min_pd</a></li><li><a href="arch/x86/fn._mm512_mask_min_ps.html">arch::x86::_mm512_mask_min_ps</a></li><li><a href="arch/x86/fn._mm512_mask_min_round_pd.html">arch::x86::_mm512_mask_min_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_min_round_ps.html">arch::x86::_mm512_mask_min_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi16.html">arch::x86::_mm512_mask_mov_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi32.html">arch::x86::_mm512_mask_mov_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi64.html">arch::x86::_mm512_mask_mov_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi8.html">arch::x86::_mm512_mask_mov_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_mov_pd.html">arch::x86::_mm512_mask_mov_pd</a></li><li><a href="arch/x86/fn._mm512_mask_mov_ps.html">arch::x86::_mm512_mask_mov_ps</a></li><li><a href="arch/x86/fn._mm512_mask_movedup_pd.html">arch::x86::_mm512_mask_movedup_pd</a></li><li><a href="arch/x86/fn._mm512_mask_movehdup_ps.html">arch::x86::_mm512_mask_movehdup_ps</a></li><li><a href="arch/x86/fn._mm512_mask_moveldup_ps.html">arch::x86::_mm512_mask_moveldup_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mul_epi32.html">arch::x86::_mm512_mask_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_mul_epu32.html">arch::x86::_mm512_mask_mul_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_mul_pd.html">arch::x86::_mm512_mask_mul_pd</a></li><li><a href="arch/x86/fn._mm512_mask_mul_ps.html">arch::x86::_mm512_mask_mul_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mul_round_pd.html">arch::x86::_mm512_mask_mul_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_mul_round_ps.html">arch::x86::_mm512_mask_mul_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mulhi_epi16.html">arch::x86::_mm512_mask_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mulhi_epu16.html">arch::x86::_mm512_mask_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_mulhrs_epi16.html">arch::x86::_mm512_mask_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mullo_epi16.html">arch::x86::_mm512_mask_mullo_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mullo_epi32.html">arch::x86::_mm512_mask_mullo_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_mullox_epi64.html">arch::x86::_mm512_mask_mullox_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_multishift_epi64_epi8.html">arch::x86::_mm512_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_or_epi32.html">arch::x86::_mm512_mask_or_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_or_epi64.html">arch::x86::_mm512_mask_or_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_packs_epi16.html">arch::x86::_mm512_mask_packs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_packs_epi32.html">arch::x86::_mm512_mask_packs_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_packus_epi16.html">arch::x86::_mm512_mask_packus_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_packus_epi32.html">arch::x86::_mm512_mask_packus_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permute_pd.html">arch::x86::_mm512_mask_permute_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permute_ps.html">arch::x86::_mm512_mask_permute_ps</a></li><li><a href="arch/x86/fn._mm512_mask_permutevar_epi32.html">arch::x86::_mm512_mask_permutevar_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permutevar_pd.html">arch::x86::_mm512_mask_permutevar_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutevar_ps.html">arch::x86::_mm512_mask_permutevar_ps</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi16.html">arch::x86::_mm512_mask_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi32.html">arch::x86::_mm512_mask_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi64.html">arch::x86::_mm512_mask_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi8.html">arch::x86::_mm512_mask_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_pd.html">arch::x86::_mm512_mask_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_ps.html">arch::x86::_mm512_mask_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_mask_permutex_epi64.html">arch::x86::_mm512_mask_permutex_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_permutex_pd.html">arch::x86::_mm512_mask_permutex_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi16.html">arch::x86::_mm512_mask_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi32.html">arch::x86::_mm512_mask_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi64.html">arch::x86::_mm512_mask_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi8.html">arch::x86::_mm512_mask_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_pd.html">arch::x86::_mm512_mask_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_ps.html">arch::x86::_mm512_mask_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi16.html">arch::x86::_mm512_mask_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi32.html">arch::x86::_mm512_mask_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi64.html">arch::x86::_mm512_mask_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi8.html">arch::x86::_mm512_mask_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_rcp14_pd.html">arch::x86::_mm512_mask_rcp14_pd</a></li><li><a href="arch/x86/fn._mm512_mask_rcp14_ps.html">arch::x86::_mm512_mask_rcp14_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_epi32.html">arch::x86::_mm512_mask_reduce_add_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_epi64.html">arch::x86::_mm512_mask_reduce_add_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_pd.html">arch::x86::_mm512_mask_reduce_add_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_ps.html">arch::x86::_mm512_mask_reduce_add_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_and_epi32.html">arch::x86::_mm512_mask_reduce_and_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_and_epi64.html">arch::x86::_mm512_mask_reduce_and_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epi32.html">arch::x86::_mm512_mask_reduce_max_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epi64.html">arch::x86::_mm512_mask_reduce_max_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epu32.html">arch::x86::_mm512_mask_reduce_max_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epu64.html">arch::x86::_mm512_mask_reduce_max_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_pd.html">arch::x86::_mm512_mask_reduce_max_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_ps.html">arch::x86::_mm512_mask_reduce_max_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epi32.html">arch::x86::_mm512_mask_reduce_min_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epi64.html">arch::x86::_mm512_mask_reduce_min_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epu32.html">arch::x86::_mm512_mask_reduce_min_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epu64.html">arch::x86::_mm512_mask_reduce_min_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_pd.html">arch::x86::_mm512_mask_reduce_min_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_ps.html">arch::x86::_mm512_mask_reduce_min_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_epi32.html">arch::x86::_mm512_mask_reduce_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_epi64.html">arch::x86::_mm512_mask_reduce_mul_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_pd.html">arch::x86::_mm512_mask_reduce_mul_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_ps.html">arch::x86::_mm512_mask_reduce_mul_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_or_epi32.html">arch::x86::_mm512_mask_reduce_or_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_or_epi64.html">arch::x86::_mm512_mask_reduce_or_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_rol_epi32.html">arch::x86::_mm512_mask_rol_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_rol_epi64.html">arch::x86::_mm512_mask_rol_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_rolv_epi32.html">arch::x86::_mm512_mask_rolv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_rolv_epi64.html">arch::x86::_mm512_mask_rolv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_ror_epi32.html">arch::x86::_mm512_mask_ror_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_ror_epi64.html">arch::x86::_mm512_mask_ror_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_rorv_epi32.html">arch::x86::_mm512_mask_rorv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_rorv_epi64.html">arch::x86::_mm512_mask_rorv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_pd.html">arch::x86::_mm512_mask_roundscale_pd</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_ps.html">arch::x86::_mm512_mask_roundscale_ps</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_round_pd.html">arch::x86::_mm512_mask_roundscale_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_round_ps.html">arch::x86::_mm512_mask_roundscale_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_rsqrt14_pd.html">arch::x86::_mm512_mask_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm512_mask_rsqrt14_ps.html">arch::x86::_mm512_mask_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_pd.html">arch::x86::_mm512_mask_scalef_pd</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_ps.html">arch::x86::_mm512_mask_scalef_ps</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_round_pd.html">arch::x86::_mm512_mask_scalef_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_round_ps.html">arch::x86::_mm512_mask_scalef_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi16.html">arch::x86::_mm512_mask_set1_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi32.html">arch::x86::_mm512_mask_set1_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi64.html">arch::x86::_mm512_mask_set1_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi8.html">arch::x86::_mm512_mask_set1_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_shldi_epi16.html">arch::x86::_mm512_mask_shldi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shldi_epi32.html">arch::x86::_mm512_mask_shldi_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shldi_epi64.html">arch::x86::_mm512_mask_shldi_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shldv_epi16.html">arch::x86::_mm512_mask_shldv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shldv_epi32.html">arch::x86::_mm512_mask_shldv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shldv_epi64.html">arch::x86::_mm512_mask_shldv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shrdi_epi16.html">arch::x86::_mm512_mask_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shrdi_epi32.html">arch::x86::_mm512_mask_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shrdi_epi64.html">arch::x86::_mm512_mask_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shrdv_epi16.html">arch::x86::_mm512_mask_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shrdv_epi32.html">arch::x86::_mm512_mask_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shrdv_epi64.html">arch::x86::_mm512_mask_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_epi32.html">arch::x86::_mm512_mask_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_epi8.html">arch::x86::_mm512_mask_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_f32x4.html">arch::x86::_mm512_mask_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_f64x2.html">arch::x86::_mm512_mask_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_i32x4.html">arch::x86::_mm512_mask_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_i64x2.html">arch::x86::_mm512_mask_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_pd.html">arch::x86::_mm512_mask_shuffle_pd</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_ps.html">arch::x86::_mm512_mask_shuffle_ps</a></li><li><a href="arch/x86/fn._mm512_mask_shufflehi_epi16.html">arch::x86::_mm512_mask_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shufflelo_epi16.html">arch::x86::_mm512_mask_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sll_epi16.html">arch::x86::_mm512_mask_sll_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sll_epi32.html">arch::x86::_mm512_mask_sll_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sll_epi64.html">arch::x86::_mm512_mask_sll_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_slli_epi16.html">arch::x86::_mm512_mask_slli_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_slli_epi32.html">arch::x86::_mm512_mask_slli_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_slli_epi64.html">arch::x86::_mm512_mask_slli_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_sllv_epi16.html">arch::x86::_mm512_mask_sllv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sllv_epi32.html">arch::x86::_mm512_mask_sllv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sllv_epi64.html">arch::x86::_mm512_mask_sllv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_pd.html">arch::x86::_mm512_mask_sqrt_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_ps.html">arch::x86::_mm512_mask_sqrt_ps</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_round_pd.html">arch::x86::_mm512_mask_sqrt_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_round_ps.html">arch::x86::_mm512_mask_sqrt_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_sra_epi16.html">arch::x86::_mm512_mask_sra_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sra_epi32.html">arch::x86::_mm512_mask_sra_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sra_epi64.html">arch::x86::_mm512_mask_sra_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srai_epi16.html">arch::x86::_mm512_mask_srai_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srai_epi32.html">arch::x86::_mm512_mask_srai_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srai_epi64.html">arch::x86::_mm512_mask_srai_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srav_epi16.html">arch::x86::_mm512_mask_srav_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srav_epi32.html">arch::x86::_mm512_mask_srav_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srav_epi64.html">arch::x86::_mm512_mask_srav_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srl_epi16.html">arch::x86::_mm512_mask_srl_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srl_epi32.html">arch::x86::_mm512_mask_srl_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srl_epi64.html">arch::x86::_mm512_mask_srl_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srli_epi16.html">arch::x86::_mm512_mask_srli_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srli_epi32.html">arch::x86::_mm512_mask_srli_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srli_epi64.html">arch::x86::_mm512_mask_srli_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srlv_epi16.html">arch::x86::_mm512_mask_srlv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srlv_epi32.html">arch::x86::_mm512_mask_srlv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srlv_epi64.html">arch::x86::_mm512_mask_srlv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_store_epi32.html">arch::x86::_mm512_mask_store_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_store_epi64.html">arch::x86::_mm512_mask_store_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_store_pd.html">arch::x86::_mm512_mask_store_pd</a></li><li><a href="arch/x86/fn._mm512_mask_store_ps.html">arch::x86::_mm512_mask_store_ps</a></li><li><a href="arch/x86/fn._mm512_mask_storeu_epi16.html">arch::x86::_mm512_mask_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_storeu_epi32.html">arch::x86::_mm512_mask_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_storeu_epi64.html">arch::x86::_mm512_mask_storeu_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_storeu_epi8.html">arch::x86::_mm512_mask_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_storeu_pd.html">arch::x86::_mm512_mask_storeu_pd</a></li><li><a href="arch/x86/fn._mm512_mask_storeu_ps.html">arch::x86::_mm512_mask_storeu_ps</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi16.html">arch::x86::_mm512_mask_sub_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi32.html">arch::x86::_mm512_mask_sub_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi64.html">arch::x86::_mm512_mask_sub_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi8.html">arch::x86::_mm512_mask_sub_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_sub_pd.html">arch::x86::_mm512_mask_sub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sub_ps.html">arch::x86::_mm512_mask_sub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_sub_round_pd.html">arch::x86::_mm512_mask_sub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sub_round_ps.html">arch::x86::_mm512_mask_sub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epi16.html">arch::x86::_mm512_mask_subs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epi8.html">arch::x86::_mm512_mask_subs_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epu16.html">arch::x86::_mm512_mask_subs_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epu8.html">arch::x86::_mm512_mask_subs_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_ternarylogic_epi32.html">arch::x86::_mm512_mask_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_ternarylogic_epi64.html">arch::x86::_mm512_mask_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi16_mask.html">arch::x86::_mm512_mask_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi32_mask.html">arch::x86::_mm512_mask_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi64_mask.html">arch::x86::_mm512_mask_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi8_mask.html">arch::x86::_mm512_mask_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi16_mask.html">arch::x86::_mm512_mask_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi32_mask.html">arch::x86::_mm512_mask_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi64_mask.html">arch::x86::_mm512_mask_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi8_mask.html">arch::x86::_mm512_mask_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi16.html">arch::x86::_mm512_mask_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi32.html">arch::x86::_mm512_mask_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi64.html">arch::x86::_mm512_mask_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi8.html">arch::x86::_mm512_mask_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_pd.html">arch::x86::_mm512_mask_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_ps.html">arch::x86::_mm512_mask_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi16.html">arch::x86::_mm512_mask_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi32.html">arch::x86::_mm512_mask_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi64.html">arch::x86::_mm512_mask_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi8.html">arch::x86::_mm512_mask_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_pd.html">arch::x86::_mm512_mask_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_ps.html">arch::x86::_mm512_mask_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm512_mask_xor_epi32.html">arch::x86::_mm512_mask_xor_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_xor_epi64.html">arch::x86::_mm512_mask_xor_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi16.html">arch::x86::_mm512_maskz_abs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi32.html">arch::x86::_mm512_maskz_abs_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi64.html">arch::x86::_mm512_maskz_abs_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi8.html">arch::x86::_mm512_maskz_abs_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi16.html">arch::x86::_mm512_maskz_add_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi32.html">arch::x86::_mm512_maskz_add_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi64.html">arch::x86::_mm512_maskz_add_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi8.html">arch::x86::_mm512_maskz_add_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_add_pd.html">arch::x86::_mm512_maskz_add_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_add_ps.html">arch::x86::_mm512_maskz_add_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_add_round_pd.html">arch::x86::_mm512_maskz_add_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_add_round_ps.html">arch::x86::_mm512_maskz_add_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epi16.html">arch::x86::_mm512_maskz_adds_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epi8.html">arch::x86::_mm512_maskz_adds_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epu16.html">arch::x86::_mm512_maskz_adds_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epu8.html">arch::x86::_mm512_maskz_adds_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_alignr_epi32.html">arch::x86::_mm512_maskz_alignr_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_alignr_epi64.html">arch::x86::_mm512_maskz_alignr_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_alignr_epi8.html">arch::x86::_mm512_maskz_alignr_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_and_epi32.html">arch::x86::_mm512_maskz_and_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_and_epi64.html">arch::x86::_mm512_maskz_and_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_andnot_epi32.html">arch::x86::_mm512_maskz_andnot_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_andnot_epi64.html">arch::x86::_mm512_maskz_andnot_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_avg_epu16.html">arch::x86::_mm512_maskz_avg_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_avg_epu8.html">arch::x86::_mm512_maskz_avg_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_f32x4.html">arch::x86::_mm512_maskz_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_f64x4.html">arch::x86::_mm512_maskz_broadcast_f64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_i32x4.html">arch::x86::_mm512_maskz_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_i64x4.html">arch::x86::_mm512_maskz_broadcast_i64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastb_epi8.html">arch::x86::_mm512_maskz_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastd_epi32.html">arch::x86::_mm512_maskz_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastq_epi64.html">arch::x86::_mm512_maskz_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastsd_pd.html">arch::x86::_mm512_maskz_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastss_ps.html">arch::x86::_mm512_maskz_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastw_epi16.html">arch::x86::_mm512_maskz_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi16.html">arch::x86::_mm512_maskz_compress_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi32.html">arch::x86::_mm512_maskz_compress_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi64.html">arch::x86::_mm512_maskz_compress_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi8.html">arch::x86::_mm512_maskz_compress_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_pd.html">arch::x86::_mm512_maskz_compress_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_ps.html">arch::x86::_mm512_maskz_compress_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_conflict_epi32.html">arch::x86::_mm512_maskz_conflict_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_conflict_epi64.html">arch::x86::_mm512_maskz_conflict_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundepi32_ps.html">arch::x86::_mm512_maskz_cvt_roundepi32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundepu32_ps.html">arch::x86::_mm512_maskz_cvt_roundepu32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundpd_epi32.html">arch::x86::_mm512_maskz_cvt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundpd_epu32.html">arch::x86::_mm512_maskz_cvt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundpd_ps.html">arch::x86::_mm512_maskz_cvt_roundpd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundph_ps.html">arch::x86::_mm512_maskz_cvt_roundph_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_epi32.html">arch::x86::_mm512_maskz_cvt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_epu32.html">arch::x86::_mm512_maskz_cvt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_pd.html">arch::x86::_mm512_maskz_cvt_roundps_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_ph.html">arch::x86::_mm512_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi16_epi32.html">arch::x86::_mm512_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi16_epi64.html">arch::x86::_mm512_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi16_epi8.html">arch::x86::_mm512_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_epi16.html">arch::x86::_mm512_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_epi64.html">arch::x86::_mm512_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_epi8.html">arch::x86::_mm512_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_pd.html">arch::x86::_mm512_maskz_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_ps.html">arch::x86::_mm512_maskz_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi64_epi16.html">arch::x86::_mm512_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi64_epi32.html">arch::x86::_mm512_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi64_epi8.html">arch::x86::_mm512_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi8_epi16.html">arch::x86::_mm512_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi8_epi32.html">arch::x86::_mm512_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi8_epi64.html">arch::x86::_mm512_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu16_epi32.html">arch::x86::_mm512_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu16_epi64.html">arch::x86::_mm512_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu32_epi64.html">arch::x86::_mm512_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu32_pd.html">arch::x86::_mm512_maskz_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu32_ps.html">arch::x86::_mm512_maskz_cvtepu32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu8_epi16.html">arch::x86::_mm512_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu8_epi32.html">arch::x86::_mm512_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu8_epi64.html">arch::x86::_mm512_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtne2ps_pbh.html">arch::x86::_mm512_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtneps_pbh.html">arch::x86::_mm512_maskz_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtpd_epi32.html">arch::x86::_mm512_maskz_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtpd_epu32.html">arch::x86::_mm512_maskz_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtpd_ps.html">arch::x86::_mm512_maskz_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtph_ps.html">arch::x86::_mm512_maskz_cvtph_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_epi32.html">arch::x86::_mm512_maskz_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_epu32.html">arch::x86::_mm512_maskz_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_pd.html">arch::x86::_mm512_maskz_cvtps_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_ph.html">arch::x86::_mm512_maskz_cvtps_ph</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi16_epi8.html">arch::x86::_mm512_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi32_epi16.html">arch::x86::_mm512_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi32_epi8.html">arch::x86::_mm512_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi64_epi16.html">arch::x86::_mm512_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi64_epi32.html">arch::x86::_mm512_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi64_epi8.html">arch::x86::_mm512_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundpd_epi32.html">arch::x86::_mm512_maskz_cvtt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundpd_epu32.html">arch::x86::_mm512_maskz_cvtt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundps_epi32.html">arch::x86::_mm512_maskz_cvtt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundps_epu32.html">arch::x86::_mm512_maskz_cvtt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttpd_epi32.html">arch::x86::_mm512_maskz_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttpd_epu32.html">arch::x86::_mm512_maskz_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttps_epi32.html">arch::x86::_mm512_maskz_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttps_epu32.html">arch::x86::_mm512_maskz_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi16_epi8.html">arch::x86::_mm512_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi32_epi16.html">arch::x86::_mm512_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi32_epi8.html">arch::x86::_mm512_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi64_epi16.html">arch::x86::_mm512_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi64_epi32.html">arch::x86::_mm512_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi64_epi8.html">arch::x86::_mm512_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_dbsad_epu8.html">arch::x86::_mm512_maskz_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_div_pd.html">arch::x86::_mm512_maskz_div_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_div_ps.html">arch::x86::_mm512_maskz_div_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_div_round_pd.html">arch::x86::_mm512_maskz_div_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_div_round_ps.html">arch::x86::_mm512_maskz_div_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_dpbf16_ps.html">arch::x86::_mm512_maskz_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_dpbusd_epi32.html">arch::x86::_mm512_maskz_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_dpbusds_epi32.html">arch::x86::_mm512_maskz_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_dpwssd_epi32.html">arch::x86::_mm512_maskz_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_dpwssds_epi32.html">arch::x86::_mm512_maskz_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi16.html">arch::x86::_mm512_maskz_expand_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi32.html">arch::x86::_mm512_maskz_expand_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi64.html">arch::x86::_mm512_maskz_expand_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi8.html">arch::x86::_mm512_maskz_expand_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_pd.html">arch::x86::_mm512_maskz_expand_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_ps.html">arch::x86::_mm512_maskz_expand_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_expandloadu_epi16.html">arch::x86::_mm512_maskz_expandloadu_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_expandloadu_epi32.html">arch::x86::_mm512_maskz_expandloadu_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_expandloadu_epi64.html">arch::x86::_mm512_maskz_expandloadu_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_expandloadu_epi8.html">arch::x86::_mm512_maskz_expandloadu_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_expandloadu_pd.html">arch::x86::_mm512_maskz_expandloadu_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_expandloadu_ps.html">arch::x86::_mm512_maskz_expandloadu_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_extractf32x4_ps.html">arch::x86::_mm512_maskz_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_extractf64x4_pd.html">arch::x86::_mm512_maskz_extractf64x4_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_extracti32x4_epi32.html">arch::x86::_mm512_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_extracti64x4_epi64.html">arch::x86::_mm512_maskz_extracti64x4_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_pd.html">arch::x86::_mm512_maskz_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_ps.html">arch::x86::_mm512_maskz_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_round_pd.html">arch::x86::_mm512_maskz_fixupimm_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_round_ps.html">arch::x86::_mm512_maskz_fixupimm_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_pd.html">arch::x86::_mm512_maskz_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_ps.html">arch::x86::_mm512_maskz_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_round_pd.html">arch::x86::_mm512_maskz_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_round_ps.html">arch::x86::_mm512_maskz_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_pd.html">arch::x86::_mm512_maskz_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_ps.html">arch::x86::_mm512_maskz_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_round_pd.html">arch::x86::_mm512_maskz_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_round_ps.html">arch::x86::_mm512_maskz_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_pd.html">arch::x86::_mm512_maskz_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_ps.html">arch::x86::_mm512_maskz_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_round_pd.html">arch::x86::_mm512_maskz_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_round_ps.html">arch::x86::_mm512_maskz_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_pd.html">arch::x86::_mm512_maskz_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_ps.html">arch::x86::_mm512_maskz_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_round_pd.html">arch::x86::_mm512_maskz_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_round_ps.html">arch::x86::_mm512_maskz_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_pd.html">arch::x86::_mm512_maskz_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_ps.html">arch::x86::_mm512_maskz_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_round_pd.html">arch::x86::_mm512_maskz_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_round_ps.html">arch::x86::_mm512_maskz_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_pd.html">arch::x86::_mm512_maskz_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_ps.html">arch::x86::_mm512_maskz_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_round_pd.html">arch::x86::_mm512_maskz_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_round_ps.html">arch::x86::_mm512_maskz_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_pd.html">arch::x86::_mm512_maskz_getexp_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_ps.html">arch::x86::_mm512_maskz_getexp_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_round_pd.html">arch::x86::_mm512_maskz_getexp_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_round_ps.html">arch::x86::_mm512_maskz_getexp_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_pd.html">arch::x86::_mm512_maskz_getmant_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_ps.html">arch::x86::_mm512_maskz_getmant_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_round_pd.html">arch::x86::_mm512_maskz_getmant_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_round_ps.html">arch::x86::_mm512_maskz_getmant_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_gf2p8affine_epi64_epi8.html">arch::x86::_mm512_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm512_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_gf2p8mul_epi8.html">arch::x86::_mm512_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_insertf32x4.html">arch::x86::_mm512_maskz_insertf32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_insertf64x4.html">arch::x86::_mm512_maskz_insertf64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_inserti32x4.html">arch::x86::_mm512_maskz_inserti32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_inserti64x4.html">arch::x86::_mm512_maskz_inserti64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_load_epi32.html">arch::x86::_mm512_maskz_load_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_load_epi64.html">arch::x86::_mm512_maskz_load_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_load_pd.html">arch::x86::_mm512_maskz_load_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_load_ps.html">arch::x86::_mm512_maskz_load_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_loadu_epi16.html">arch::x86::_mm512_maskz_loadu_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_loadu_epi32.html">arch::x86::_mm512_maskz_loadu_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_loadu_epi64.html">arch::x86::_mm512_maskz_loadu_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_loadu_epi8.html">arch::x86::_mm512_maskz_loadu_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_loadu_pd.html">arch::x86::_mm512_maskz_loadu_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_loadu_ps.html">arch::x86::_mm512_maskz_loadu_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_lzcnt_epi32.html">arch::x86::_mm512_maskz_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_lzcnt_epi64.html">arch::x86::_mm512_maskz_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_madd_epi16.html">arch::x86::_mm512_maskz_madd_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_maddubs_epi16.html">arch::x86::_mm512_maskz_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi16.html">arch::x86::_mm512_maskz_max_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi32.html">arch::x86::_mm512_maskz_max_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi64.html">arch::x86::_mm512_maskz_max_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi8.html">arch::x86::_mm512_maskz_max_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu16.html">arch::x86::_mm512_maskz_max_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu32.html">arch::x86::_mm512_maskz_max_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu64.html">arch::x86::_mm512_maskz_max_epu64</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu8.html">arch::x86::_mm512_maskz_max_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_max_pd.html">arch::x86::_mm512_maskz_max_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_max_ps.html">arch::x86::_mm512_maskz_max_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_max_round_pd.html">arch::x86::_mm512_maskz_max_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_max_round_ps.html">arch::x86::_mm512_maskz_max_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi16.html">arch::x86::_mm512_maskz_min_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi32.html">arch::x86::_mm512_maskz_min_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi64.html">arch::x86::_mm512_maskz_min_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi8.html">arch::x86::_mm512_maskz_min_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu16.html">arch::x86::_mm512_maskz_min_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu32.html">arch::x86::_mm512_maskz_min_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu64.html">arch::x86::_mm512_maskz_min_epu64</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu8.html">arch::x86::_mm512_maskz_min_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_min_pd.html">arch::x86::_mm512_maskz_min_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_min_ps.html">arch::x86::_mm512_maskz_min_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_min_round_pd.html">arch::x86::_mm512_maskz_min_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_min_round_ps.html">arch::x86::_mm512_maskz_min_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi16.html">arch::x86::_mm512_maskz_mov_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi32.html">arch::x86::_mm512_maskz_mov_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi64.html">arch::x86::_mm512_maskz_mov_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi8.html">arch::x86::_mm512_maskz_mov_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_pd.html">arch::x86::_mm512_maskz_mov_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_ps.html">arch::x86::_mm512_maskz_mov_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_movedup_pd.html">arch::x86::_mm512_maskz_movedup_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_movehdup_ps.html">arch::x86::_mm512_maskz_movehdup_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_moveldup_ps.html">arch::x86::_mm512_maskz_moveldup_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_epi32.html">arch::x86::_mm512_maskz_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_epu32.html">arch::x86::_mm512_maskz_mul_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_pd.html">arch::x86::_mm512_maskz_mul_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_ps.html">arch::x86::_mm512_maskz_mul_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_round_pd.html">arch::x86::_mm512_maskz_mul_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_round_ps.html">arch::x86::_mm512_maskz_mul_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mulhi_epi16.html">arch::x86::_mm512_maskz_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mulhi_epu16.html">arch::x86::_mm512_maskz_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_mulhrs_epi16.html">arch::x86::_mm512_maskz_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mullo_epi16.html">arch::x86::_mm512_maskz_mullo_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mullo_epi32.html">arch::x86::_mm512_maskz_mullo_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_multishift_epi64_epi8.html">arch::x86::_mm512_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_or_epi32.html">arch::x86::_mm512_maskz_or_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_or_epi64.html">arch::x86::_mm512_maskz_or_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_packs_epi16.html">arch::x86::_mm512_maskz_packs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_packs_epi32.html">arch::x86::_mm512_maskz_packs_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_packus_epi16.html">arch::x86::_mm512_maskz_packus_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_packus_epi32.html">arch::x86::_mm512_maskz_packus_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_permute_pd.html">arch::x86::_mm512_maskz_permute_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permute_ps.html">arch::x86::_mm512_maskz_permute_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_permutevar_pd.html">arch::x86::_mm512_maskz_permutevar_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutevar_ps.html">arch::x86::_mm512_maskz_permutevar_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi16.html">arch::x86::_mm512_maskz_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi32.html">arch::x86::_mm512_maskz_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi64.html">arch::x86::_mm512_maskz_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi8.html">arch::x86::_mm512_maskz_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_pd.html">arch::x86::_mm512_maskz_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_ps.html">arch::x86::_mm512_maskz_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex_epi64.html">arch::x86::_mm512_maskz_permutex_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex_pd.html">arch::x86::_mm512_maskz_permutex_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi16.html">arch::x86::_mm512_maskz_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi32.html">arch::x86::_mm512_maskz_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi64.html">arch::x86::_mm512_maskz_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi8.html">arch::x86::_mm512_maskz_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_pd.html">arch::x86::_mm512_maskz_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_ps.html">arch::x86::_mm512_maskz_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi16.html">arch::x86::_mm512_maskz_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi32.html">arch::x86::_mm512_maskz_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi64.html">arch::x86::_mm512_maskz_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi8.html">arch::x86::_mm512_maskz_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_rcp14_pd.html">arch::x86::_mm512_maskz_rcp14_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_rcp14_ps.html">arch::x86::_mm512_maskz_rcp14_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_rol_epi32.html">arch::x86::_mm512_maskz_rol_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_rol_epi64.html">arch::x86::_mm512_maskz_rol_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_rolv_epi32.html">arch::x86::_mm512_maskz_rolv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_rolv_epi64.html">arch::x86::_mm512_maskz_rolv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_ror_epi32.html">arch::x86::_mm512_maskz_ror_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_ror_epi64.html">arch::x86::_mm512_maskz_ror_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_rorv_epi32.html">arch::x86::_mm512_maskz_rorv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_rorv_epi64.html">arch::x86::_mm512_maskz_rorv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_pd.html">arch::x86::_mm512_maskz_roundscale_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_ps.html">arch::x86::_mm512_maskz_roundscale_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_round_pd.html">arch::x86::_mm512_maskz_roundscale_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_round_ps.html">arch::x86::_mm512_maskz_roundscale_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_rsqrt14_pd.html">arch::x86::_mm512_maskz_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_rsqrt14_ps.html">arch::x86::_mm512_maskz_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_pd.html">arch::x86::_mm512_maskz_scalef_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_ps.html">arch::x86::_mm512_maskz_scalef_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_round_pd.html">arch::x86::_mm512_maskz_scalef_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_round_ps.html">arch::x86::_mm512_maskz_scalef_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi16.html">arch::x86::_mm512_maskz_set1_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi32.html">arch::x86::_mm512_maskz_set1_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi64.html">arch::x86::_mm512_maskz_set1_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi8.html">arch::x86::_mm512_maskz_set1_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_shldi_epi16.html">arch::x86::_mm512_maskz_shldi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shldi_epi32.html">arch::x86::_mm512_maskz_shldi_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shldi_epi64.html">arch::x86::_mm512_maskz_shldi_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shldv_epi16.html">arch::x86::_mm512_maskz_shldv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shldv_epi32.html">arch::x86::_mm512_maskz_shldv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shldv_epi64.html">arch::x86::_mm512_maskz_shldv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdi_epi16.html">arch::x86::_mm512_maskz_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdi_epi32.html">arch::x86::_mm512_maskz_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdi_epi64.html">arch::x86::_mm512_maskz_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdv_epi16.html">arch::x86::_mm512_maskz_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdv_epi32.html">arch::x86::_mm512_maskz_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdv_epi64.html">arch::x86::_mm512_maskz_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_epi32.html">arch::x86::_mm512_maskz_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_epi8.html">arch::x86::_mm512_maskz_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_f32x4.html">arch::x86::_mm512_maskz_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_f64x2.html">arch::x86::_mm512_maskz_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_i32x4.html">arch::x86::_mm512_maskz_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_i64x2.html">arch::x86::_mm512_maskz_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_pd.html">arch::x86::_mm512_maskz_shuffle_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_ps.html">arch::x86::_mm512_maskz_shuffle_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_shufflehi_epi16.html">arch::x86::_mm512_maskz_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shufflelo_epi16.html">arch::x86::_mm512_maskz_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sll_epi16.html">arch::x86::_mm512_maskz_sll_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sll_epi32.html">arch::x86::_mm512_maskz_sll_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sll_epi64.html">arch::x86::_mm512_maskz_sll_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_slli_epi16.html">arch::x86::_mm512_maskz_slli_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_slli_epi32.html">arch::x86::_mm512_maskz_slli_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_slli_epi64.html">arch::x86::_mm512_maskz_slli_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sllv_epi16.html">arch::x86::_mm512_maskz_sllv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sllv_epi32.html">arch::x86::_mm512_maskz_sllv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sllv_epi64.html">arch::x86::_mm512_maskz_sllv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_pd.html">arch::x86::_mm512_maskz_sqrt_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_ps.html">arch::x86::_mm512_maskz_sqrt_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_round_pd.html">arch::x86::_mm512_maskz_sqrt_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_round_ps.html">arch::x86::_mm512_maskz_sqrt_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_sra_epi16.html">arch::x86::_mm512_maskz_sra_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sra_epi32.html">arch::x86::_mm512_maskz_sra_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sra_epi64.html">arch::x86::_mm512_maskz_sra_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srai_epi16.html">arch::x86::_mm512_maskz_srai_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srai_epi32.html">arch::x86::_mm512_maskz_srai_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srai_epi64.html">arch::x86::_mm512_maskz_srai_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srav_epi16.html">arch::x86::_mm512_maskz_srav_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srav_epi32.html">arch::x86::_mm512_maskz_srav_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srav_epi64.html">arch::x86::_mm512_maskz_srav_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srl_epi16.html">arch::x86::_mm512_maskz_srl_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srl_epi32.html">arch::x86::_mm512_maskz_srl_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srl_epi64.html">arch::x86::_mm512_maskz_srl_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srli_epi16.html">arch::x86::_mm512_maskz_srli_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srli_epi32.html">arch::x86::_mm512_maskz_srli_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srli_epi64.html">arch::x86::_mm512_maskz_srli_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srlv_epi16.html">arch::x86::_mm512_maskz_srlv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srlv_epi32.html">arch::x86::_mm512_maskz_srlv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srlv_epi64.html">arch::x86::_mm512_maskz_srlv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi16.html">arch::x86::_mm512_maskz_sub_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi32.html">arch::x86::_mm512_maskz_sub_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi64.html">arch::x86::_mm512_maskz_sub_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi8.html">arch::x86::_mm512_maskz_sub_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_pd.html">arch::x86::_mm512_maskz_sub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_ps.html">arch::x86::_mm512_maskz_sub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_round_pd.html">arch::x86::_mm512_maskz_sub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_round_ps.html">arch::x86::_mm512_maskz_sub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epi16.html">arch::x86::_mm512_maskz_subs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epi8.html">arch::x86::_mm512_maskz_subs_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epu16.html">arch::x86::_mm512_maskz_subs_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epu8.html">arch::x86::_mm512_maskz_subs_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_ternarylogic_epi32.html">arch::x86::_mm512_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_ternarylogic_epi64.html">arch::x86::_mm512_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi16.html">arch::x86::_mm512_maskz_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi32.html">arch::x86::_mm512_maskz_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi64.html">arch::x86::_mm512_maskz_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi8.html">arch::x86::_mm512_maskz_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_pd.html">arch::x86::_mm512_maskz_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_ps.html">arch::x86::_mm512_maskz_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi16.html">arch::x86::_mm512_maskz_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi32.html">arch::x86::_mm512_maskz_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi64.html">arch::x86::_mm512_maskz_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi8.html">arch::x86::_mm512_maskz_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_pd.html">arch::x86::_mm512_maskz_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_ps.html">arch::x86::_mm512_maskz_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_xor_epi32.html">arch::x86::_mm512_maskz_xor_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_xor_epi64.html">arch::x86::_mm512_maskz_xor_epi64</a></li><li><a href="arch/x86/fn._mm512_max_epi16.html">arch::x86::_mm512_max_epi16</a></li><li><a href="arch/x86/fn._mm512_max_epi32.html">arch::x86::_mm512_max_epi32</a></li><li><a href="arch/x86/fn._mm512_max_epi64.html">arch::x86::_mm512_max_epi64</a></li><li><a href="arch/x86/fn._mm512_max_epi8.html">arch::x86::_mm512_max_epi8</a></li><li><a href="arch/x86/fn._mm512_max_epu16.html">arch::x86::_mm512_max_epu16</a></li><li><a href="arch/x86/fn._mm512_max_epu32.html">arch::x86::_mm512_max_epu32</a></li><li><a href="arch/x86/fn._mm512_max_epu64.html">arch::x86::_mm512_max_epu64</a></li><li><a href="arch/x86/fn._mm512_max_epu8.html">arch::x86::_mm512_max_epu8</a></li><li><a href="arch/x86/fn._mm512_max_pd.html">arch::x86::_mm512_max_pd</a></li><li><a href="arch/x86/fn._mm512_max_ps.html">arch::x86::_mm512_max_ps</a></li><li><a href="arch/x86/fn._mm512_max_round_pd.html">arch::x86::_mm512_max_round_pd</a></li><li><a href="arch/x86/fn._mm512_max_round_ps.html">arch::x86::_mm512_max_round_ps</a></li><li><a href="arch/x86/fn._mm512_min_epi16.html">arch::x86::_mm512_min_epi16</a></li><li><a href="arch/x86/fn._mm512_min_epi32.html">arch::x86::_mm512_min_epi32</a></li><li><a href="arch/x86/fn._mm512_min_epi64.html">arch::x86::_mm512_min_epi64</a></li><li><a href="arch/x86/fn._mm512_min_epi8.html">arch::x86::_mm512_min_epi8</a></li><li><a href="arch/x86/fn._mm512_min_epu16.html">arch::x86::_mm512_min_epu16</a></li><li><a href="arch/x86/fn._mm512_min_epu32.html">arch::x86::_mm512_min_epu32</a></li><li><a href="arch/x86/fn._mm512_min_epu64.html">arch::x86::_mm512_min_epu64</a></li><li><a href="arch/x86/fn._mm512_min_epu8.html">arch::x86::_mm512_min_epu8</a></li><li><a href="arch/x86/fn._mm512_min_pd.html">arch::x86::_mm512_min_pd</a></li><li><a href="arch/x86/fn._mm512_min_ps.html">arch::x86::_mm512_min_ps</a></li><li><a href="arch/x86/fn._mm512_min_round_pd.html">arch::x86::_mm512_min_round_pd</a></li><li><a href="arch/x86/fn._mm512_min_round_ps.html">arch::x86::_mm512_min_round_ps</a></li><li><a href="arch/x86/fn._mm512_movedup_pd.html">arch::x86::_mm512_movedup_pd</a></li><li><a href="arch/x86/fn._mm512_movehdup_ps.html">arch::x86::_mm512_movehdup_ps</a></li><li><a href="arch/x86/fn._mm512_moveldup_ps.html">arch::x86::_mm512_moveldup_ps</a></li><li><a href="arch/x86/fn._mm512_movepi16_mask.html">arch::x86::_mm512_movepi16_mask</a></li><li><a href="arch/x86/fn._mm512_movepi8_mask.html">arch::x86::_mm512_movepi8_mask</a></li><li><a href="arch/x86/fn._mm512_movm_epi16.html">arch::x86::_mm512_movm_epi16</a></li><li><a href="arch/x86/fn._mm512_movm_epi8.html">arch::x86::_mm512_movm_epi8</a></li><li><a href="arch/x86/fn._mm512_mul_epi32.html">arch::x86::_mm512_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_mul_epu32.html">arch::x86::_mm512_mul_epu32</a></li><li><a href="arch/x86/fn._mm512_mul_pd.html">arch::x86::_mm512_mul_pd</a></li><li><a href="arch/x86/fn._mm512_mul_ps.html">arch::x86::_mm512_mul_ps</a></li><li><a href="arch/x86/fn._mm512_mul_round_pd.html">arch::x86::_mm512_mul_round_pd</a></li><li><a href="arch/x86/fn._mm512_mul_round_ps.html">arch::x86::_mm512_mul_round_ps</a></li><li><a href="arch/x86/fn._mm512_mulhi_epi16.html">arch::x86::_mm512_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm512_mulhi_epu16.html">arch::x86::_mm512_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm512_mulhrs_epi16.html">arch::x86::_mm512_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm512_mullo_epi16.html">arch::x86::_mm512_mullo_epi16</a></li><li><a href="arch/x86/fn._mm512_mullo_epi32.html">arch::x86::_mm512_mullo_epi32</a></li><li><a href="arch/x86/fn._mm512_mullox_epi64.html">arch::x86::_mm512_mullox_epi64</a></li><li><a href="arch/x86/fn._mm512_multishift_epi64_epi8.html">arch::x86::_mm512_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_or_epi32.html">arch::x86::_mm512_or_epi32</a></li><li><a href="arch/x86/fn._mm512_or_epi64.html">arch::x86::_mm512_or_epi64</a></li><li><a href="arch/x86/fn._mm512_or_si512.html">arch::x86::_mm512_or_si512</a></li><li><a href="arch/x86/fn._mm512_packs_epi16.html">arch::x86::_mm512_packs_epi16</a></li><li><a href="arch/x86/fn._mm512_packs_epi32.html">arch::x86::_mm512_packs_epi32</a></li><li><a href="arch/x86/fn._mm512_packus_epi16.html">arch::x86::_mm512_packus_epi16</a></li><li><a href="arch/x86/fn._mm512_packus_epi32.html">arch::x86::_mm512_packus_epi32</a></li><li><a href="arch/x86/fn._mm512_permute_pd.html">arch::x86::_mm512_permute_pd</a></li><li><a href="arch/x86/fn._mm512_permute_ps.html">arch::x86::_mm512_permute_ps</a></li><li><a href="arch/x86/fn._mm512_permutevar_epi32.html">arch::x86::_mm512_permutevar_epi32</a></li><li><a href="arch/x86/fn._mm512_permutevar_pd.html">arch::x86::_mm512_permutevar_pd</a></li><li><a href="arch/x86/fn._mm512_permutevar_ps.html">arch::x86::_mm512_permutevar_ps</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi16.html">arch::x86::_mm512_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi32.html">arch::x86::_mm512_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi64.html">arch::x86::_mm512_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi8.html">arch::x86::_mm512_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_permutex2var_pd.html">arch::x86::_mm512_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_permutex2var_ps.html">arch::x86::_mm512_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_permutex_epi64.html">arch::x86::_mm512_permutex_epi64</a></li><li><a href="arch/x86/fn._mm512_permutex_pd.html">arch::x86::_mm512_permutex_pd</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi16.html">arch::x86::_mm512_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi32.html">arch::x86::_mm512_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi64.html">arch::x86::_mm512_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi8.html">arch::x86::_mm512_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm512_permutexvar_pd.html">arch::x86::_mm512_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm512_permutexvar_ps.html">arch::x86::_mm512_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi16.html">arch::x86::_mm512_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi32.html">arch::x86::_mm512_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi64.html">arch::x86::_mm512_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi8.html">arch::x86::_mm512_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm512_rcp14_pd.html">arch::x86::_mm512_rcp14_pd</a></li><li><a href="arch/x86/fn._mm512_rcp14_ps.html">arch::x86::_mm512_rcp14_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_add_epi32.html">arch::x86::_mm512_reduce_add_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_add_epi64.html">arch::x86::_mm512_reduce_add_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_add_pd.html">arch::x86::_mm512_reduce_add_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_add_ps.html">arch::x86::_mm512_reduce_add_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_and_epi32.html">arch::x86::_mm512_reduce_and_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_and_epi64.html">arch::x86::_mm512_reduce_and_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epi32.html">arch::x86::_mm512_reduce_max_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epi64.html">arch::x86::_mm512_reduce_max_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epu32.html">arch::x86::_mm512_reduce_max_epu32</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epu64.html">arch::x86::_mm512_reduce_max_epu64</a></li><li><a href="arch/x86/fn._mm512_reduce_max_pd.html">arch::x86::_mm512_reduce_max_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_max_ps.html">arch::x86::_mm512_reduce_max_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epi32.html">arch::x86::_mm512_reduce_min_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epi64.html">arch::x86::_mm512_reduce_min_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epu32.html">arch::x86::_mm512_reduce_min_epu32</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epu64.html">arch::x86::_mm512_reduce_min_epu64</a></li><li><a href="arch/x86/fn._mm512_reduce_min_pd.html">arch::x86::_mm512_reduce_min_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_min_ps.html">arch::x86::_mm512_reduce_min_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_epi32.html">arch::x86::_mm512_reduce_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_epi64.html">arch::x86::_mm512_reduce_mul_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_pd.html">arch::x86::_mm512_reduce_mul_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_ps.html">arch::x86::_mm512_reduce_mul_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_or_epi32.html">arch::x86::_mm512_reduce_or_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_or_epi64.html">arch::x86::_mm512_reduce_or_epi64</a></li><li><a href="arch/x86/fn._mm512_rol_epi32.html">arch::x86::_mm512_rol_epi32</a></li><li><a href="arch/x86/fn._mm512_rol_epi64.html">arch::x86::_mm512_rol_epi64</a></li><li><a href="arch/x86/fn._mm512_rolv_epi32.html">arch::x86::_mm512_rolv_epi32</a></li><li><a href="arch/x86/fn._mm512_rolv_epi64.html">arch::x86::_mm512_rolv_epi64</a></li><li><a href="arch/x86/fn._mm512_ror_epi32.html">arch::x86::_mm512_ror_epi32</a></li><li><a href="arch/x86/fn._mm512_ror_epi64.html">arch::x86::_mm512_ror_epi64</a></li><li><a href="arch/x86/fn._mm512_rorv_epi32.html">arch::x86::_mm512_rorv_epi32</a></li><li><a href="arch/x86/fn._mm512_rorv_epi64.html">arch::x86::_mm512_rorv_epi64</a></li><li><a href="arch/x86/fn._mm512_roundscale_pd.html">arch::x86::_mm512_roundscale_pd</a></li><li><a href="arch/x86/fn._mm512_roundscale_ps.html">arch::x86::_mm512_roundscale_ps</a></li><li><a href="arch/x86/fn._mm512_roundscale_round_pd.html">arch::x86::_mm512_roundscale_round_pd</a></li><li><a href="arch/x86/fn._mm512_roundscale_round_ps.html">arch::x86::_mm512_roundscale_round_ps</a></li><li><a href="arch/x86/fn._mm512_rsqrt14_pd.html">arch::x86::_mm512_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm512_rsqrt14_ps.html">arch::x86::_mm512_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm512_sad_epu8.html">arch::x86::_mm512_sad_epu8</a></li><li><a href="arch/x86/fn._mm512_scalef_pd.html">arch::x86::_mm512_scalef_pd</a></li><li><a href="arch/x86/fn._mm512_scalef_ps.html">arch::x86::_mm512_scalef_ps</a></li><li><a href="arch/x86/fn._mm512_scalef_round_pd.html">arch::x86::_mm512_scalef_round_pd</a></li><li><a href="arch/x86/fn._mm512_scalef_round_ps.html">arch::x86::_mm512_scalef_round_ps</a></li><li><a href="arch/x86/fn._mm512_set1_epi16.html">arch::x86::_mm512_set1_epi16</a></li><li><a href="arch/x86/fn._mm512_set1_epi32.html">arch::x86::_mm512_set1_epi32</a></li><li><a href="arch/x86/fn._mm512_set1_epi64.html">arch::x86::_mm512_set1_epi64</a></li><li><a href="arch/x86/fn._mm512_set1_epi8.html">arch::x86::_mm512_set1_epi8</a></li><li><a href="arch/x86/fn._mm512_set1_pd.html">arch::x86::_mm512_set1_pd</a></li><li><a href="arch/x86/fn._mm512_set1_ps.html">arch::x86::_mm512_set1_ps</a></li><li><a href="arch/x86/fn._mm512_set4_epi32.html">arch::x86::_mm512_set4_epi32</a></li><li><a href="arch/x86/fn._mm512_set4_epi64.html">arch::x86::_mm512_set4_epi64</a></li><li><a href="arch/x86/fn._mm512_set4_pd.html">arch::x86::_mm512_set4_pd</a></li><li><a href="arch/x86/fn._mm512_set4_ps.html">arch::x86::_mm512_set4_ps</a></li><li><a href="arch/x86/fn._mm512_set_epi16.html">arch::x86::_mm512_set_epi16</a></li><li><a href="arch/x86/fn._mm512_set_epi32.html">arch::x86::_mm512_set_epi32</a></li><li><a href="arch/x86/fn._mm512_set_epi64.html">arch::x86::_mm512_set_epi64</a></li><li><a href="arch/x86/fn._mm512_set_epi8.html">arch::x86::_mm512_set_epi8</a></li><li><a href="arch/x86/fn._mm512_set_pd.html">arch::x86::_mm512_set_pd</a></li><li><a href="arch/x86/fn._mm512_set_ps.html">arch::x86::_mm512_set_ps</a></li><li><a href="arch/x86/fn._mm512_setr4_epi32.html">arch::x86::_mm512_setr4_epi32</a></li><li><a href="arch/x86/fn._mm512_setr4_epi64.html">arch::x86::_mm512_setr4_epi64</a></li><li><a href="arch/x86/fn._mm512_setr4_pd.html">arch::x86::_mm512_setr4_pd</a></li><li><a href="arch/x86/fn._mm512_setr4_ps.html">arch::x86::_mm512_setr4_ps</a></li><li><a href="arch/x86/fn._mm512_setr_epi32.html">arch::x86::_mm512_setr_epi32</a></li><li><a href="arch/x86/fn._mm512_setr_epi64.html">arch::x86::_mm512_setr_epi64</a></li><li><a href="arch/x86/fn._mm512_setr_pd.html">arch::x86::_mm512_setr_pd</a></li><li><a href="arch/x86/fn._mm512_setr_ps.html">arch::x86::_mm512_setr_ps</a></li><li><a href="arch/x86/fn._mm512_setzero.html">arch::x86::_mm512_setzero</a></li><li><a href="arch/x86/fn._mm512_setzero_epi32.html">arch::x86::_mm512_setzero_epi32</a></li><li><a href="arch/x86/fn._mm512_setzero_pd.html">arch::x86::_mm512_setzero_pd</a></li><li><a href="arch/x86/fn._mm512_setzero_ps.html">arch::x86::_mm512_setzero_ps</a></li><li><a href="arch/x86/fn._mm512_setzero_si512.html">arch::x86::_mm512_setzero_si512</a></li><li><a href="arch/x86/fn._mm512_shldi_epi16.html">arch::x86::_mm512_shldi_epi16</a></li><li><a href="arch/x86/fn._mm512_shldi_epi32.html">arch::x86::_mm512_shldi_epi32</a></li><li><a href="arch/x86/fn._mm512_shldi_epi64.html">arch::x86::_mm512_shldi_epi64</a></li><li><a href="arch/x86/fn._mm512_shldv_epi16.html">arch::x86::_mm512_shldv_epi16</a></li><li><a href="arch/x86/fn._mm512_shldv_epi32.html">arch::x86::_mm512_shldv_epi32</a></li><li><a href="arch/x86/fn._mm512_shldv_epi64.html">arch::x86::_mm512_shldv_epi64</a></li><li><a href="arch/x86/fn._mm512_shrdi_epi16.html">arch::x86::_mm512_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm512_shrdi_epi32.html">arch::x86::_mm512_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm512_shrdi_epi64.html">arch::x86::_mm512_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm512_shrdv_epi16.html">arch::x86::_mm512_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm512_shrdv_epi32.html">arch::x86::_mm512_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm512_shrdv_epi64.html">arch::x86::_mm512_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm512_shuffle_epi32.html">arch::x86::_mm512_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm512_shuffle_epi8.html">arch::x86::_mm512_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm512_shuffle_f32x4.html">arch::x86::_mm512_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm512_shuffle_f64x2.html">arch::x86::_mm512_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm512_shuffle_i32x4.html">arch::x86::_mm512_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm512_shuffle_i64x2.html">arch::x86::_mm512_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm512_shuffle_pd.html">arch::x86::_mm512_shuffle_pd</a></li><li><a href="arch/x86/fn._mm512_shuffle_ps.html">arch::x86::_mm512_shuffle_ps</a></li><li><a href="arch/x86/fn._mm512_shufflehi_epi16.html">arch::x86::_mm512_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm512_shufflelo_epi16.html">arch::x86::_mm512_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm512_sll_epi16.html">arch::x86::_mm512_sll_epi16</a></li><li><a href="arch/x86/fn._mm512_sll_epi32.html">arch::x86::_mm512_sll_epi32</a></li><li><a href="arch/x86/fn._mm512_sll_epi64.html">arch::x86::_mm512_sll_epi64</a></li><li><a href="arch/x86/fn._mm512_slli_epi16.html">arch::x86::_mm512_slli_epi16</a></li><li><a href="arch/x86/fn._mm512_slli_epi32.html">arch::x86::_mm512_slli_epi32</a></li><li><a href="arch/x86/fn._mm512_slli_epi64.html">arch::x86::_mm512_slli_epi64</a></li><li><a href="arch/x86/fn._mm512_sllv_epi16.html">arch::x86::_mm512_sllv_epi16</a></li><li><a href="arch/x86/fn._mm512_sllv_epi32.html">arch::x86::_mm512_sllv_epi32</a></li><li><a href="arch/x86/fn._mm512_sllv_epi64.html">arch::x86::_mm512_sllv_epi64</a></li><li><a href="arch/x86/fn._mm512_sqrt_pd.html">arch::x86::_mm512_sqrt_pd</a></li><li><a href="arch/x86/fn._mm512_sqrt_ps.html">arch::x86::_mm512_sqrt_ps</a></li><li><a href="arch/x86/fn._mm512_sqrt_round_pd.html">arch::x86::_mm512_sqrt_round_pd</a></li><li><a href="arch/x86/fn._mm512_sqrt_round_ps.html">arch::x86::_mm512_sqrt_round_ps</a></li><li><a href="arch/x86/fn._mm512_sra_epi16.html">arch::x86::_mm512_sra_epi16</a></li><li><a href="arch/x86/fn._mm512_sra_epi32.html">arch::x86::_mm512_sra_epi32</a></li><li><a href="arch/x86/fn._mm512_sra_epi64.html">arch::x86::_mm512_sra_epi64</a></li><li><a href="arch/x86/fn._mm512_srai_epi16.html">arch::x86::_mm512_srai_epi16</a></li><li><a href="arch/x86/fn._mm512_srai_epi32.html">arch::x86::_mm512_srai_epi32</a></li><li><a href="arch/x86/fn._mm512_srai_epi64.html">arch::x86::_mm512_srai_epi64</a></li><li><a href="arch/x86/fn._mm512_srav_epi16.html">arch::x86::_mm512_srav_epi16</a></li><li><a href="arch/x86/fn._mm512_srav_epi32.html">arch::x86::_mm512_srav_epi32</a></li><li><a href="arch/x86/fn._mm512_srav_epi64.html">arch::x86::_mm512_srav_epi64</a></li><li><a href="arch/x86/fn._mm512_srl_epi16.html">arch::x86::_mm512_srl_epi16</a></li><li><a href="arch/x86/fn._mm512_srl_epi32.html">arch::x86::_mm512_srl_epi32</a></li><li><a href="arch/x86/fn._mm512_srl_epi64.html">arch::x86::_mm512_srl_epi64</a></li><li><a href="arch/x86/fn._mm512_srli_epi16.html">arch::x86::_mm512_srli_epi16</a></li><li><a href="arch/x86/fn._mm512_srli_epi32.html">arch::x86::_mm512_srli_epi32</a></li><li><a href="arch/x86/fn._mm512_srli_epi64.html">arch::x86::_mm512_srli_epi64</a></li><li><a href="arch/x86/fn._mm512_srlv_epi16.html">arch::x86::_mm512_srlv_epi16</a></li><li><a href="arch/x86/fn._mm512_srlv_epi32.html">arch::x86::_mm512_srlv_epi32</a></li><li><a href="arch/x86/fn._mm512_srlv_epi64.html">arch::x86::_mm512_srlv_epi64</a></li><li><a href="arch/x86/fn._mm512_store_epi32.html">arch::x86::_mm512_store_epi32</a></li><li><a href="arch/x86/fn._mm512_store_epi64.html">arch::x86::_mm512_store_epi64</a></li><li><a href="arch/x86/fn._mm512_store_pd.html">arch::x86::_mm512_store_pd</a></li><li><a href="arch/x86/fn._mm512_store_ps.html">arch::x86::_mm512_store_ps</a></li><li><a href="arch/x86/fn._mm512_store_si512.html">arch::x86::_mm512_store_si512</a></li><li><a href="arch/x86/fn._mm512_storeu_epi16.html">arch::x86::_mm512_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_storeu_epi32.html">arch::x86::_mm512_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_storeu_epi64.html">arch::x86::_mm512_storeu_epi64</a></li><li><a href="arch/x86/fn._mm512_storeu_epi8.html">arch::x86::_mm512_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_storeu_pd.html">arch::x86::_mm512_storeu_pd</a></li><li><a href="arch/x86/fn._mm512_storeu_ps.html">arch::x86::_mm512_storeu_ps</a></li><li><a href="arch/x86/fn._mm512_storeu_si512.html">arch::x86::_mm512_storeu_si512</a></li><li><a href="arch/x86/fn._mm512_stream_pd.html">arch::x86::_mm512_stream_pd</a></li><li><a href="arch/x86/fn._mm512_stream_ps.html">arch::x86::_mm512_stream_ps</a></li><li><a href="arch/x86/fn._mm512_stream_si512.html">arch::x86::_mm512_stream_si512</a></li><li><a href="arch/x86/fn._mm512_sub_epi16.html">arch::x86::_mm512_sub_epi16</a></li><li><a href="arch/x86/fn._mm512_sub_epi32.html">arch::x86::_mm512_sub_epi32</a></li><li><a href="arch/x86/fn._mm512_sub_epi64.html">arch::x86::_mm512_sub_epi64</a></li><li><a href="arch/x86/fn._mm512_sub_epi8.html">arch::x86::_mm512_sub_epi8</a></li><li><a href="arch/x86/fn._mm512_sub_pd.html">arch::x86::_mm512_sub_pd</a></li><li><a href="arch/x86/fn._mm512_sub_ps.html">arch::x86::_mm512_sub_ps</a></li><li><a href="arch/x86/fn._mm512_sub_round_pd.html">arch::x86::_mm512_sub_round_pd</a></li><li><a href="arch/x86/fn._mm512_sub_round_ps.html">arch::x86::_mm512_sub_round_ps</a></li><li><a href="arch/x86/fn._mm512_subs_epi16.html">arch::x86::_mm512_subs_epi16</a></li><li><a href="arch/x86/fn._mm512_subs_epi8.html">arch::x86::_mm512_subs_epi8</a></li><li><a href="arch/x86/fn._mm512_subs_epu16.html">arch::x86::_mm512_subs_epu16</a></li><li><a href="arch/x86/fn._mm512_subs_epu8.html">arch::x86::_mm512_subs_epu8</a></li><li><a href="arch/x86/fn._mm512_ternarylogic_epi32.html">arch::x86::_mm512_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm512_ternarylogic_epi64.html">arch::x86::_mm512_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm512_test_epi16_mask.html">arch::x86::_mm512_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_test_epi32_mask.html">arch::x86::_mm512_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_test_epi64_mask.html">arch::x86::_mm512_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_test_epi8_mask.html">arch::x86::_mm512_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi16_mask.html">arch::x86::_mm512_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi32_mask.html">arch::x86::_mm512_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi64_mask.html">arch::x86::_mm512_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi8_mask.html">arch::x86::_mm512_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_undefined.html">arch::x86::_mm512_undefined</a></li><li><a href="arch/x86/fn._mm512_undefined_epi32.html">arch::x86::_mm512_undefined_epi32</a></li><li><a href="arch/x86/fn._mm512_undefined_pd.html">arch::x86::_mm512_undefined_pd</a></li><li><a href="arch/x86/fn._mm512_undefined_ps.html">arch::x86::_mm512_undefined_ps</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi16.html">arch::x86::_mm512_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi32.html">arch::x86::_mm512_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi64.html">arch::x86::_mm512_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi8.html">arch::x86::_mm512_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm512_unpackhi_pd.html">arch::x86::_mm512_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm512_unpackhi_ps.html">arch::x86::_mm512_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi16.html">arch::x86::_mm512_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi32.html">arch::x86::_mm512_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi64.html">arch::x86::_mm512_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi8.html">arch::x86::_mm512_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm512_unpacklo_pd.html">arch::x86::_mm512_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm512_unpacklo_ps.html">arch::x86::_mm512_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm512_xor_epi32.html">arch::x86::_mm512_xor_epi32</a></li><li><a href="arch/x86/fn._mm512_xor_epi64.html">arch::x86::_mm512_xor_epi64</a></li><li><a href="arch/x86/fn._mm512_xor_si512.html">arch::x86::_mm512_xor_si512</a></li><li><a href="arch/x86/fn._mm512_zextpd128_pd512.html">arch::x86::_mm512_zextpd128_pd512</a></li><li><a href="arch/x86/fn._mm512_zextpd256_pd512.html">arch::x86::_mm512_zextpd256_pd512</a></li><li><a href="arch/x86/fn._mm512_zextps128_ps512.html">arch::x86::_mm512_zextps128_ps512</a></li><li><a href="arch/x86/fn._mm512_zextps256_ps512.html">arch::x86::_mm512_zextps256_ps512</a></li><li><a href="arch/x86/fn._mm512_zextsi128_si512.html">arch::x86::_mm512_zextsi128_si512</a></li><li><a href="arch/x86/fn._mm512_zextsi256_si512.html">arch::x86::_mm512_zextsi256_si512</a></li><li><a href="arch/x86/fn._mm_abs_epi16.html">arch::x86::_mm_abs_epi16</a></li><li><a href="arch/x86/fn._mm_abs_epi32.html">arch::x86::_mm_abs_epi32</a></li><li><a href="arch/x86/fn._mm_abs_epi8.html">arch::x86::_mm_abs_epi8</a></li><li><a href="arch/x86/fn._mm_add_epi16.html">arch::x86::_mm_add_epi16</a></li><li><a href="arch/x86/fn._mm_add_epi32.html">arch::x86::_mm_add_epi32</a></li><li><a href="arch/x86/fn._mm_add_epi64.html">arch::x86::_mm_add_epi64</a></li><li><a href="arch/x86/fn._mm_add_epi8.html">arch::x86::_mm_add_epi8</a></li><li><a href="arch/x86/fn._mm_add_pd.html">arch::x86::_mm_add_pd</a></li><li><a href="arch/x86/fn._mm_add_ps.html">arch::x86::_mm_add_ps</a></li><li><a href="arch/x86/fn._mm_add_round_sd.html">arch::x86::_mm_add_round_sd</a></li><li><a href="arch/x86/fn._mm_add_round_ss.html">arch::x86::_mm_add_round_ss</a></li><li><a href="arch/x86/fn._mm_add_sd.html">arch::x86::_mm_add_sd</a></li><li><a href="arch/x86/fn._mm_add_ss.html">arch::x86::_mm_add_ss</a></li><li><a href="arch/x86/fn._mm_adds_epi16.html">arch::x86::_mm_adds_epi16</a></li><li><a href="arch/x86/fn._mm_adds_epi8.html">arch::x86::_mm_adds_epi8</a></li><li><a href="arch/x86/fn._mm_adds_epu16.html">arch::x86::_mm_adds_epu16</a></li><li><a href="arch/x86/fn._mm_adds_epu8.html">arch::x86::_mm_adds_epu8</a></li><li><a href="arch/x86/fn._mm_addsub_pd.html">arch::x86::_mm_addsub_pd</a></li><li><a href="arch/x86/fn._mm_addsub_ps.html">arch::x86::_mm_addsub_ps</a></li><li><a href="arch/x86/fn._mm_aesdec_si128.html">arch::x86::_mm_aesdec_si128</a></li><li><a href="arch/x86/fn._mm_aesdeclast_si128.html">arch::x86::_mm_aesdeclast_si128</a></li><li><a href="arch/x86/fn._mm_aesenc_si128.html">arch::x86::_mm_aesenc_si128</a></li><li><a href="arch/x86/fn._mm_aesenclast_si128.html">arch::x86::_mm_aesenclast_si128</a></li><li><a href="arch/x86/fn._mm_aesimc_si128.html">arch::x86::_mm_aesimc_si128</a></li><li><a href="arch/x86/fn._mm_aeskeygenassist_si128.html">arch::x86::_mm_aeskeygenassist_si128</a></li><li><a href="arch/x86/fn._mm_alignr_epi32.html">arch::x86::_mm_alignr_epi32</a></li><li><a href="arch/x86/fn._mm_alignr_epi64.html">arch::x86::_mm_alignr_epi64</a></li><li><a href="arch/x86/fn._mm_alignr_epi8.html">arch::x86::_mm_alignr_epi8</a></li><li><a href="arch/x86/fn._mm_and_pd.html">arch::x86::_mm_and_pd</a></li><li><a href="arch/x86/fn._mm_and_ps.html">arch::x86::_mm_and_ps</a></li><li><a href="arch/x86/fn._mm_and_si128.html">arch::x86::_mm_and_si128</a></li><li><a href="arch/x86/fn._mm_andnot_pd.html">arch::x86::_mm_andnot_pd</a></li><li><a href="arch/x86/fn._mm_andnot_ps.html">arch::x86::_mm_andnot_ps</a></li><li><a href="arch/x86/fn._mm_andnot_si128.html">arch::x86::_mm_andnot_si128</a></li><li><a href="arch/x86/fn._mm_avg_epu16.html">arch::x86::_mm_avg_epu16</a></li><li><a href="arch/x86/fn._mm_avg_epu8.html">arch::x86::_mm_avg_epu8</a></li><li><a href="arch/x86/fn._mm_bitshuffle_epi64_mask.html">arch::x86::_mm_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm_blend_epi16.html">arch::x86::_mm_blend_epi16</a></li><li><a href="arch/x86/fn._mm_blend_epi32.html">arch::x86::_mm_blend_epi32</a></li><li><a href="arch/x86/fn._mm_blend_pd.html">arch::x86::_mm_blend_pd</a></li><li><a href="arch/x86/fn._mm_blend_ps.html">arch::x86::_mm_blend_ps</a></li><li><a href="arch/x86/fn._mm_blendv_epi8.html">arch::x86::_mm_blendv_epi8</a></li><li><a href="arch/x86/fn._mm_blendv_pd.html">arch::x86::_mm_blendv_pd</a></li><li><a href="arch/x86/fn._mm_blendv_ps.html">arch::x86::_mm_blendv_ps</a></li><li><a href="arch/x86/fn._mm_broadcast_ss.html">arch::x86::_mm_broadcast_ss</a></li><li><a href="arch/x86/fn._mm_broadcastb_epi8.html">arch::x86::_mm_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm_broadcastd_epi32.html">arch::x86::_mm_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm_broadcastmb_epi64.html">arch::x86::_mm_broadcastmb_epi64</a></li><li><a href="arch/x86/fn._mm_broadcastmw_epi32.html">arch::x86::_mm_broadcastmw_epi32</a></li><li><a href="arch/x86/fn._mm_broadcastq_epi64.html">arch::x86::_mm_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm_broadcastsd_pd.html">arch::x86::_mm_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm_broadcastss_ps.html">arch::x86::_mm_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm_broadcastw_epi16.html">arch::x86::_mm_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm_bslli_si128.html">arch::x86::_mm_bslli_si128</a></li><li><a href="arch/x86/fn._mm_bsrli_si128.html">arch::x86::_mm_bsrli_si128</a></li><li><a href="arch/x86/fn._mm_castpd_ps.html">arch::x86::_mm_castpd_ps</a></li><li><a href="arch/x86/fn._mm_castpd_si128.html">arch::x86::_mm_castpd_si128</a></li><li><a href="arch/x86/fn._mm_castps_pd.html">arch::x86::_mm_castps_pd</a></li><li><a href="arch/x86/fn._mm_castps_si128.html">arch::x86::_mm_castps_si128</a></li><li><a href="arch/x86/fn._mm_castsi128_pd.html">arch::x86::_mm_castsi128_pd</a></li><li><a href="arch/x86/fn._mm_castsi128_ps.html">arch::x86::_mm_castsi128_ps</a></li><li><a href="arch/x86/fn._mm_ceil_pd.html">arch::x86::_mm_ceil_pd</a></li><li><a href="arch/x86/fn._mm_ceil_ps.html">arch::x86::_mm_ceil_ps</a></li><li><a href="arch/x86/fn._mm_ceil_sd.html">arch::x86::_mm_ceil_sd</a></li><li><a href="arch/x86/fn._mm_ceil_ss.html">arch::x86::_mm_ceil_ss</a></li><li><a href="arch/x86/fn._mm_clflush.html">arch::x86::_mm_clflush</a></li><li><a href="arch/x86/fn._mm_clmulepi64_si128.html">arch::x86::_mm_clmulepi64_si128</a></li><li><a href="arch/x86/fn._mm_cmp_epi16_mask.html">arch::x86::_mm_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epi32_mask.html">arch::x86::_mm_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epi64_mask.html">arch::x86::_mm_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epi8_mask.html">arch::x86::_mm_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu16_mask.html">arch::x86::_mm_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu32_mask.html">arch::x86::_mm_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu64_mask.html">arch::x86::_mm_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu8_mask.html">arch::x86::_mm_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmp_pd.html">arch::x86::_mm_cmp_pd</a></li><li><a href="arch/x86/fn._mm_cmp_pd_mask.html">arch::x86::_mm_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm_cmp_ps.html">arch::x86::_mm_cmp_ps</a></li><li><a href="arch/x86/fn._mm_cmp_ps_mask.html">arch::x86::_mm_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm_cmp_round_sd_mask.html">arch::x86::_mm_cmp_round_sd_mask</a></li><li><a href="arch/x86/fn._mm_cmp_round_ss_mask.html">arch::x86::_mm_cmp_round_ss_mask</a></li><li><a href="arch/x86/fn._mm_cmp_sd.html">arch::x86::_mm_cmp_sd</a></li><li><a href="arch/x86/fn._mm_cmp_sd_mask.html">arch::x86::_mm_cmp_sd_mask</a></li><li><a href="arch/x86/fn._mm_cmp_ss.html">arch::x86::_mm_cmp_ss</a></li><li><a href="arch/x86/fn._mm_cmp_ss_mask.html">arch::x86::_mm_cmp_ss_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi16.html">arch::x86::_mm_cmpeq_epi16</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi16_mask.html">arch::x86::_mm_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi32.html">arch::x86::_mm_cmpeq_epi32</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi32_mask.html">arch::x86::_mm_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi64.html">arch::x86::_mm_cmpeq_epi64</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi64_mask.html">arch::x86::_mm_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi8.html">arch::x86::_mm_cmpeq_epi8</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi8_mask.html">arch::x86::_mm_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu16_mask.html">arch::x86::_mm_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu32_mask.html">arch::x86::_mm_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu64_mask.html">arch::x86::_mm_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu8_mask.html">arch::x86::_mm_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_pd.html">arch::x86::_mm_cmpeq_pd</a></li><li><a href="arch/x86/fn._mm_cmpeq_ps.html">arch::x86::_mm_cmpeq_ps</a></li><li><a href="arch/x86/fn._mm_cmpeq_sd.html">arch::x86::_mm_cmpeq_sd</a></li><li><a href="arch/x86/fn._mm_cmpeq_ss.html">arch::x86::_mm_cmpeq_ss</a></li><li><a href="arch/x86/fn._mm_cmpestra.html">arch::x86::_mm_cmpestra</a></li><li><a href="arch/x86/fn._mm_cmpestrc.html">arch::x86::_mm_cmpestrc</a></li><li><a href="arch/x86/fn._mm_cmpestri.html">arch::x86::_mm_cmpestri</a></li><li><a href="arch/x86/fn._mm_cmpestrm.html">arch::x86::_mm_cmpestrm</a></li><li><a href="arch/x86/fn._mm_cmpestro.html">arch::x86::_mm_cmpestro</a></li><li><a href="arch/x86/fn._mm_cmpestrs.html">arch::x86::_mm_cmpestrs</a></li><li><a href="arch/x86/fn._mm_cmpestrz.html">arch::x86::_mm_cmpestrz</a></li><li><a href="arch/x86/fn._mm_cmpge_epi16_mask.html">arch::x86::_mm_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epi32_mask.html">arch::x86::_mm_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epi64_mask.html">arch::x86::_mm_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epi8_mask.html">arch::x86::_mm_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu16_mask.html">arch::x86::_mm_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu32_mask.html">arch::x86::_mm_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu64_mask.html">arch::x86::_mm_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu8_mask.html">arch::x86::_mm_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_pd.html">arch::x86::_mm_cmpge_pd</a></li><li><a href="arch/x86/fn._mm_cmpge_ps.html">arch::x86::_mm_cmpge_ps</a></li><li><a href="arch/x86/fn._mm_cmpge_sd.html">arch::x86::_mm_cmpge_sd</a></li><li><a href="arch/x86/fn._mm_cmpge_ss.html">arch::x86::_mm_cmpge_ss</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi16.html">arch::x86::_mm_cmpgt_epi16</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi16_mask.html">arch::x86::_mm_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi32.html">arch::x86::_mm_cmpgt_epi32</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi32_mask.html">arch::x86::_mm_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi64.html">arch::x86::_mm_cmpgt_epi64</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi64_mask.html">arch::x86::_mm_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi8.html">arch::x86::_mm_cmpgt_epi8</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi8_mask.html">arch::x86::_mm_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu16_mask.html">arch::x86::_mm_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu32_mask.html">arch::x86::_mm_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu64_mask.html">arch::x86::_mm_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu8_mask.html">arch::x86::_mm_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_pd.html">arch::x86::_mm_cmpgt_pd</a></li><li><a href="arch/x86/fn._mm_cmpgt_ps.html">arch::x86::_mm_cmpgt_ps</a></li><li><a href="arch/x86/fn._mm_cmpgt_sd.html">arch::x86::_mm_cmpgt_sd</a></li><li><a href="arch/x86/fn._mm_cmpgt_ss.html">arch::x86::_mm_cmpgt_ss</a></li><li><a href="arch/x86/fn._mm_cmpistra.html">arch::x86::_mm_cmpistra</a></li><li><a href="arch/x86/fn._mm_cmpistrc.html">arch::x86::_mm_cmpistrc</a></li><li><a href="arch/x86/fn._mm_cmpistri.html">arch::x86::_mm_cmpistri</a></li><li><a href="arch/x86/fn._mm_cmpistrm.html">arch::x86::_mm_cmpistrm</a></li><li><a href="arch/x86/fn._mm_cmpistro.html">arch::x86::_mm_cmpistro</a></li><li><a href="arch/x86/fn._mm_cmpistrs.html">arch::x86::_mm_cmpistrs</a></li><li><a href="arch/x86/fn._mm_cmpistrz.html">arch::x86::_mm_cmpistrz</a></li><li><a href="arch/x86/fn._mm_cmple_epi16_mask.html">arch::x86::_mm_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epi32_mask.html">arch::x86::_mm_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epi64_mask.html">arch::x86::_mm_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epi8_mask.html">arch::x86::_mm_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu16_mask.html">arch::x86::_mm_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu32_mask.html">arch::x86::_mm_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu64_mask.html">arch::x86::_mm_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu8_mask.html">arch::x86::_mm_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmple_pd.html">arch::x86::_mm_cmple_pd</a></li><li><a href="arch/x86/fn._mm_cmple_ps.html">arch::x86::_mm_cmple_ps</a></li><li><a href="arch/x86/fn._mm_cmple_sd.html">arch::x86::_mm_cmple_sd</a></li><li><a href="arch/x86/fn._mm_cmple_ss.html">arch::x86::_mm_cmple_ss</a></li><li><a href="arch/x86/fn._mm_cmplt_epi16.html">arch::x86::_mm_cmplt_epi16</a></li><li><a href="arch/x86/fn._mm_cmplt_epi16_mask.html">arch::x86::_mm_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epi32.html">arch::x86::_mm_cmplt_epi32</a></li><li><a href="arch/x86/fn._mm_cmplt_epi32_mask.html">arch::x86::_mm_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epi64_mask.html">arch::x86::_mm_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epi8.html">arch::x86::_mm_cmplt_epi8</a></li><li><a href="arch/x86/fn._mm_cmplt_epi8_mask.html">arch::x86::_mm_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu16_mask.html">arch::x86::_mm_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu32_mask.html">arch::x86::_mm_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu64_mask.html">arch::x86::_mm_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu8_mask.html">arch::x86::_mm_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_pd.html">arch::x86::_mm_cmplt_pd</a></li><li><a href="arch/x86/fn._mm_cmplt_ps.html">arch::x86::_mm_cmplt_ps</a></li><li><a href="arch/x86/fn._mm_cmplt_sd.html">arch::x86::_mm_cmplt_sd</a></li><li><a href="arch/x86/fn._mm_cmplt_ss.html">arch::x86::_mm_cmplt_ss</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi16_mask.html">arch::x86::_mm_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi32_mask.html">arch::x86::_mm_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi64_mask.html">arch::x86::_mm_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi8_mask.html">arch::x86::_mm_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu16_mask.html">arch::x86::_mm_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu32_mask.html">arch::x86::_mm_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu64_mask.html">arch::x86::_mm_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu8_mask.html">arch::x86::_mm_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_pd.html">arch::x86::_mm_cmpneq_pd</a></li><li><a href="arch/x86/fn._mm_cmpneq_ps.html">arch::x86::_mm_cmpneq_ps</a></li><li><a href="arch/x86/fn._mm_cmpneq_sd.html">arch::x86::_mm_cmpneq_sd</a></li><li><a href="arch/x86/fn._mm_cmpneq_ss.html">arch::x86::_mm_cmpneq_ss</a></li><li><a href="arch/x86/fn._mm_cmpnge_pd.html">arch::x86::_mm_cmpnge_pd</a></li><li><a href="arch/x86/fn._mm_cmpnge_ps.html">arch::x86::_mm_cmpnge_ps</a></li><li><a href="arch/x86/fn._mm_cmpnge_sd.html">arch::x86::_mm_cmpnge_sd</a></li><li><a href="arch/x86/fn._mm_cmpnge_ss.html">arch::x86::_mm_cmpnge_ss</a></li><li><a href="arch/x86/fn._mm_cmpngt_pd.html">arch::x86::_mm_cmpngt_pd</a></li><li><a href="arch/x86/fn._mm_cmpngt_ps.html">arch::x86::_mm_cmpngt_ps</a></li><li><a href="arch/x86/fn._mm_cmpngt_sd.html">arch::x86::_mm_cmpngt_sd</a></li><li><a href="arch/x86/fn._mm_cmpngt_ss.html">arch::x86::_mm_cmpngt_ss</a></li><li><a href="arch/x86/fn._mm_cmpnle_pd.html">arch::x86::_mm_cmpnle_pd</a></li><li><a href="arch/x86/fn._mm_cmpnle_ps.html">arch::x86::_mm_cmpnle_ps</a></li><li><a href="arch/x86/fn._mm_cmpnle_sd.html">arch::x86::_mm_cmpnle_sd</a></li><li><a href="arch/x86/fn._mm_cmpnle_ss.html">arch::x86::_mm_cmpnle_ss</a></li><li><a href="arch/x86/fn._mm_cmpnlt_pd.html">arch::x86::_mm_cmpnlt_pd</a></li><li><a href="arch/x86/fn._mm_cmpnlt_ps.html">arch::x86::_mm_cmpnlt_ps</a></li><li><a href="arch/x86/fn._mm_cmpnlt_sd.html">arch::x86::_mm_cmpnlt_sd</a></li><li><a href="arch/x86/fn._mm_cmpnlt_ss.html">arch::x86::_mm_cmpnlt_ss</a></li><li><a href="arch/x86/fn._mm_cmpord_pd.html">arch::x86::_mm_cmpord_pd</a></li><li><a href="arch/x86/fn._mm_cmpord_ps.html">arch::x86::_mm_cmpord_ps</a></li><li><a href="arch/x86/fn._mm_cmpord_sd.html">arch::x86::_mm_cmpord_sd</a></li><li><a href="arch/x86/fn._mm_cmpord_ss.html">arch::x86::_mm_cmpord_ss</a></li><li><a href="arch/x86/fn._mm_cmpunord_pd.html">arch::x86::_mm_cmpunord_pd</a></li><li><a href="arch/x86/fn._mm_cmpunord_ps.html">arch::x86::_mm_cmpunord_ps</a></li><li><a href="arch/x86/fn._mm_cmpunord_sd.html">arch::x86::_mm_cmpunord_sd</a></li><li><a href="arch/x86/fn._mm_cmpunord_ss.html">arch::x86::_mm_cmpunord_ss</a></li><li><a href="arch/x86/fn._mm_comi_round_sd.html">arch::x86::_mm_comi_round_sd</a></li><li><a href="arch/x86/fn._mm_comi_round_ss.html">arch::x86::_mm_comi_round_ss</a></li><li><a href="arch/x86/fn._mm_comieq_sd.html">arch::x86::_mm_comieq_sd</a></li><li><a href="arch/x86/fn._mm_comieq_ss.html">arch::x86::_mm_comieq_ss</a></li><li><a href="arch/x86/fn._mm_comige_sd.html">arch::x86::_mm_comige_sd</a></li><li><a href="arch/x86/fn._mm_comige_ss.html">arch::x86::_mm_comige_ss</a></li><li><a href="arch/x86/fn._mm_comigt_sd.html">arch::x86::_mm_comigt_sd</a></li><li><a href="arch/x86/fn._mm_comigt_ss.html">arch::x86::_mm_comigt_ss</a></li><li><a href="arch/x86/fn._mm_comile_sd.html">arch::x86::_mm_comile_sd</a></li><li><a href="arch/x86/fn._mm_comile_ss.html">arch::x86::_mm_comile_ss</a></li><li><a href="arch/x86/fn._mm_comilt_sd.html">arch::x86::_mm_comilt_sd</a></li><li><a href="arch/x86/fn._mm_comilt_ss.html">arch::x86::_mm_comilt_ss</a></li><li><a href="arch/x86/fn._mm_comineq_sd.html">arch::x86::_mm_comineq_sd</a></li><li><a href="arch/x86/fn._mm_comineq_ss.html">arch::x86::_mm_comineq_ss</a></li><li><a href="arch/x86/fn._mm_conflict_epi32.html">arch::x86::_mm_conflict_epi32</a></li><li><a href="arch/x86/fn._mm_conflict_epi64.html">arch::x86::_mm_conflict_epi64</a></li><li><a href="arch/x86/fn._mm_crc32_u16.html">arch::x86::_mm_crc32_u16</a></li><li><a href="arch/x86/fn._mm_crc32_u32.html">arch::x86::_mm_crc32_u32</a></li><li><a href="arch/x86/fn._mm_crc32_u8.html">arch::x86::_mm_crc32_u8</a></li><li><a href="arch/x86/fn._mm_cvt_roundi32_ss.html">arch::x86::_mm_cvt_roundi32_ss</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_i32.html">arch::x86::_mm_cvt_roundsd_i32</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_si32.html">arch::x86::_mm_cvt_roundsd_si32</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_ss.html">arch::x86::_mm_cvt_roundsd_ss</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_u32.html">arch::x86::_mm_cvt_roundsd_u32</a></li><li><a href="arch/x86/fn._mm_cvt_roundsi32_ss.html">arch::x86::_mm_cvt_roundsi32_ss</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_i32.html">arch::x86::_mm_cvt_roundss_i32</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_sd.html">arch::x86::_mm_cvt_roundss_sd</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_si32.html">arch::x86::_mm_cvt_roundss_si32</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_u32.html">arch::x86::_mm_cvt_roundss_u32</a></li><li><a href="arch/x86/fn._mm_cvt_roundu32_ss.html">arch::x86::_mm_cvt_roundu32_ss</a></li><li><a href="arch/x86/fn._mm_cvt_si2ss.html">arch::x86::_mm_cvt_si2ss</a></li><li><a href="arch/x86/fn._mm_cvt_ss2si.html">arch::x86::_mm_cvt_ss2si</a></li><li><a href="arch/x86/fn._mm_cvtepi16_epi32.html">arch::x86::_mm_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepi16_epi64.html">arch::x86::_mm_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepi16_epi8.html">arch::x86::_mm_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm_cvtepi32_epi16.html">arch::x86::_mm_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepi32_epi64.html">arch::x86::_mm_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepi32_epi8.html">arch::x86::_mm_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm_cvtepi32_pd.html">arch::x86::_mm_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm_cvtepi32_ps.html">arch::x86::_mm_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm_cvtepi64_epi16.html">arch::x86::_mm_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepi64_epi32.html">arch::x86::_mm_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepi64_epi8.html">arch::x86::_mm_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm_cvtepi8_epi16.html">arch::x86::_mm_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepi8_epi32.html">arch::x86::_mm_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepi8_epi64.html">arch::x86::_mm_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepu16_epi32.html">arch::x86::_mm_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepu16_epi64.html">arch::x86::_mm_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepu32_epi64.html">arch::x86::_mm_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepu32_pd.html">arch::x86::_mm_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm_cvtepu8_epi16.html">arch::x86::_mm_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepu8_epi32.html">arch::x86::_mm_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepu8_epi64.html">arch::x86::_mm_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm_cvti32_sd.html">arch::x86::_mm_cvti32_sd</a></li><li><a href="arch/x86/fn._mm_cvti32_ss.html">arch::x86::_mm_cvti32_ss</a></li><li><a href="arch/x86/fn._mm_cvtne2ps_pbh.html">arch::x86::_mm_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm_cvtpd_epi32.html">arch::x86::_mm_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm_cvtpd_epu32.html">arch::x86::_mm_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm_cvtpd_ps.html">arch::x86::_mm_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm_cvtph_ps.html">arch::x86::_mm_cvtph_ps</a></li><li><a href="arch/x86/fn._mm_cvtps_epi32.html">arch::x86::_mm_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm_cvtps_epu32.html">arch::x86::_mm_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm_cvtps_pd.html">arch::x86::_mm_cvtps_pd</a></li><li><a href="arch/x86/fn._mm_cvtps_ph.html">arch::x86::_mm_cvtps_ph</a></li><li><a href="arch/x86/fn._mm_cvtsd_f64.html">arch::x86::_mm_cvtsd_f64</a></li><li><a href="arch/x86/fn._mm_cvtsd_i32.html">arch::x86::_mm_cvtsd_i32</a></li><li><a href="arch/x86/fn._mm_cvtsd_si32.html">arch::x86::_mm_cvtsd_si32</a></li><li><a href="arch/x86/fn._mm_cvtsd_ss.html">arch::x86::_mm_cvtsd_ss</a></li><li><a href="arch/x86/fn._mm_cvtsd_u32.html">arch::x86::_mm_cvtsd_u32</a></li><li><a href="arch/x86/fn._mm_cvtsepi16_epi8.html">arch::x86::_mm_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm_cvtsepi32_epi16.html">arch::x86::_mm_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm_cvtsepi32_epi8.html">arch::x86::_mm_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm_cvtsepi64_epi16.html">arch::x86::_mm_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm_cvtsepi64_epi32.html">arch::x86::_mm_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm_cvtsepi64_epi8.html">arch::x86::_mm_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm_cvtsi128_si32.html">arch::x86::_mm_cvtsi128_si32</a></li><li><a href="arch/x86/fn._mm_cvtsi32_sd.html">arch::x86::_mm_cvtsi32_sd</a></li><li><a href="arch/x86/fn._mm_cvtsi32_si128.html">arch::x86::_mm_cvtsi32_si128</a></li><li><a href="arch/x86/fn._mm_cvtsi32_ss.html">arch::x86::_mm_cvtsi32_ss</a></li><li><a href="arch/x86/fn._mm_cvtss_f32.html">arch::x86::_mm_cvtss_f32</a></li><li><a href="arch/x86/fn._mm_cvtss_i32.html">arch::x86::_mm_cvtss_i32</a></li><li><a href="arch/x86/fn._mm_cvtss_sd.html">arch::x86::_mm_cvtss_sd</a></li><li><a href="arch/x86/fn._mm_cvtss_si32.html">arch::x86::_mm_cvtss_si32</a></li><li><a href="arch/x86/fn._mm_cvtss_u32.html">arch::x86::_mm_cvtss_u32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundsd_i32.html">arch::x86::_mm_cvtt_roundsd_i32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundsd_si32.html">arch::x86::_mm_cvtt_roundsd_si32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundsd_u32.html">arch::x86::_mm_cvtt_roundsd_u32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundss_i32.html">arch::x86::_mm_cvtt_roundss_i32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundss_si32.html">arch::x86::_mm_cvtt_roundss_si32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundss_u32.html">arch::x86::_mm_cvtt_roundss_u32</a></li><li><a href="arch/x86/fn._mm_cvtt_ss2si.html">arch::x86::_mm_cvtt_ss2si</a></li><li><a href="arch/x86/fn._mm_cvttpd_epi32.html">arch::x86::_mm_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm_cvttpd_epu32.html">arch::x86::_mm_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm_cvttps_epi32.html">arch::x86::_mm_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm_cvttps_epu32.html">arch::x86::_mm_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm_cvttsd_i32.html">arch::x86::_mm_cvttsd_i32</a></li><li><a href="arch/x86/fn._mm_cvttsd_si32.html">arch::x86::_mm_cvttsd_si32</a></li><li><a href="arch/x86/fn._mm_cvttsd_u32.html">arch::x86::_mm_cvttsd_u32</a></li><li><a href="arch/x86/fn._mm_cvttss_i32.html">arch::x86::_mm_cvttss_i32</a></li><li><a href="arch/x86/fn._mm_cvttss_si32.html">arch::x86::_mm_cvttss_si32</a></li><li><a href="arch/x86/fn._mm_cvttss_u32.html">arch::x86::_mm_cvttss_u32</a></li><li><a href="arch/x86/fn._mm_cvtu32_sd.html">arch::x86::_mm_cvtu32_sd</a></li><li><a href="arch/x86/fn._mm_cvtu32_ss.html">arch::x86::_mm_cvtu32_ss</a></li><li><a href="arch/x86/fn._mm_cvtusepi16_epi8.html">arch::x86::_mm_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm_cvtusepi32_epi16.html">arch::x86::_mm_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm_cvtusepi32_epi8.html">arch::x86::_mm_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm_cvtusepi64_epi16.html">arch::x86::_mm_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm_cvtusepi64_epi32.html">arch::x86::_mm_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm_cvtusepi64_epi8.html">arch::x86::_mm_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm_dbsad_epu8.html">arch::x86::_mm_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm_div_pd.html">arch::x86::_mm_div_pd</a></li><li><a href="arch/x86/fn._mm_div_ps.html">arch::x86::_mm_div_ps</a></li><li><a href="arch/x86/fn._mm_div_round_sd.html">arch::x86::_mm_div_round_sd</a></li><li><a href="arch/x86/fn._mm_div_round_ss.html">arch::x86::_mm_div_round_ss</a></li><li><a href="arch/x86/fn._mm_div_sd.html">arch::x86::_mm_div_sd</a></li><li><a href="arch/x86/fn._mm_div_ss.html">arch::x86::_mm_div_ss</a></li><li><a href="arch/x86/fn._mm_dp_pd.html">arch::x86::_mm_dp_pd</a></li><li><a href="arch/x86/fn._mm_dp_ps.html">arch::x86::_mm_dp_ps</a></li><li><a href="arch/x86/fn._mm_dpbf16_ps.html">arch::x86::_mm_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm_dpbusd_epi32.html">arch::x86::_mm_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm_dpbusds_epi32.html">arch::x86::_mm_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm_dpwssd_epi32.html">arch::x86::_mm_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm_dpwssds_epi32.html">arch::x86::_mm_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm_extract_epi16.html">arch::x86::_mm_extract_epi16</a></li><li><a href="arch/x86/fn._mm_extract_epi32.html">arch::x86::_mm_extract_epi32</a></li><li><a href="arch/x86/fn._mm_extract_epi8.html">arch::x86::_mm_extract_epi8</a></li><li><a href="arch/x86/fn._mm_extract_ps.html">arch::x86::_mm_extract_ps</a></li><li><a href="arch/x86/fn._mm_extract_si64.html">arch::x86::_mm_extract_si64</a></li><li><a href="arch/x86/fn._mm_fixupimm_pd.html">arch::x86::_mm_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm_fixupimm_ps.html">arch::x86::_mm_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm_fixupimm_round_sd.html">arch::x86::_mm_fixupimm_round_sd</a></li><li><a href="arch/x86/fn._mm_fixupimm_round_ss.html">arch::x86::_mm_fixupimm_round_ss</a></li><li><a href="arch/x86/fn._mm_fixupimm_sd.html">arch::x86::_mm_fixupimm_sd</a></li><li><a href="arch/x86/fn._mm_fixupimm_ss.html">arch::x86::_mm_fixupimm_ss</a></li><li><a href="arch/x86/fn._mm_floor_pd.html">arch::x86::_mm_floor_pd</a></li><li><a href="arch/x86/fn._mm_floor_ps.html">arch::x86::_mm_floor_ps</a></li><li><a href="arch/x86/fn._mm_floor_sd.html">arch::x86::_mm_floor_sd</a></li><li><a href="arch/x86/fn._mm_floor_ss.html">arch::x86::_mm_floor_ss</a></li><li><a href="arch/x86/fn._mm_fmadd_pd.html">arch::x86::_mm_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_fmadd_ps.html">arch::x86::_mm_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_fmadd_round_sd.html">arch::x86::_mm_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_fmadd_round_ss.html">arch::x86::_mm_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_fmadd_sd.html">arch::x86::_mm_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_fmadd_ss.html">arch::x86::_mm_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_fmaddsub_pd.html">arch::x86::_mm_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_fmaddsub_ps.html">arch::x86::_mm_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_fmsub_pd.html">arch::x86::_mm_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_fmsub_ps.html">arch::x86::_mm_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_fmsub_round_sd.html">arch::x86::_mm_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_fmsub_round_ss.html">arch::x86::_mm_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_fmsub_sd.html">arch::x86::_mm_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_fmsub_ss.html">arch::x86::_mm_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_fmsubadd_pd.html">arch::x86::_mm_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_fmsubadd_ps.html">arch::x86::_mm_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_fnmadd_pd.html">arch::x86::_mm_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_fnmadd_ps.html">arch::x86::_mm_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_fnmadd_round_sd.html">arch::x86::_mm_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_fnmadd_round_ss.html">arch::x86::_mm_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_fnmadd_sd.html">arch::x86::_mm_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_fnmadd_ss.html">arch::x86::_mm_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_fnmsub_pd.html">arch::x86::_mm_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_fnmsub_ps.html">arch::x86::_mm_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_fnmsub_round_sd.html">arch::x86::_mm_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_fnmsub_round_ss.html">arch::x86::_mm_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_fnmsub_sd.html">arch::x86::_mm_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_fnmsub_ss.html">arch::x86::_mm_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_getcsr.html">arch::x86::_mm_getcsr</a></li><li><a href="arch/x86/fn._mm_getexp_pd.html">arch::x86::_mm_getexp_pd</a></li><li><a href="arch/x86/fn._mm_getexp_ps.html">arch::x86::_mm_getexp_ps</a></li><li><a href="arch/x86/fn._mm_getexp_round_sd.html">arch::x86::_mm_getexp_round_sd</a></li><li><a href="arch/x86/fn._mm_getexp_round_ss.html">arch::x86::_mm_getexp_round_ss</a></li><li><a href="arch/x86/fn._mm_getexp_sd.html">arch::x86::_mm_getexp_sd</a></li><li><a href="arch/x86/fn._mm_getexp_ss.html">arch::x86::_mm_getexp_ss</a></li><li><a href="arch/x86/fn._mm_getmant_pd.html">arch::x86::_mm_getmant_pd</a></li><li><a href="arch/x86/fn._mm_getmant_ps.html">arch::x86::_mm_getmant_ps</a></li><li><a href="arch/x86/fn._mm_getmant_round_sd.html">arch::x86::_mm_getmant_round_sd</a></li><li><a href="arch/x86/fn._mm_getmant_round_ss.html">arch::x86::_mm_getmant_round_ss</a></li><li><a href="arch/x86/fn._mm_getmant_sd.html">arch::x86::_mm_getmant_sd</a></li><li><a href="arch/x86/fn._mm_getmant_ss.html">arch::x86::_mm_getmant_ss</a></li><li><a href="arch/x86/fn._mm_gf2p8affine_epi64_epi8.html">arch::x86::_mm_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_gf2p8mul_epi8.html">arch::x86::_mm_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm_hadd_epi16.html">arch::x86::_mm_hadd_epi16</a></li><li><a href="arch/x86/fn._mm_hadd_epi32.html">arch::x86::_mm_hadd_epi32</a></li><li><a href="arch/x86/fn._mm_hadd_pd.html">arch::x86::_mm_hadd_pd</a></li><li><a href="arch/x86/fn._mm_hadd_ps.html">arch::x86::_mm_hadd_ps</a></li><li><a href="arch/x86/fn._mm_hadds_epi16.html">arch::x86::_mm_hadds_epi16</a></li><li><a href="arch/x86/fn._mm_hsub_epi16.html">arch::x86::_mm_hsub_epi16</a></li><li><a href="arch/x86/fn._mm_hsub_epi32.html">arch::x86::_mm_hsub_epi32</a></li><li><a href="arch/x86/fn._mm_hsub_pd.html">arch::x86::_mm_hsub_pd</a></li><li><a href="arch/x86/fn._mm_hsub_ps.html">arch::x86::_mm_hsub_ps</a></li><li><a href="arch/x86/fn._mm_hsubs_epi16.html">arch::x86::_mm_hsubs_epi16</a></li><li><a href="arch/x86/fn._mm_i32gather_epi32.html">arch::x86::_mm_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm_i32gather_epi64.html">arch::x86::_mm_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm_i32gather_pd.html">arch::x86::_mm_i32gather_pd</a></li><li><a href="arch/x86/fn._mm_i32gather_ps.html">arch::x86::_mm_i32gather_ps</a></li><li><a href="arch/x86/fn._mm_i64gather_epi32.html">arch::x86::_mm_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm_i64gather_epi64.html">arch::x86::_mm_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm_i64gather_pd.html">arch::x86::_mm_i64gather_pd</a></li><li><a href="arch/x86/fn._mm_i64gather_ps.html">arch::x86::_mm_i64gather_ps</a></li><li><a href="arch/x86/fn._mm_insert_epi16.html">arch::x86::_mm_insert_epi16</a></li><li><a href="arch/x86/fn._mm_insert_epi32.html">arch::x86::_mm_insert_epi32</a></li><li><a href="arch/x86/fn._mm_insert_epi8.html">arch::x86::_mm_insert_epi8</a></li><li><a href="arch/x86/fn._mm_insert_ps.html">arch::x86::_mm_insert_ps</a></li><li><a href="arch/x86/fn._mm_insert_si64.html">arch::x86::_mm_insert_si64</a></li><li><a href="arch/x86/fn._mm_lddqu_si128.html">arch::x86::_mm_lddqu_si128</a></li><li><a href="arch/x86/fn._mm_lfence.html">arch::x86::_mm_lfence</a></li><li><a href="arch/x86/fn._mm_load1_pd.html">arch::x86::_mm_load1_pd</a></li><li><a href="arch/x86/fn._mm_load1_ps.html">arch::x86::_mm_load1_ps</a></li><li><a href="arch/x86/fn._mm_load_epi32.html">arch::x86::_mm_load_epi32</a></li><li><a href="arch/x86/fn._mm_load_epi64.html">arch::x86::_mm_load_epi64</a></li><li><a href="arch/x86/fn._mm_load_pd.html">arch::x86::_mm_load_pd</a></li><li><a href="arch/x86/fn._mm_load_pd1.html">arch::x86::_mm_load_pd1</a></li><li><a href="arch/x86/fn._mm_load_ps.html">arch::x86::_mm_load_ps</a></li><li><a href="arch/x86/fn._mm_load_ps1.html">arch::x86::_mm_load_ps1</a></li><li><a href="arch/x86/fn._mm_load_sd.html">arch::x86::_mm_load_sd</a></li><li><a href="arch/x86/fn._mm_load_si128.html">arch::x86::_mm_load_si128</a></li><li><a href="arch/x86/fn._mm_load_ss.html">arch::x86::_mm_load_ss</a></li><li><a href="arch/x86/fn._mm_loaddup_pd.html">arch::x86::_mm_loaddup_pd</a></li><li><a href="arch/x86/fn._mm_loadh_pd.html">arch::x86::_mm_loadh_pd</a></li><li><a href="arch/x86/fn._mm_loadl_epi64.html">arch::x86::_mm_loadl_epi64</a></li><li><a href="arch/x86/fn._mm_loadl_pd.html">arch::x86::_mm_loadl_pd</a></li><li><a href="arch/x86/fn._mm_loadr_pd.html">arch::x86::_mm_loadr_pd</a></li><li><a href="arch/x86/fn._mm_loadr_ps.html">arch::x86::_mm_loadr_ps</a></li><li><a href="arch/x86/fn._mm_loadu_epi16.html">arch::x86::_mm_loadu_epi16</a></li><li><a href="arch/x86/fn._mm_loadu_epi32.html">arch::x86::_mm_loadu_epi32</a></li><li><a href="arch/x86/fn._mm_loadu_epi64.html">arch::x86::_mm_loadu_epi64</a></li><li><a href="arch/x86/fn._mm_loadu_epi8.html">arch::x86::_mm_loadu_epi8</a></li><li><a href="arch/x86/fn._mm_loadu_pd.html">arch::x86::_mm_loadu_pd</a></li><li><a href="arch/x86/fn._mm_loadu_ps.html">arch::x86::_mm_loadu_ps</a></li><li><a href="arch/x86/fn._mm_loadu_si128.html">arch::x86::_mm_loadu_si128</a></li><li><a href="arch/x86/fn._mm_loadu_si64.html">arch::x86::_mm_loadu_si64</a></li><li><a href="arch/x86/fn._mm_lzcnt_epi32.html">arch::x86::_mm_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm_lzcnt_epi64.html">arch::x86::_mm_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm_madd52hi_epu64.html">arch::x86::_mm_madd52hi_epu64</a></li><li><a href="arch/x86/fn._mm_madd52lo_epu64.html">arch::x86::_mm_madd52lo_epu64</a></li><li><a href="arch/x86/fn._mm_madd_epi16.html">arch::x86::_mm_madd_epi16</a></li><li><a href="arch/x86/fn._mm_maddubs_epi16.html">arch::x86::_mm_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi16.html">arch::x86::_mm_mask2_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi32.html">arch::x86::_mm_mask2_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi64.html">arch::x86::_mm_mask2_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi8.html">arch::x86::_mm_mask2_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_pd.html">arch::x86::_mm_mask2_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_ps.html">arch::x86::_mm_mask2_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_pd.html">arch::x86::_mm_mask3_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_ps.html">arch::x86::_mm_mask3_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_round_sd.html">arch::x86::_mm_mask3_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_round_ss.html">arch::x86::_mm_mask3_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_sd.html">arch::x86::_mm_mask3_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_ss.html">arch::x86::_mm_mask3_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmaddsub_pd.html">arch::x86::_mm_mask3_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmaddsub_ps.html">arch::x86::_mm_mask3_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_pd.html">arch::x86::_mm_mask3_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_ps.html">arch::x86::_mm_mask3_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_round_sd.html">arch::x86::_mm_mask3_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_round_ss.html">arch::x86::_mm_mask3_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_sd.html">arch::x86::_mm_mask3_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_ss.html">arch::x86::_mm_mask3_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmsubadd_pd.html">arch::x86::_mm_mask3_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsubadd_ps.html">arch::x86::_mm_mask3_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_pd.html">arch::x86::_mm_mask3_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_ps.html">arch::x86::_mm_mask3_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_round_sd.html">arch::x86::_mm_mask3_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_round_ss.html">arch::x86::_mm_mask3_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_sd.html">arch::x86::_mm_mask3_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_ss.html">arch::x86::_mm_mask3_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_pd.html">arch::x86::_mm_mask3_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_ps.html">arch::x86::_mm_mask3_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_round_sd.html">arch::x86::_mm_mask3_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_round_ss.html">arch::x86::_mm_mask3_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_sd.html">arch::x86::_mm_mask3_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_ss.html">arch::x86::_mm_mask3_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask_abs_epi16.html">arch::x86::_mm_mask_abs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_abs_epi32.html">arch::x86::_mm_mask_abs_epi32</a></li><li><a href="arch/x86/fn._mm_mask_abs_epi8.html">arch::x86::_mm_mask_abs_epi8</a></li><li><a href="arch/x86/fn._mm_mask_add_epi16.html">arch::x86::_mm_mask_add_epi16</a></li><li><a href="arch/x86/fn._mm_mask_add_epi32.html">arch::x86::_mm_mask_add_epi32</a></li><li><a href="arch/x86/fn._mm_mask_add_epi64.html">arch::x86::_mm_mask_add_epi64</a></li><li><a href="arch/x86/fn._mm_mask_add_epi8.html">arch::x86::_mm_mask_add_epi8</a></li><li><a href="arch/x86/fn._mm_mask_add_pd.html">arch::x86::_mm_mask_add_pd</a></li><li><a href="arch/x86/fn._mm_mask_add_ps.html">arch::x86::_mm_mask_add_ps</a></li><li><a href="arch/x86/fn._mm_mask_add_round_sd.html">arch::x86::_mm_mask_add_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_add_round_ss.html">arch::x86::_mm_mask_add_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_add_sd.html">arch::x86::_mm_mask_add_sd</a></li><li><a href="arch/x86/fn._mm_mask_add_ss.html">arch::x86::_mm_mask_add_ss</a></li><li><a href="arch/x86/fn._mm_mask_adds_epi16.html">arch::x86::_mm_mask_adds_epi16</a></li><li><a href="arch/x86/fn._mm_mask_adds_epi8.html">arch::x86::_mm_mask_adds_epi8</a></li><li><a href="arch/x86/fn._mm_mask_adds_epu16.html">arch::x86::_mm_mask_adds_epu16</a></li><li><a href="arch/x86/fn._mm_mask_adds_epu8.html">arch::x86::_mm_mask_adds_epu8</a></li><li><a href="arch/x86/fn._mm_mask_alignr_epi32.html">arch::x86::_mm_mask_alignr_epi32</a></li><li><a href="arch/x86/fn._mm_mask_alignr_epi64.html">arch::x86::_mm_mask_alignr_epi64</a></li><li><a href="arch/x86/fn._mm_mask_alignr_epi8.html">arch::x86::_mm_mask_alignr_epi8</a></li><li><a href="arch/x86/fn._mm_mask_and_epi32.html">arch::x86::_mm_mask_and_epi32</a></li><li><a href="arch/x86/fn._mm_mask_and_epi64.html">arch::x86::_mm_mask_and_epi64</a></li><li><a href="arch/x86/fn._mm_mask_andnot_epi32.html">arch::x86::_mm_mask_andnot_epi32</a></li><li><a href="arch/x86/fn._mm_mask_andnot_epi64.html">arch::x86::_mm_mask_andnot_epi64</a></li><li><a href="arch/x86/fn._mm_mask_avg_epu16.html">arch::x86::_mm_mask_avg_epu16</a></li><li><a href="arch/x86/fn._mm_mask_avg_epu8.html">arch::x86::_mm_mask_avg_epu8</a></li><li><a href="arch/x86/fn._mm_mask_bitshuffle_epi64_mask.html">arch::x86::_mm_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi16.html">arch::x86::_mm_mask_blend_epi16</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi32.html">arch::x86::_mm_mask_blend_epi32</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi64.html">arch::x86::_mm_mask_blend_epi64</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi8.html">arch::x86::_mm_mask_blend_epi8</a></li><li><a href="arch/x86/fn._mm_mask_blend_pd.html">arch::x86::_mm_mask_blend_pd</a></li><li><a href="arch/x86/fn._mm_mask_blend_ps.html">arch::x86::_mm_mask_blend_ps</a></li><li><a href="arch/x86/fn._mm_mask_broadcastb_epi8.html">arch::x86::_mm_mask_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm_mask_broadcastd_epi32.html">arch::x86::_mm_mask_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_broadcastq_epi64.html">arch::x86::_mm_mask_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm_mask_broadcastss_ps.html">arch::x86::_mm_mask_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm_mask_broadcastw_epi16.html">arch::x86::_mm_mask_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi16_mask.html">arch::x86::_mm_mask_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi32_mask.html">arch::x86::_mm_mask_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi64_mask.html">arch::x86::_mm_mask_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi8_mask.html">arch::x86::_mm_mask_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu16_mask.html">arch::x86::_mm_mask_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu32_mask.html">arch::x86::_mm_mask_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu64_mask.html">arch::x86::_mm_mask_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu8_mask.html">arch::x86::_mm_mask_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_pd_mask.html">arch::x86::_mm_mask_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_ps_mask.html">arch::x86::_mm_mask_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_round_sd_mask.html">arch::x86::_mm_mask_cmp_round_sd_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_round_ss_mask.html">arch::x86::_mm_mask_cmp_round_ss_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_sd_mask.html">arch::x86::_mm_mask_cmp_sd_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_ss_mask.html">arch::x86::_mm_mask_cmp_ss_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi16_mask.html">arch::x86::_mm_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi32_mask.html">arch::x86::_mm_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi64_mask.html">arch::x86::_mm_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi8_mask.html">arch::x86::_mm_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu16_mask.html">arch::x86::_mm_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu32_mask.html">arch::x86::_mm_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu64_mask.html">arch::x86::_mm_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu8_mask.html">arch::x86::_mm_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi16_mask.html">arch::x86::_mm_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi32_mask.html">arch::x86::_mm_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi64_mask.html">arch::x86::_mm_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi8_mask.html">arch::x86::_mm_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu16_mask.html">arch::x86::_mm_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu32_mask.html">arch::x86::_mm_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu64_mask.html">arch::x86::_mm_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu8_mask.html">arch::x86::_mm_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi16_mask.html">arch::x86::_mm_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi32_mask.html">arch::x86::_mm_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi64_mask.html">arch::x86::_mm_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi8_mask.html">arch::x86::_mm_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu16_mask.html">arch::x86::_mm_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu32_mask.html">arch::x86::_mm_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu64_mask.html">arch::x86::_mm_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu8_mask.html">arch::x86::_mm_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi16_mask.html">arch::x86::_mm_mask_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi32_mask.html">arch::x86::_mm_mask_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi64_mask.html">arch::x86::_mm_mask_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi8_mask.html">arch::x86::_mm_mask_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu16_mask.html">arch::x86::_mm_mask_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu32_mask.html">arch::x86::_mm_mask_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu64_mask.html">arch::x86::_mm_mask_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu8_mask.html">arch::x86::_mm_mask_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi16_mask.html">arch::x86::_mm_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi32_mask.html">arch::x86::_mm_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi64_mask.html">arch::x86::_mm_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi8_mask.html">arch::x86::_mm_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu16_mask.html">arch::x86::_mm_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu32_mask.html">arch::x86::_mm_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu64_mask.html">arch::x86::_mm_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu8_mask.html">arch::x86::_mm_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi16_mask.html">arch::x86::_mm_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi32_mask.html">arch::x86::_mm_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi64_mask.html">arch::x86::_mm_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi8_mask.html">arch::x86::_mm_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu16_mask.html">arch::x86::_mm_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu32_mask.html">arch::x86::_mm_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu64_mask.html">arch::x86::_mm_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu8_mask.html">arch::x86::_mm_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi16.html">arch::x86::_mm_mask_compress_epi16</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi32.html">arch::x86::_mm_mask_compress_epi32</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi64.html">arch::x86::_mm_mask_compress_epi64</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi8.html">arch::x86::_mm_mask_compress_epi8</a></li><li><a href="arch/x86/fn._mm_mask_compress_pd.html">arch::x86::_mm_mask_compress_pd</a></li><li><a href="arch/x86/fn._mm_mask_compress_ps.html">arch::x86::_mm_mask_compress_ps</a></li><li><a href="arch/x86/fn._mm_mask_compressstoreu_epi16.html">arch::x86::_mm_mask_compressstoreu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_compressstoreu_epi32.html">arch::x86::_mm_mask_compressstoreu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_compressstoreu_epi64.html">arch::x86::_mm_mask_compressstoreu_epi64</a></li><li><a href="arch/x86/fn._mm_mask_compressstoreu_epi8.html">arch::x86::_mm_mask_compressstoreu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_compressstoreu_pd.html">arch::x86::_mm_mask_compressstoreu_pd</a></li><li><a href="arch/x86/fn._mm_mask_compressstoreu_ps.html">arch::x86::_mm_mask_compressstoreu_ps</a></li><li><a href="arch/x86/fn._mm_mask_conflict_epi32.html">arch::x86::_mm_mask_conflict_epi32</a></li><li><a href="arch/x86/fn._mm_mask_conflict_epi64.html">arch::x86::_mm_mask_conflict_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvt_roundps_ph.html">arch::x86::_mm_mask_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm_mask_cvt_roundsd_ss.html">arch::x86::_mm_mask_cvt_roundsd_ss</a></li><li><a href="arch/x86/fn._mm_mask_cvt_roundss_sd.html">arch::x86::_mm_mask_cvt_roundss_sd</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_epi32.html">arch::x86::_mm_mask_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_epi64.html">arch::x86::_mm_mask_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_epi8.html">arch::x86::_mm_mask_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_storeu_epi8.html">arch::x86::_mm_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_epi16.html">arch::x86::_mm_mask_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_epi64.html">arch::x86::_mm_mask_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_epi8.html">arch::x86::_mm_mask_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_pd.html">arch::x86::_mm_mask_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_ps.html">arch::x86::_mm_mask_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_storeu_epi16.html">arch::x86::_mm_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_storeu_epi8.html">arch::x86::_mm_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_epi16.html">arch::x86::_mm_mask_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_epi32.html">arch::x86::_mm_mask_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_epi8.html">arch::x86::_mm_mask_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_storeu_epi16.html">arch::x86::_mm_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_storeu_epi32.html">arch::x86::_mm_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_storeu_epi8.html">arch::x86::_mm_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi8_epi16.html">arch::x86::_mm_mask_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi8_epi32.html">arch::x86::_mm_mask_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi8_epi64.html">arch::x86::_mm_mask_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu16_epi32.html">arch::x86::_mm_mask_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu16_epi64.html">arch::x86::_mm_mask_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu32_epi64.html">arch::x86::_mm_mask_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu32_pd.html">arch::x86::_mm_mask_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu8_epi16.html">arch::x86::_mm_mask_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu8_epi32.html">arch::x86::_mm_mask_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu8_epi64.html">arch::x86::_mm_mask_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtne2ps_pbh.html">arch::x86::_mm_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm_mask_cvtpd_epi32.html">arch::x86::_mm_mask_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtpd_epu32.html">arch::x86::_mm_mask_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvtpd_ps.html">arch::x86::_mm_mask_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm_mask_cvtph_ps.html">arch::x86::_mm_mask_cvtph_ps</a></li><li><a href="arch/x86/fn._mm_mask_cvtps_epi32.html">arch::x86::_mm_mask_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtps_epu32.html">arch::x86::_mm_mask_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvtps_ph.html">arch::x86::_mm_mask_cvtps_ph</a></li><li><a href="arch/x86/fn._mm_mask_cvtsd_ss.html">arch::x86::_mm_mask_cvtsd_ss</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi16_epi8.html">arch::x86::_mm_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi16_storeu_epi8.html">arch::x86::_mm_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_epi16.html">arch::x86::_mm_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_epi8.html">arch::x86::_mm_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_storeu_epi16.html">arch::x86::_mm_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_storeu_epi8.html">arch::x86::_mm_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_epi16.html">arch::x86::_mm_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_epi32.html">arch::x86::_mm_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_epi8.html">arch::x86::_mm_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_storeu_epi16.html">arch::x86::_mm_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_storeu_epi32.html">arch::x86::_mm_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_storeu_epi8.html">arch::x86::_mm_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtss_sd.html">arch::x86::_mm_mask_cvtss_sd</a></li><li><a href="arch/x86/fn._mm_mask_cvttpd_epi32.html">arch::x86::_mm_mask_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvttpd_epu32.html">arch::x86::_mm_mask_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvttps_epi32.html">arch::x86::_mm_mask_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvttps_epu32.html">arch::x86::_mm_mask_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi16_epi8.html">arch::x86::_mm_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi16_storeu_epi8.html">arch::x86::_mm_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_epi16.html">arch::x86::_mm_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_epi8.html">arch::x86::_mm_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_storeu_epi16.html">arch::x86::_mm_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_storeu_epi8.html">arch::x86::_mm_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_epi16.html">arch::x86::_mm_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_epi32.html">arch::x86::_mm_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_epi8.html">arch::x86::_mm_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_storeu_epi16.html">arch::x86::_mm_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_storeu_epi32.html">arch::x86::_mm_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_storeu_epi8.html">arch::x86::_mm_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_dbsad_epu8.html">arch::x86::_mm_mask_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm_mask_div_pd.html">arch::x86::_mm_mask_div_pd</a></li><li><a href="arch/x86/fn._mm_mask_div_ps.html">arch::x86::_mm_mask_div_ps</a></li><li><a href="arch/x86/fn._mm_mask_div_round_sd.html">arch::x86::_mm_mask_div_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_div_round_ss.html">arch::x86::_mm_mask_div_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_div_sd.html">arch::x86::_mm_mask_div_sd</a></li><li><a href="arch/x86/fn._mm_mask_div_ss.html">arch::x86::_mm_mask_div_ss</a></li><li><a href="arch/x86/fn._mm_mask_dpbf16_ps.html">arch::x86::_mm_mask_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm_mask_dpbusd_epi32.html">arch::x86::_mm_mask_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_dpbusds_epi32.html">arch::x86::_mm_mask_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm_mask_dpwssd_epi32.html">arch::x86::_mm_mask_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_dpwssds_epi32.html">arch::x86::_mm_mask_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi16.html">arch::x86::_mm_mask_expand_epi16</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi32.html">arch::x86::_mm_mask_expand_epi32</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi64.html">arch::x86::_mm_mask_expand_epi64</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi8.html">arch::x86::_mm_mask_expand_epi8</a></li><li><a href="arch/x86/fn._mm_mask_expand_pd.html">arch::x86::_mm_mask_expand_pd</a></li><li><a href="arch/x86/fn._mm_mask_expand_ps.html">arch::x86::_mm_mask_expand_ps</a></li><li><a href="arch/x86/fn._mm_mask_expandloadu_epi16.html">arch::x86::_mm_mask_expandloadu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_expandloadu_epi32.html">arch::x86::_mm_mask_expandloadu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_expandloadu_epi64.html">arch::x86::_mm_mask_expandloadu_epi64</a></li><li><a href="arch/x86/fn._mm_mask_expandloadu_epi8.html">arch::x86::_mm_mask_expandloadu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_expandloadu_pd.html">arch::x86::_mm_mask_expandloadu_pd</a></li><li><a href="arch/x86/fn._mm_mask_expandloadu_ps.html">arch::x86::_mm_mask_expandloadu_ps</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_pd.html">arch::x86::_mm_mask_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_ps.html">arch::x86::_mm_mask_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_round_sd.html">arch::x86::_mm_mask_fixupimm_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_round_ss.html">arch::x86::_mm_mask_fixupimm_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_sd.html">arch::x86::_mm_mask_fixupimm_sd</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_ss.html">arch::x86::_mm_mask_fixupimm_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_pd.html">arch::x86::_mm_mask_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_ps.html">arch::x86::_mm_mask_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_round_sd.html">arch::x86::_mm_mask_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_round_ss.html">arch::x86::_mm_mask_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_sd.html">arch::x86::_mm_mask_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_ss.html">arch::x86::_mm_mask_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmaddsub_pd.html">arch::x86::_mm_mask_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmaddsub_ps.html">arch::x86::_mm_mask_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_pd.html">arch::x86::_mm_mask_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_ps.html">arch::x86::_mm_mask_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_round_sd.html">arch::x86::_mm_mask_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_round_ss.html">arch::x86::_mm_mask_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_sd.html">arch::x86::_mm_mask_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_ss.html">arch::x86::_mm_mask_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmsubadd_pd.html">arch::x86::_mm_mask_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmsubadd_ps.html">arch::x86::_mm_mask_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_pd.html">arch::x86::_mm_mask_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_ps.html">arch::x86::_mm_mask_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_round_sd.html">arch::x86::_mm_mask_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_round_ss.html">arch::x86::_mm_mask_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_sd.html">arch::x86::_mm_mask_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_ss.html">arch::x86::_mm_mask_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_pd.html">arch::x86::_mm_mask_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_ps.html">arch::x86::_mm_mask_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_round_sd.html">arch::x86::_mm_mask_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_round_ss.html">arch::x86::_mm_mask_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_sd.html">arch::x86::_mm_mask_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_ss.html">arch::x86::_mm_mask_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask_getexp_pd.html">arch::x86::_mm_mask_getexp_pd</a></li><li><a href="arch/x86/fn._mm_mask_getexp_ps.html">arch::x86::_mm_mask_getexp_ps</a></li><li><a href="arch/x86/fn._mm_mask_getexp_round_sd.html">arch::x86::_mm_mask_getexp_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_getexp_round_ss.html">arch::x86::_mm_mask_getexp_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_getexp_sd.html">arch::x86::_mm_mask_getexp_sd</a></li><li><a href="arch/x86/fn._mm_mask_getexp_ss.html">arch::x86::_mm_mask_getexp_ss</a></li><li><a href="arch/x86/fn._mm_mask_getmant_pd.html">arch::x86::_mm_mask_getmant_pd</a></li><li><a href="arch/x86/fn._mm_mask_getmant_ps.html">arch::x86::_mm_mask_getmant_ps</a></li><li><a href="arch/x86/fn._mm_mask_getmant_round_sd.html">arch::x86::_mm_mask_getmant_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_getmant_round_ss.html">arch::x86::_mm_mask_getmant_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_getmant_sd.html">arch::x86::_mm_mask_getmant_sd</a></li><li><a href="arch/x86/fn._mm_mask_getmant_ss.html">arch::x86::_mm_mask_getmant_ss</a></li><li><a href="arch/x86/fn._mm_mask_gf2p8affine_epi64_epi8.html">arch::x86::_mm_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_gf2p8mul_epi8.html">arch::x86::_mm_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_epi32.html">arch::x86::_mm_mask_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_epi64.html">arch::x86::_mm_mask_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_pd.html">arch::x86::_mm_mask_i32gather_pd</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_ps.html">arch::x86::_mm_mask_i32gather_ps</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_epi32.html">arch::x86::_mm_mask_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_epi64.html">arch::x86::_mm_mask_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_pd.html">arch::x86::_mm_mask_i64gather_pd</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_ps.html">arch::x86::_mm_mask_i64gather_ps</a></li><li><a href="arch/x86/fn._mm_mask_load_epi32.html">arch::x86::_mm_mask_load_epi32</a></li><li><a href="arch/x86/fn._mm_mask_load_epi64.html">arch::x86::_mm_mask_load_epi64</a></li><li><a href="arch/x86/fn._mm_mask_load_pd.html">arch::x86::_mm_mask_load_pd</a></li><li><a href="arch/x86/fn._mm_mask_load_ps.html">arch::x86::_mm_mask_load_ps</a></li><li><a href="arch/x86/fn._mm_mask_loadu_epi16.html">arch::x86::_mm_mask_loadu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_loadu_epi32.html">arch::x86::_mm_mask_loadu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_loadu_epi64.html">arch::x86::_mm_mask_loadu_epi64</a></li><li><a href="arch/x86/fn._mm_mask_loadu_epi8.html">arch::x86::_mm_mask_loadu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_loadu_pd.html">arch::x86::_mm_mask_loadu_pd</a></li><li><a href="arch/x86/fn._mm_mask_loadu_ps.html">arch::x86::_mm_mask_loadu_ps</a></li><li><a href="arch/x86/fn._mm_mask_lzcnt_epi32.html">arch::x86::_mm_mask_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm_mask_lzcnt_epi64.html">arch::x86::_mm_mask_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm_mask_madd_epi16.html">arch::x86::_mm_mask_madd_epi16</a></li><li><a href="arch/x86/fn._mm_mask_maddubs_epi16.html">arch::x86::_mm_mask_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_max_epi16.html">arch::x86::_mm_mask_max_epi16</a></li><li><a href="arch/x86/fn._mm_mask_max_epi32.html">arch::x86::_mm_mask_max_epi32</a></li><li><a href="arch/x86/fn._mm_mask_max_epi64.html">arch::x86::_mm_mask_max_epi64</a></li><li><a href="arch/x86/fn._mm_mask_max_epi8.html">arch::x86::_mm_mask_max_epi8</a></li><li><a href="arch/x86/fn._mm_mask_max_epu16.html">arch::x86::_mm_mask_max_epu16</a></li><li><a href="arch/x86/fn._mm_mask_max_epu32.html">arch::x86::_mm_mask_max_epu32</a></li><li><a href="arch/x86/fn._mm_mask_max_epu64.html">arch::x86::_mm_mask_max_epu64</a></li><li><a href="arch/x86/fn._mm_mask_max_epu8.html">arch::x86::_mm_mask_max_epu8</a></li><li><a href="arch/x86/fn._mm_mask_max_pd.html">arch::x86::_mm_mask_max_pd</a></li><li><a href="arch/x86/fn._mm_mask_max_ps.html">arch::x86::_mm_mask_max_ps</a></li><li><a href="arch/x86/fn._mm_mask_max_round_sd.html">arch::x86::_mm_mask_max_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_max_round_ss.html">arch::x86::_mm_mask_max_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_max_sd.html">arch::x86::_mm_mask_max_sd</a></li><li><a href="arch/x86/fn._mm_mask_max_ss.html">arch::x86::_mm_mask_max_ss</a></li><li><a href="arch/x86/fn._mm_mask_min_epi16.html">arch::x86::_mm_mask_min_epi16</a></li><li><a href="arch/x86/fn._mm_mask_min_epi32.html">arch::x86::_mm_mask_min_epi32</a></li><li><a href="arch/x86/fn._mm_mask_min_epi8.html">arch::x86::_mm_mask_min_epi8</a></li><li><a href="arch/x86/fn._mm_mask_min_epu16.html">arch::x86::_mm_mask_min_epu16</a></li><li><a href="arch/x86/fn._mm_mask_min_epu32.html">arch::x86::_mm_mask_min_epu32</a></li><li><a href="arch/x86/fn._mm_mask_min_epu64.html">arch::x86::_mm_mask_min_epu64</a></li><li><a href="arch/x86/fn._mm_mask_min_epu8.html">arch::x86::_mm_mask_min_epu8</a></li><li><a href="arch/x86/fn._mm_mask_min_pd.html">arch::x86::_mm_mask_min_pd</a></li><li><a href="arch/x86/fn._mm_mask_min_ps.html">arch::x86::_mm_mask_min_ps</a></li><li><a href="arch/x86/fn._mm_mask_min_round_sd.html">arch::x86::_mm_mask_min_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_min_round_ss.html">arch::x86::_mm_mask_min_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_min_sd.html">arch::x86::_mm_mask_min_sd</a></li><li><a href="arch/x86/fn._mm_mask_min_ss.html">arch::x86::_mm_mask_min_ss</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi16.html">arch::x86::_mm_mask_mov_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi32.html">arch::x86::_mm_mask_mov_epi32</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi64.html">arch::x86::_mm_mask_mov_epi64</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi8.html">arch::x86::_mm_mask_mov_epi8</a></li><li><a href="arch/x86/fn._mm_mask_mov_pd.html">arch::x86::_mm_mask_mov_pd</a></li><li><a href="arch/x86/fn._mm_mask_mov_ps.html">arch::x86::_mm_mask_mov_ps</a></li><li><a href="arch/x86/fn._mm_mask_move_sd.html">arch::x86::_mm_mask_move_sd</a></li><li><a href="arch/x86/fn._mm_mask_move_ss.html">arch::x86::_mm_mask_move_ss</a></li><li><a href="arch/x86/fn._mm_mask_movedup_pd.html">arch::x86::_mm_mask_movedup_pd</a></li><li><a href="arch/x86/fn._mm_mask_movehdup_ps.html">arch::x86::_mm_mask_movehdup_ps</a></li><li><a href="arch/x86/fn._mm_mask_moveldup_ps.html">arch::x86::_mm_mask_moveldup_ps</a></li><li><a href="arch/x86/fn._mm_mask_mul_epi32.html">arch::x86::_mm_mask_mul_epi32</a></li><li><a href="arch/x86/fn._mm_mask_mul_epu32.html">arch::x86::_mm_mask_mul_epu32</a></li><li><a href="arch/x86/fn._mm_mask_mul_pd.html">arch::x86::_mm_mask_mul_pd</a></li><li><a href="arch/x86/fn._mm_mask_mul_ps.html">arch::x86::_mm_mask_mul_ps</a></li><li><a href="arch/x86/fn._mm_mask_mul_round_sd.html">arch::x86::_mm_mask_mul_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_mul_round_ss.html">arch::x86::_mm_mask_mul_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_mul_sd.html">arch::x86::_mm_mask_mul_sd</a></li><li><a href="arch/x86/fn._mm_mask_mul_ss.html">arch::x86::_mm_mask_mul_ss</a></li><li><a href="arch/x86/fn._mm_mask_mulhi_epi16.html">arch::x86::_mm_mask_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mulhi_epu16.html">arch::x86::_mm_mask_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm_mask_mulhrs_epi16.html">arch::x86::_mm_mask_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mullo_epi16.html">arch::x86::_mm_mask_mullo_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mullo_epi32.html">arch::x86::_mm_mask_mullo_epi32</a></li><li><a href="arch/x86/fn._mm_mask_multishift_epi64_epi8.html">arch::x86::_mm_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_or_epi32.html">arch::x86::_mm_mask_or_epi32</a></li><li><a href="arch/x86/fn._mm_mask_or_epi64.html">arch::x86::_mm_mask_or_epi64</a></li><li><a href="arch/x86/fn._mm_mask_packs_epi16.html">arch::x86::_mm_mask_packs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_packs_epi32.html">arch::x86::_mm_mask_packs_epi32</a></li><li><a href="arch/x86/fn._mm_mask_packus_epi16.html">arch::x86::_mm_mask_packus_epi16</a></li><li><a href="arch/x86/fn._mm_mask_packus_epi32.html">arch::x86::_mm_mask_packus_epi32</a></li><li><a href="arch/x86/fn._mm_mask_permute_pd.html">arch::x86::_mm_mask_permute_pd</a></li><li><a href="arch/x86/fn._mm_mask_permute_ps.html">arch::x86::_mm_mask_permute_ps</a></li><li><a href="arch/x86/fn._mm_mask_permutevar_pd.html">arch::x86::_mm_mask_permutevar_pd</a></li><li><a href="arch/x86/fn._mm_mask_permutevar_ps.html">arch::x86::_mm_mask_permutevar_ps</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi16.html">arch::x86::_mm_mask_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi32.html">arch::x86::_mm_mask_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi64.html">arch::x86::_mm_mask_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi8.html">arch::x86::_mm_mask_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_pd.html">arch::x86::_mm_mask_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_ps.html">arch::x86::_mm_mask_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_mask_permutexvar_epi16.html">arch::x86::_mm_mask_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm_mask_permutexvar_epi8.html">arch::x86::_mm_mask_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi16.html">arch::x86::_mm_mask_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi32.html">arch::x86::_mm_mask_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi64.html">arch::x86::_mm_mask_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi8.html">arch::x86::_mm_mask_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_pd.html">arch::x86::_mm_mask_rcp14_pd</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_ps.html">arch::x86::_mm_mask_rcp14_ps</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_sd.html">arch::x86::_mm_mask_rcp14_sd</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_ss.html">arch::x86::_mm_mask_rcp14_ss</a></li><li><a href="arch/x86/fn._mm_mask_rol_epi32.html">arch::x86::_mm_mask_rol_epi32</a></li><li><a href="arch/x86/fn._mm_mask_rol_epi64.html">arch::x86::_mm_mask_rol_epi64</a></li><li><a href="arch/x86/fn._mm_mask_rolv_epi32.html">arch::x86::_mm_mask_rolv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_rolv_epi64.html">arch::x86::_mm_mask_rolv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_ror_epi32.html">arch::x86::_mm_mask_ror_epi32</a></li><li><a href="arch/x86/fn._mm_mask_ror_epi64.html">arch::x86::_mm_mask_ror_epi64</a></li><li><a href="arch/x86/fn._mm_mask_rorv_epi32.html">arch::x86::_mm_mask_rorv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_rorv_epi64.html">arch::x86::_mm_mask_rorv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_pd.html">arch::x86::_mm_mask_roundscale_pd</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_ps.html">arch::x86::_mm_mask_roundscale_ps</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_round_sd.html">arch::x86::_mm_mask_roundscale_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_round_ss.html">arch::x86::_mm_mask_roundscale_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_sd.html">arch::x86::_mm_mask_roundscale_sd</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_ss.html">arch::x86::_mm_mask_roundscale_ss</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_pd.html">arch::x86::_mm_mask_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_ps.html">arch::x86::_mm_mask_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_sd.html">arch::x86::_mm_mask_rsqrt14_sd</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_ss.html">arch::x86::_mm_mask_rsqrt14_ss</a></li><li><a href="arch/x86/fn._mm_mask_scalef_pd.html">arch::x86::_mm_mask_scalef_pd</a></li><li><a href="arch/x86/fn._mm_mask_scalef_ps.html">arch::x86::_mm_mask_scalef_ps</a></li><li><a href="arch/x86/fn._mm_mask_scalef_round_sd.html">arch::x86::_mm_mask_scalef_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_scalef_round_ss.html">arch::x86::_mm_mask_scalef_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_scalef_sd.html">arch::x86::_mm_mask_scalef_sd</a></li><li><a href="arch/x86/fn._mm_mask_scalef_ss.html">arch::x86::_mm_mask_scalef_ss</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi16.html">arch::x86::_mm_mask_set1_epi16</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi32.html">arch::x86::_mm_mask_set1_epi32</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi64.html">arch::x86::_mm_mask_set1_epi64</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi8.html">arch::x86::_mm_mask_set1_epi8</a></li><li><a href="arch/x86/fn._mm_mask_shldi_epi16.html">arch::x86::_mm_mask_shldi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shldi_epi32.html">arch::x86::_mm_mask_shldi_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shldi_epi64.html">arch::x86::_mm_mask_shldi_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shldv_epi16.html">arch::x86::_mm_mask_shldv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shldv_epi32.html">arch::x86::_mm_mask_shldv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shldv_epi64.html">arch::x86::_mm_mask_shldv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shrdi_epi16.html">arch::x86::_mm_mask_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shrdi_epi32.html">arch::x86::_mm_mask_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shrdi_epi64.html">arch::x86::_mm_mask_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shrdv_epi16.html">arch::x86::_mm_mask_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shrdv_epi32.html">arch::x86::_mm_mask_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shrdv_epi64.html">arch::x86::_mm_mask_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_epi32.html">arch::x86::_mm_mask_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_epi8.html">arch::x86::_mm_mask_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_pd.html">arch::x86::_mm_mask_shuffle_pd</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_ps.html">arch::x86::_mm_mask_shuffle_ps</a></li><li><a href="arch/x86/fn._mm_mask_shufflehi_epi16.html">arch::x86::_mm_mask_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shufflelo_epi16.html">arch::x86::_mm_mask_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sll_epi16.html">arch::x86::_mm_mask_sll_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sll_epi32.html">arch::x86::_mm_mask_sll_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sll_epi64.html">arch::x86::_mm_mask_sll_epi64</a></li><li><a href="arch/x86/fn._mm_mask_slli_epi16.html">arch::x86::_mm_mask_slli_epi16</a></li><li><a href="arch/x86/fn._mm_mask_slli_epi32.html">arch::x86::_mm_mask_slli_epi32</a></li><li><a href="arch/x86/fn._mm_mask_slli_epi64.html">arch::x86::_mm_mask_slli_epi64</a></li><li><a href="arch/x86/fn._mm_mask_sllv_epi16.html">arch::x86::_mm_mask_sllv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sllv_epi32.html">arch::x86::_mm_mask_sllv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sllv_epi64.html">arch::x86::_mm_mask_sllv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_pd.html">arch::x86::_mm_mask_sqrt_pd</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_ps.html">arch::x86::_mm_mask_sqrt_ps</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_round_sd.html">arch::x86::_mm_mask_sqrt_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_round_ss.html">arch::x86::_mm_mask_sqrt_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_sd.html">arch::x86::_mm_mask_sqrt_sd</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_ss.html">arch::x86::_mm_mask_sqrt_ss</a></li><li><a href="arch/x86/fn._mm_mask_sra_epi16.html">arch::x86::_mm_mask_sra_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sra_epi32.html">arch::x86::_mm_mask_sra_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sra_epi64.html">arch::x86::_mm_mask_sra_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srai_epi16.html">arch::x86::_mm_mask_srai_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srai_epi32.html">arch::x86::_mm_mask_srai_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srai_epi64.html">arch::x86::_mm_mask_srai_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srav_epi16.html">arch::x86::_mm_mask_srav_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srav_epi32.html">arch::x86::_mm_mask_srav_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srav_epi64.html">arch::x86::_mm_mask_srav_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srl_epi16.html">arch::x86::_mm_mask_srl_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srl_epi32.html">arch::x86::_mm_mask_srl_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srl_epi64.html">arch::x86::_mm_mask_srl_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srli_epi16.html">arch::x86::_mm_mask_srli_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srli_epi32.html">arch::x86::_mm_mask_srli_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srli_epi64.html">arch::x86::_mm_mask_srli_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srlv_epi16.html">arch::x86::_mm_mask_srlv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srlv_epi32.html">arch::x86::_mm_mask_srlv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srlv_epi64.html">arch::x86::_mm_mask_srlv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_store_epi32.html">arch::x86::_mm_mask_store_epi32</a></li><li><a href="arch/x86/fn._mm_mask_store_epi64.html">arch::x86::_mm_mask_store_epi64</a></li><li><a href="arch/x86/fn._mm_mask_store_pd.html">arch::x86::_mm_mask_store_pd</a></li><li><a href="arch/x86/fn._mm_mask_store_ps.html">arch::x86::_mm_mask_store_ps</a></li><li><a href="arch/x86/fn._mm_mask_storeu_epi16.html">arch::x86::_mm_mask_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_storeu_epi32.html">arch::x86::_mm_mask_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_storeu_epi64.html">arch::x86::_mm_mask_storeu_epi64</a></li><li><a href="arch/x86/fn._mm_mask_storeu_epi8.html">arch::x86::_mm_mask_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_storeu_pd.html">arch::x86::_mm_mask_storeu_pd</a></li><li><a href="arch/x86/fn._mm_mask_storeu_ps.html">arch::x86::_mm_mask_storeu_ps</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi16.html">arch::x86::_mm_mask_sub_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi32.html">arch::x86::_mm_mask_sub_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi64.html">arch::x86::_mm_mask_sub_epi64</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi8.html">arch::x86::_mm_mask_sub_epi8</a></li><li><a href="arch/x86/fn._mm_mask_sub_pd.html">arch::x86::_mm_mask_sub_pd</a></li><li><a href="arch/x86/fn._mm_mask_sub_ps.html">arch::x86::_mm_mask_sub_ps</a></li><li><a href="arch/x86/fn._mm_mask_sub_round_sd.html">arch::x86::_mm_mask_sub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_sub_round_ss.html">arch::x86::_mm_mask_sub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_sub_sd.html">arch::x86::_mm_mask_sub_sd</a></li><li><a href="arch/x86/fn._mm_mask_sub_ss.html">arch::x86::_mm_mask_sub_ss</a></li><li><a href="arch/x86/fn._mm_mask_subs_epi16.html">arch::x86::_mm_mask_subs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_subs_epi8.html">arch::x86::_mm_mask_subs_epi8</a></li><li><a href="arch/x86/fn._mm_mask_subs_epu16.html">arch::x86::_mm_mask_subs_epu16</a></li><li><a href="arch/x86/fn._mm_mask_subs_epu8.html">arch::x86::_mm_mask_subs_epu8</a></li><li><a href="arch/x86/fn._mm_mask_ternarylogic_epi32.html">arch::x86::_mm_mask_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm_mask_ternarylogic_epi64.html">arch::x86::_mm_mask_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm_mask_test_epi16_mask.html">arch::x86::_mm_mask_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_test_epi32_mask.html">arch::x86::_mm_mask_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_test_epi64_mask.html">arch::x86::_mm_mask_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_test_epi8_mask.html">arch::x86::_mm_mask_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi16_mask.html">arch::x86::_mm_mask_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi32_mask.html">arch::x86::_mm_mask_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi64_mask.html">arch::x86::_mm_mask_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi8_mask.html">arch::x86::_mm_mask_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi16.html">arch::x86::_mm_mask_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi32.html">arch::x86::_mm_mask_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi64.html">arch::x86::_mm_mask_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi8.html">arch::x86::_mm_mask_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_pd.html">arch::x86::_mm_mask_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_ps.html">arch::x86::_mm_mask_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi16.html">arch::x86::_mm_mask_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi32.html">arch::x86::_mm_mask_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi64.html">arch::x86::_mm_mask_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi8.html">arch::x86::_mm_mask_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_pd.html">arch::x86::_mm_mask_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_ps.html">arch::x86::_mm_mask_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm_mask_xor_epi32.html">arch::x86::_mm_mask_xor_epi32</a></li><li><a href="arch/x86/fn._mm_mask_xor_epi64.html">arch::x86::_mm_mask_xor_epi64</a></li><li><a href="arch/x86/fn._mm_maskload_epi32.html">arch::x86::_mm_maskload_epi32</a></li><li><a href="arch/x86/fn._mm_maskload_epi64.html">arch::x86::_mm_maskload_epi64</a></li><li><a href="arch/x86/fn._mm_maskload_pd.html">arch::x86::_mm_maskload_pd</a></li><li><a href="arch/x86/fn._mm_maskload_ps.html">arch::x86::_mm_maskload_ps</a></li><li><a href="arch/x86/fn._mm_maskmoveu_si128.html">arch::x86::_mm_maskmoveu_si128</a></li><li><a href="arch/x86/fn._mm_maskstore_epi32.html">arch::x86::_mm_maskstore_epi32</a></li><li><a href="arch/x86/fn._mm_maskstore_epi64.html">arch::x86::_mm_maskstore_epi64</a></li><li><a href="arch/x86/fn._mm_maskstore_pd.html">arch::x86::_mm_maskstore_pd</a></li><li><a href="arch/x86/fn._mm_maskstore_ps.html">arch::x86::_mm_maskstore_ps</a></li><li><a href="arch/x86/fn._mm_maskz_abs_epi16.html">arch::x86::_mm_maskz_abs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_abs_epi32.html">arch::x86::_mm_maskz_abs_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_abs_epi8.html">arch::x86::_mm_maskz_abs_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi16.html">arch::x86::_mm_maskz_add_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi32.html">arch::x86::_mm_maskz_add_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi64.html">arch::x86::_mm_maskz_add_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi8.html">arch::x86::_mm_maskz_add_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_add_pd.html">arch::x86::_mm_maskz_add_pd</a></li><li><a href="arch/x86/fn._mm_maskz_add_ps.html">arch::x86::_mm_maskz_add_ps</a></li><li><a href="arch/x86/fn._mm_maskz_add_round_sd.html">arch::x86::_mm_maskz_add_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_add_round_ss.html">arch::x86::_mm_maskz_add_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_add_sd.html">arch::x86::_mm_maskz_add_sd</a></li><li><a href="arch/x86/fn._mm_maskz_add_ss.html">arch::x86::_mm_maskz_add_ss</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epi16.html">arch::x86::_mm_maskz_adds_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epi8.html">arch::x86::_mm_maskz_adds_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epu16.html">arch::x86::_mm_maskz_adds_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epu8.html">arch::x86::_mm_maskz_adds_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_alignr_epi32.html">arch::x86::_mm_maskz_alignr_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_alignr_epi64.html">arch::x86::_mm_maskz_alignr_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_alignr_epi8.html">arch::x86::_mm_maskz_alignr_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_and_epi32.html">arch::x86::_mm_maskz_and_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_and_epi64.html">arch::x86::_mm_maskz_and_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_andnot_epi32.html">arch::x86::_mm_maskz_andnot_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_andnot_epi64.html">arch::x86::_mm_maskz_andnot_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_avg_epu16.html">arch::x86::_mm_maskz_avg_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_avg_epu8.html">arch::x86::_mm_maskz_avg_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastb_epi8.html">arch::x86::_mm_maskz_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastd_epi32.html">arch::x86::_mm_maskz_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastq_epi64.html">arch::x86::_mm_maskz_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastss_ps.html">arch::x86::_mm_maskz_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastw_epi16.html">arch::x86::_mm_maskz_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi16.html">arch::x86::_mm_maskz_compress_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi32.html">arch::x86::_mm_maskz_compress_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi64.html">arch::x86::_mm_maskz_compress_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi8.html">arch::x86::_mm_maskz_compress_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_compress_pd.html">arch::x86::_mm_maskz_compress_pd</a></li><li><a href="arch/x86/fn._mm_maskz_compress_ps.html">arch::x86::_mm_maskz_compress_ps</a></li><li><a href="arch/x86/fn._mm_maskz_conflict_epi32.html">arch::x86::_mm_maskz_conflict_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_conflict_epi64.html">arch::x86::_mm_maskz_conflict_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvt_roundps_ph.html">arch::x86::_mm_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm_maskz_cvt_roundsd_ss.html">arch::x86::_mm_maskz_cvt_roundsd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_cvt_roundss_sd.html">arch::x86::_mm_maskz_cvt_roundss_sd</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi16_epi32.html">arch::x86::_mm_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi16_epi64.html">arch::x86::_mm_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi16_epi8.html">arch::x86::_mm_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_epi16.html">arch::x86::_mm_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_epi64.html">arch::x86::_mm_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_epi8.html">arch::x86::_mm_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_pd.html">arch::x86::_mm_maskz_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_ps.html">arch::x86::_mm_maskz_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi64_epi16.html">arch::x86::_mm_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi64_epi32.html">arch::x86::_mm_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi64_epi8.html">arch::x86::_mm_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi8_epi16.html">arch::x86::_mm_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi8_epi32.html">arch::x86::_mm_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi8_epi64.html">arch::x86::_mm_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu16_epi32.html">arch::x86::_mm_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu16_epi64.html">arch::x86::_mm_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu32_epi64.html">arch::x86::_mm_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu32_pd.html">arch::x86::_mm_maskz_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu8_epi16.html">arch::x86::_mm_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu8_epi32.html">arch::x86::_mm_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu8_epi64.html">arch::x86::_mm_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtne2ps_pbh.html">arch::x86::_mm_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm_maskz_cvtpd_epi32.html">arch::x86::_mm_maskz_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtpd_epu32.html">arch::x86::_mm_maskz_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtpd_ps.html">arch::x86::_mm_maskz_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_cvtph_ps.html">arch::x86::_mm_maskz_cvtph_ps</a></li><li><a href="arch/x86/fn._mm_maskz_cvtps_epi32.html">arch::x86::_mm_maskz_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtps_epu32.html">arch::x86::_mm_maskz_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtps_ph.html">arch::x86::_mm_maskz_cvtps_ph</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsd_ss.html">arch::x86::_mm_maskz_cvtsd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi16_epi8.html">arch::x86::_mm_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi32_epi16.html">arch::x86::_mm_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi32_epi8.html">arch::x86::_mm_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi64_epi16.html">arch::x86::_mm_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi64_epi32.html">arch::x86::_mm_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi64_epi8.html">arch::x86::_mm_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtss_sd.html">arch::x86::_mm_maskz_cvtss_sd</a></li><li><a href="arch/x86/fn._mm_maskz_cvttpd_epi32.html">arch::x86::_mm_maskz_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvttpd_epu32.html">arch::x86::_mm_maskz_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvttps_epi32.html">arch::x86::_mm_maskz_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvttps_epu32.html">arch::x86::_mm_maskz_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi16_epi8.html">arch::x86::_mm_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi32_epi16.html">arch::x86::_mm_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi32_epi8.html">arch::x86::_mm_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi64_epi16.html">arch::x86::_mm_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi64_epi32.html">arch::x86::_mm_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi64_epi8.html">arch::x86::_mm_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_dbsad_epu8.html">arch::x86::_mm_maskz_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_div_pd.html">arch::x86::_mm_maskz_div_pd</a></li><li><a href="arch/x86/fn._mm_maskz_div_ps.html">arch::x86::_mm_maskz_div_ps</a></li><li><a href="arch/x86/fn._mm_maskz_div_round_sd.html">arch::x86::_mm_maskz_div_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_div_round_ss.html">arch::x86::_mm_maskz_div_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_div_sd.html">arch::x86::_mm_maskz_div_sd</a></li><li><a href="arch/x86/fn._mm_maskz_div_ss.html">arch::x86::_mm_maskz_div_ss</a></li><li><a href="arch/x86/fn._mm_maskz_dpbf16_ps.html">arch::x86::_mm_maskz_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm_maskz_dpbusd_epi32.html">arch::x86::_mm_maskz_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_dpbusds_epi32.html">arch::x86::_mm_maskz_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_dpwssd_epi32.html">arch::x86::_mm_maskz_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_dpwssds_epi32.html">arch::x86::_mm_maskz_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi16.html">arch::x86::_mm_maskz_expand_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi32.html">arch::x86::_mm_maskz_expand_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi64.html">arch::x86::_mm_maskz_expand_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi8.html">arch::x86::_mm_maskz_expand_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_expand_pd.html">arch::x86::_mm_maskz_expand_pd</a></li><li><a href="arch/x86/fn._mm_maskz_expand_ps.html">arch::x86::_mm_maskz_expand_ps</a></li><li><a href="arch/x86/fn._mm_maskz_expandloadu_epi16.html">arch::x86::_mm_maskz_expandloadu_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_expandloadu_epi32.html">arch::x86::_mm_maskz_expandloadu_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_expandloadu_epi64.html">arch::x86::_mm_maskz_expandloadu_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_expandloadu_epi8.html">arch::x86::_mm_maskz_expandloadu_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_expandloadu_pd.html">arch::x86::_mm_maskz_expandloadu_pd</a></li><li><a href="arch/x86/fn._mm_maskz_expandloadu_ps.html">arch::x86::_mm_maskz_expandloadu_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_pd.html">arch::x86::_mm_maskz_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_ps.html">arch::x86::_mm_maskz_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_round_sd.html">arch::x86::_mm_maskz_fixupimm_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_round_ss.html">arch::x86::_mm_maskz_fixupimm_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_sd.html">arch::x86::_mm_maskz_fixupimm_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_ss.html">arch::x86::_mm_maskz_fixupimm_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_pd.html">arch::x86::_mm_maskz_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_ps.html">arch::x86::_mm_maskz_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_round_sd.html">arch::x86::_mm_maskz_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_round_ss.html">arch::x86::_mm_maskz_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_sd.html">arch::x86::_mm_maskz_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_ss.html">arch::x86::_mm_maskz_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmaddsub_pd.html">arch::x86::_mm_maskz_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmaddsub_ps.html">arch::x86::_mm_maskz_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_pd.html">arch::x86::_mm_maskz_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_ps.html">arch::x86::_mm_maskz_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_round_sd.html">arch::x86::_mm_maskz_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_round_ss.html">arch::x86::_mm_maskz_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_sd.html">arch::x86::_mm_maskz_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_ss.html">arch::x86::_mm_maskz_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmsubadd_pd.html">arch::x86::_mm_maskz_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsubadd_ps.html">arch::x86::_mm_maskz_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_pd.html">arch::x86::_mm_maskz_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_ps.html">arch::x86::_mm_maskz_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_round_sd.html">arch::x86::_mm_maskz_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_round_ss.html">arch::x86::_mm_maskz_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_sd.html">arch::x86::_mm_maskz_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_ss.html">arch::x86::_mm_maskz_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_pd.html">arch::x86::_mm_maskz_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_ps.html">arch::x86::_mm_maskz_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_round_sd.html">arch::x86::_mm_maskz_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_round_ss.html">arch::x86::_mm_maskz_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_sd.html">arch::x86::_mm_maskz_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_ss.html">arch::x86::_mm_maskz_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_pd.html">arch::x86::_mm_maskz_getexp_pd</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_ps.html">arch::x86::_mm_maskz_getexp_ps</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_round_sd.html">arch::x86::_mm_maskz_getexp_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_round_ss.html">arch::x86::_mm_maskz_getexp_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_sd.html">arch::x86::_mm_maskz_getexp_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_ss.html">arch::x86::_mm_maskz_getexp_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_pd.html">arch::x86::_mm_maskz_getmant_pd</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_ps.html">arch::x86::_mm_maskz_getmant_ps</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_round_sd.html">arch::x86::_mm_maskz_getmant_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_round_ss.html">arch::x86::_mm_maskz_getmant_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_sd.html">arch::x86::_mm_maskz_getmant_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_ss.html">arch::x86::_mm_maskz_getmant_ss</a></li><li><a href="arch/x86/fn._mm_maskz_gf2p8affine_epi64_epi8.html">arch::x86::_mm_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_gf2p8mul_epi8.html">arch::x86::_mm_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_load_epi32.html">arch::x86::_mm_maskz_load_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_load_epi64.html">arch::x86::_mm_maskz_load_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_load_pd.html">arch::x86::_mm_maskz_load_pd</a></li><li><a href="arch/x86/fn._mm_maskz_load_ps.html">arch::x86::_mm_maskz_load_ps</a></li><li><a href="arch/x86/fn._mm_maskz_loadu_epi16.html">arch::x86::_mm_maskz_loadu_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_loadu_epi32.html">arch::x86::_mm_maskz_loadu_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_loadu_epi64.html">arch::x86::_mm_maskz_loadu_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_loadu_epi8.html">arch::x86::_mm_maskz_loadu_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_loadu_pd.html">arch::x86::_mm_maskz_loadu_pd</a></li><li><a href="arch/x86/fn._mm_maskz_loadu_ps.html">arch::x86::_mm_maskz_loadu_ps</a></li><li><a href="arch/x86/fn._mm_maskz_lzcnt_epi32.html">arch::x86::_mm_maskz_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_lzcnt_epi64.html">arch::x86::_mm_maskz_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_madd_epi16.html">arch::x86::_mm_maskz_madd_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_maddubs_epi16.html">arch::x86::_mm_maskz_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi16.html">arch::x86::_mm_maskz_max_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi32.html">arch::x86::_mm_maskz_max_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi64.html">arch::x86::_mm_maskz_max_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi8.html">arch::x86::_mm_maskz_max_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu16.html">arch::x86::_mm_maskz_max_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu32.html">arch::x86::_mm_maskz_max_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu64.html">arch::x86::_mm_maskz_max_epu64</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu8.html">arch::x86::_mm_maskz_max_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_max_pd.html">arch::x86::_mm_maskz_max_pd</a></li><li><a href="arch/x86/fn._mm_maskz_max_ps.html">arch::x86::_mm_maskz_max_ps</a></li><li><a href="arch/x86/fn._mm_maskz_max_round_sd.html">arch::x86::_mm_maskz_max_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_max_round_ss.html">arch::x86::_mm_maskz_max_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_max_sd.html">arch::x86::_mm_maskz_max_sd</a></li><li><a href="arch/x86/fn._mm_maskz_max_ss.html">arch::x86::_mm_maskz_max_ss</a></li><li><a href="arch/x86/fn._mm_maskz_min_epi16.html">arch::x86::_mm_maskz_min_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_min_epi32.html">arch::x86::_mm_maskz_min_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_min_epi8.html">arch::x86::_mm_maskz_min_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu16.html">arch::x86::_mm_maskz_min_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu32.html">arch::x86::_mm_maskz_min_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu64.html">arch::x86::_mm_maskz_min_epu64</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu8.html">arch::x86::_mm_maskz_min_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_min_pd.html">arch::x86::_mm_maskz_min_pd</a></li><li><a href="arch/x86/fn._mm_maskz_min_ps.html">arch::x86::_mm_maskz_min_ps</a></li><li><a href="arch/x86/fn._mm_maskz_min_round_sd.html">arch::x86::_mm_maskz_min_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_min_round_ss.html">arch::x86::_mm_maskz_min_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_min_sd.html">arch::x86::_mm_maskz_min_sd</a></li><li><a href="arch/x86/fn._mm_maskz_min_ss.html">arch::x86::_mm_maskz_min_ss</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi16.html">arch::x86::_mm_maskz_mov_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi32.html">arch::x86::_mm_maskz_mov_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi64.html">arch::x86::_mm_maskz_mov_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi8.html">arch::x86::_mm_maskz_mov_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_mov_pd.html">arch::x86::_mm_maskz_mov_pd</a></li><li><a href="arch/x86/fn._mm_maskz_mov_ps.html">arch::x86::_mm_maskz_mov_ps</a></li><li><a href="arch/x86/fn._mm_maskz_move_sd.html">arch::x86::_mm_maskz_move_sd</a></li><li><a href="arch/x86/fn._mm_maskz_move_ss.html">arch::x86::_mm_maskz_move_ss</a></li><li><a href="arch/x86/fn._mm_maskz_movedup_pd.html">arch::x86::_mm_maskz_movedup_pd</a></li><li><a href="arch/x86/fn._mm_maskz_movehdup_ps.html">arch::x86::_mm_maskz_movehdup_ps</a></li><li><a href="arch/x86/fn._mm_maskz_moveldup_ps.html">arch::x86::_mm_maskz_moveldup_ps</a></li><li><a href="arch/x86/fn._mm_maskz_mul_epi32.html">arch::x86::_mm_maskz_mul_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_mul_epu32.html">arch::x86::_mm_maskz_mul_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_mul_pd.html">arch::x86::_mm_maskz_mul_pd</a></li><li><a href="arch/x86/fn._mm_maskz_mul_ps.html">arch::x86::_mm_maskz_mul_ps</a></li><li><a href="arch/x86/fn._mm_maskz_mul_round_sd.html">arch::x86::_mm_maskz_mul_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_mul_round_ss.html">arch::x86::_mm_maskz_mul_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_mul_sd.html">arch::x86::_mm_maskz_mul_sd</a></li><li><a href="arch/x86/fn._mm_maskz_mul_ss.html">arch::x86::_mm_maskz_mul_ss</a></li><li><a href="arch/x86/fn._mm_maskz_mulhi_epi16.html">arch::x86::_mm_maskz_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mulhi_epu16.html">arch::x86::_mm_maskz_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_mulhrs_epi16.html">arch::x86::_mm_maskz_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mullo_epi16.html">arch::x86::_mm_maskz_mullo_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mullo_epi32.html">arch::x86::_mm_maskz_mullo_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_multishift_epi64_epi8.html">arch::x86::_mm_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_or_epi32.html">arch::x86::_mm_maskz_or_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_or_epi64.html">arch::x86::_mm_maskz_or_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_packs_epi16.html">arch::x86::_mm_maskz_packs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_packs_epi32.html">arch::x86::_mm_maskz_packs_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_packus_epi16.html">arch::x86::_mm_maskz_packus_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_packus_epi32.html">arch::x86::_mm_maskz_packus_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_permute_pd.html">arch::x86::_mm_maskz_permute_pd</a></li><li><a href="arch/x86/fn._mm_maskz_permute_ps.html">arch::x86::_mm_maskz_permute_ps</a></li><li><a href="arch/x86/fn._mm_maskz_permutevar_pd.html">arch::x86::_mm_maskz_permutevar_pd</a></li><li><a href="arch/x86/fn._mm_maskz_permutevar_ps.html">arch::x86::_mm_maskz_permutevar_ps</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi16.html">arch::x86::_mm_maskz_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi32.html">arch::x86::_mm_maskz_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi64.html">arch::x86::_mm_maskz_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi8.html">arch::x86::_mm_maskz_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_pd.html">arch::x86::_mm_maskz_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_ps.html">arch::x86::_mm_maskz_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_maskz_permutexvar_epi16.html">arch::x86::_mm_maskz_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_permutexvar_epi8.html">arch::x86::_mm_maskz_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi16.html">arch::x86::_mm_maskz_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi32.html">arch::x86::_mm_maskz_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi64.html">arch::x86::_mm_maskz_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi8.html">arch::x86::_mm_maskz_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_pd.html">arch::x86::_mm_maskz_rcp14_pd</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_ps.html">arch::x86::_mm_maskz_rcp14_ps</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_sd.html">arch::x86::_mm_maskz_rcp14_sd</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_ss.html">arch::x86::_mm_maskz_rcp14_ss</a></li><li><a href="arch/x86/fn._mm_maskz_rol_epi32.html">arch::x86::_mm_maskz_rol_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_rol_epi64.html">arch::x86::_mm_maskz_rol_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_rolv_epi32.html">arch::x86::_mm_maskz_rolv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_rolv_epi64.html">arch::x86::_mm_maskz_rolv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_ror_epi32.html">arch::x86::_mm_maskz_ror_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_ror_epi64.html">arch::x86::_mm_maskz_ror_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_rorv_epi32.html">arch::x86::_mm_maskz_rorv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_rorv_epi64.html">arch::x86::_mm_maskz_rorv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_pd.html">arch::x86::_mm_maskz_roundscale_pd</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_ps.html">arch::x86::_mm_maskz_roundscale_ps</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_round_sd.html">arch::x86::_mm_maskz_roundscale_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_round_ss.html">arch::x86::_mm_maskz_roundscale_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_sd.html">arch::x86::_mm_maskz_roundscale_sd</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_ss.html">arch::x86::_mm_maskz_roundscale_ss</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_pd.html">arch::x86::_mm_maskz_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_ps.html">arch::x86::_mm_maskz_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_sd.html">arch::x86::_mm_maskz_rsqrt14_sd</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_ss.html">arch::x86::_mm_maskz_rsqrt14_ss</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_pd.html">arch::x86::_mm_maskz_scalef_pd</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_ps.html">arch::x86::_mm_maskz_scalef_ps</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_round_sd.html">arch::x86::_mm_maskz_scalef_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_round_ss.html">arch::x86::_mm_maskz_scalef_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_sd.html">arch::x86::_mm_maskz_scalef_sd</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_ss.html">arch::x86::_mm_maskz_scalef_ss</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi16.html">arch::x86::_mm_maskz_set1_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi32.html">arch::x86::_mm_maskz_set1_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi64.html">arch::x86::_mm_maskz_set1_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi8.html">arch::x86::_mm_maskz_set1_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_shldi_epi16.html">arch::x86::_mm_maskz_shldi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shldi_epi32.html">arch::x86::_mm_maskz_shldi_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shldi_epi64.html">arch::x86::_mm_maskz_shldi_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shldv_epi16.html">arch::x86::_mm_maskz_shldv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shldv_epi32.html">arch::x86::_mm_maskz_shldv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shldv_epi64.html">arch::x86::_mm_maskz_shldv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shrdi_epi16.html">arch::x86::_mm_maskz_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shrdi_epi32.html">arch::x86::_mm_maskz_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shrdi_epi64.html">arch::x86::_mm_maskz_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shrdv_epi16.html">arch::x86::_mm_maskz_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shrdv_epi32.html">arch::x86::_mm_maskz_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shrdv_epi64.html">arch::x86::_mm_maskz_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_epi32.html">arch::x86::_mm_maskz_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_epi8.html">arch::x86::_mm_maskz_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_pd.html">arch::x86::_mm_maskz_shuffle_pd</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_ps.html">arch::x86::_mm_maskz_shuffle_ps</a></li><li><a href="arch/x86/fn._mm_maskz_shufflehi_epi16.html">arch::x86::_mm_maskz_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shufflelo_epi16.html">arch::x86::_mm_maskz_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sll_epi16.html">arch::x86::_mm_maskz_sll_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sll_epi32.html">arch::x86::_mm_maskz_sll_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sll_epi64.html">arch::x86::_mm_maskz_sll_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_slli_epi16.html">arch::x86::_mm_maskz_slli_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_slli_epi32.html">arch::x86::_mm_maskz_slli_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_slli_epi64.html">arch::x86::_mm_maskz_slli_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sllv_epi16.html">arch::x86::_mm_maskz_sllv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sllv_epi32.html">arch::x86::_mm_maskz_sllv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sllv_epi64.html">arch::x86::_mm_maskz_sllv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_pd.html">arch::x86::_mm_maskz_sqrt_pd</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_ps.html">arch::x86::_mm_maskz_sqrt_ps</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_round_sd.html">arch::x86::_mm_maskz_sqrt_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_round_ss.html">arch::x86::_mm_maskz_sqrt_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_sd.html">arch::x86::_mm_maskz_sqrt_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_ss.html">arch::x86::_mm_maskz_sqrt_ss</a></li><li><a href="arch/x86/fn._mm_maskz_sra_epi16.html">arch::x86::_mm_maskz_sra_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sra_epi32.html">arch::x86::_mm_maskz_sra_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sra_epi64.html">arch::x86::_mm_maskz_sra_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srai_epi16.html">arch::x86::_mm_maskz_srai_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srai_epi32.html">arch::x86::_mm_maskz_srai_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srai_epi64.html">arch::x86::_mm_maskz_srai_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srav_epi16.html">arch::x86::_mm_maskz_srav_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srav_epi32.html">arch::x86::_mm_maskz_srav_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srav_epi64.html">arch::x86::_mm_maskz_srav_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srl_epi16.html">arch::x86::_mm_maskz_srl_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srl_epi32.html">arch::x86::_mm_maskz_srl_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srl_epi64.html">arch::x86::_mm_maskz_srl_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srli_epi16.html">arch::x86::_mm_maskz_srli_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srli_epi32.html">arch::x86::_mm_maskz_srli_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srli_epi64.html">arch::x86::_mm_maskz_srli_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srlv_epi16.html">arch::x86::_mm_maskz_srlv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srlv_epi32.html">arch::x86::_mm_maskz_srlv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srlv_epi64.html">arch::x86::_mm_maskz_srlv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi16.html">arch::x86::_mm_maskz_sub_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi32.html">arch::x86::_mm_maskz_sub_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi64.html">arch::x86::_mm_maskz_sub_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi8.html">arch::x86::_mm_maskz_sub_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_sub_pd.html">arch::x86::_mm_maskz_sub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_sub_ps.html">arch::x86::_mm_maskz_sub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_sub_round_sd.html">arch::x86::_mm_maskz_sub_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sub_round_ss.html">arch::x86::_mm_maskz_sub_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_sub_sd.html">arch::x86::_mm_maskz_sub_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sub_ss.html">arch::x86::_mm_maskz_sub_ss</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epi16.html">arch::x86::_mm_maskz_subs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epi8.html">arch::x86::_mm_maskz_subs_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epu16.html">arch::x86::_mm_maskz_subs_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epu8.html">arch::x86::_mm_maskz_subs_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_ternarylogic_epi32.html">arch::x86::_mm_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_ternarylogic_epi64.html">arch::x86::_mm_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi16.html">arch::x86::_mm_maskz_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi32.html">arch::x86::_mm_maskz_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi64.html">arch::x86::_mm_maskz_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi8.html">arch::x86::_mm_maskz_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_pd.html">arch::x86::_mm_maskz_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_ps.html">arch::x86::_mm_maskz_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi16.html">arch::x86::_mm_maskz_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi32.html">arch::x86::_mm_maskz_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi64.html">arch::x86::_mm_maskz_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi8.html">arch::x86::_mm_maskz_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_pd.html">arch::x86::_mm_maskz_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_ps.html">arch::x86::_mm_maskz_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm_maskz_xor_epi32.html">arch::x86::_mm_maskz_xor_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_xor_epi64.html">arch::x86::_mm_maskz_xor_epi64</a></li><li><a href="arch/x86/fn._mm_max_epi16.html">arch::x86::_mm_max_epi16</a></li><li><a href="arch/x86/fn._mm_max_epi32.html">arch::x86::_mm_max_epi32</a></li><li><a href="arch/x86/fn._mm_max_epi64.html">arch::x86::_mm_max_epi64</a></li><li><a href="arch/x86/fn._mm_max_epi8.html">arch::x86::_mm_max_epi8</a></li><li><a href="arch/x86/fn._mm_max_epu16.html">arch::x86::_mm_max_epu16</a></li><li><a href="arch/x86/fn._mm_max_epu32.html">arch::x86::_mm_max_epu32</a></li><li><a href="arch/x86/fn._mm_max_epu64.html">arch::x86::_mm_max_epu64</a></li><li><a href="arch/x86/fn._mm_max_epu8.html">arch::x86::_mm_max_epu8</a></li><li><a href="arch/x86/fn._mm_max_pd.html">arch::x86::_mm_max_pd</a></li><li><a href="arch/x86/fn._mm_max_ps.html">arch::x86::_mm_max_ps</a></li><li><a href="arch/x86/fn._mm_max_round_sd.html">arch::x86::_mm_max_round_sd</a></li><li><a href="arch/x86/fn._mm_max_round_ss.html">arch::x86::_mm_max_round_ss</a></li><li><a href="arch/x86/fn._mm_max_sd.html">arch::x86::_mm_max_sd</a></li><li><a href="arch/x86/fn._mm_max_ss.html">arch::x86::_mm_max_ss</a></li><li><a href="arch/x86/fn._mm_mfence.html">arch::x86::_mm_mfence</a></li><li><a href="arch/x86/fn._mm_min_epi16.html">arch::x86::_mm_min_epi16</a></li><li><a href="arch/x86/fn._mm_min_epi32.html">arch::x86::_mm_min_epi32</a></li><li><a href="arch/x86/fn._mm_min_epi8.html">arch::x86::_mm_min_epi8</a></li><li><a href="arch/x86/fn._mm_min_epu16.html">arch::x86::_mm_min_epu16</a></li><li><a href="arch/x86/fn._mm_min_epu32.html">arch::x86::_mm_min_epu32</a></li><li><a href="arch/x86/fn._mm_min_epu64.html">arch::x86::_mm_min_epu64</a></li><li><a href="arch/x86/fn._mm_min_epu8.html">arch::x86::_mm_min_epu8</a></li><li><a href="arch/x86/fn._mm_min_pd.html">arch::x86::_mm_min_pd</a></li><li><a href="arch/x86/fn._mm_min_ps.html">arch::x86::_mm_min_ps</a></li><li><a href="arch/x86/fn._mm_min_round_sd.html">arch::x86::_mm_min_round_sd</a></li><li><a href="arch/x86/fn._mm_min_round_ss.html">arch::x86::_mm_min_round_ss</a></li><li><a href="arch/x86/fn._mm_min_sd.html">arch::x86::_mm_min_sd</a></li><li><a href="arch/x86/fn._mm_min_ss.html">arch::x86::_mm_min_ss</a></li><li><a href="arch/x86/fn._mm_minpos_epu16.html">arch::x86::_mm_minpos_epu16</a></li><li><a href="arch/x86/fn._mm_move_epi64.html">arch::x86::_mm_move_epi64</a></li><li><a href="arch/x86/fn._mm_move_sd.html">arch::x86::_mm_move_sd</a></li><li><a href="arch/x86/fn._mm_move_ss.html">arch::x86::_mm_move_ss</a></li><li><a href="arch/x86/fn._mm_movedup_pd.html">arch::x86::_mm_movedup_pd</a></li><li><a href="arch/x86/fn._mm_movehdup_ps.html">arch::x86::_mm_movehdup_ps</a></li><li><a href="arch/x86/fn._mm_movehl_ps.html">arch::x86::_mm_movehl_ps</a></li><li><a href="arch/x86/fn._mm_moveldup_ps.html">arch::x86::_mm_moveldup_ps</a></li><li><a href="arch/x86/fn._mm_movelh_ps.html">arch::x86::_mm_movelh_ps</a></li><li><a href="arch/x86/fn._mm_movemask_epi8.html">arch::x86::_mm_movemask_epi8</a></li><li><a href="arch/x86/fn._mm_movemask_pd.html">arch::x86::_mm_movemask_pd</a></li><li><a href="arch/x86/fn._mm_movemask_ps.html">arch::x86::_mm_movemask_ps</a></li><li><a href="arch/x86/fn._mm_movepi16_mask.html">arch::x86::_mm_movepi16_mask</a></li><li><a href="arch/x86/fn._mm_movepi8_mask.html">arch::x86::_mm_movepi8_mask</a></li><li><a href="arch/x86/fn._mm_movm_epi16.html">arch::x86::_mm_movm_epi16</a></li><li><a href="arch/x86/fn._mm_movm_epi8.html">arch::x86::_mm_movm_epi8</a></li><li><a href="arch/x86/fn._mm_mpsadbw_epu8.html">arch::x86::_mm_mpsadbw_epu8</a></li><li><a href="arch/x86/fn._mm_mul_epi32.html">arch::x86::_mm_mul_epi32</a></li><li><a href="arch/x86/fn._mm_mul_epu32.html">arch::x86::_mm_mul_epu32</a></li><li><a href="arch/x86/fn._mm_mul_pd.html">arch::x86::_mm_mul_pd</a></li><li><a href="arch/x86/fn._mm_mul_ps.html">arch::x86::_mm_mul_ps</a></li><li><a href="arch/x86/fn._mm_mul_round_sd.html">arch::x86::_mm_mul_round_sd</a></li><li><a href="arch/x86/fn._mm_mul_round_ss.html">arch::x86::_mm_mul_round_ss</a></li><li><a href="arch/x86/fn._mm_mul_sd.html">arch::x86::_mm_mul_sd</a></li><li><a href="arch/x86/fn._mm_mul_ss.html">arch::x86::_mm_mul_ss</a></li><li><a href="arch/x86/fn._mm_mulhi_epi16.html">arch::x86::_mm_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm_mulhi_epu16.html">arch::x86::_mm_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm_mulhrs_epi16.html">arch::x86::_mm_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm_mullo_epi16.html">arch::x86::_mm_mullo_epi16</a></li><li><a href="arch/x86/fn._mm_mullo_epi32.html">arch::x86::_mm_mullo_epi32</a></li><li><a href="arch/x86/fn._mm_multishift_epi64_epi8.html">arch::x86::_mm_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_or_epi32.html">arch::x86::_mm_or_epi32</a></li><li><a href="arch/x86/fn._mm_or_epi64.html">arch::x86::_mm_or_epi64</a></li><li><a href="arch/x86/fn._mm_or_pd.html">arch::x86::_mm_or_pd</a></li><li><a href="arch/x86/fn._mm_or_ps.html">arch::x86::_mm_or_ps</a></li><li><a href="arch/x86/fn._mm_or_si128.html">arch::x86::_mm_or_si128</a></li><li><a href="arch/x86/fn._mm_packs_epi16.html">arch::x86::_mm_packs_epi16</a></li><li><a href="arch/x86/fn._mm_packs_epi32.html">arch::x86::_mm_packs_epi32</a></li><li><a href="arch/x86/fn._mm_packus_epi16.html">arch::x86::_mm_packus_epi16</a></li><li><a href="arch/x86/fn._mm_packus_epi32.html">arch::x86::_mm_packus_epi32</a></li><li><a href="arch/x86/fn._mm_pause.html">arch::x86::_mm_pause</a></li><li><a href="arch/x86/fn._mm_permute_pd.html">arch::x86::_mm_permute_pd</a></li><li><a href="arch/x86/fn._mm_permute_ps.html">arch::x86::_mm_permute_ps</a></li><li><a href="arch/x86/fn._mm_permutevar_pd.html">arch::x86::_mm_permutevar_pd</a></li><li><a href="arch/x86/fn._mm_permutevar_ps.html">arch::x86::_mm_permutevar_ps</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi16.html">arch::x86::_mm_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi32.html">arch::x86::_mm_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi64.html">arch::x86::_mm_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi8.html">arch::x86::_mm_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_permutex2var_pd.html">arch::x86::_mm_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_permutex2var_ps.html">arch::x86::_mm_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_permutexvar_epi16.html">arch::x86::_mm_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm_permutexvar_epi8.html">arch::x86::_mm_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm_popcnt_epi16.html">arch::x86::_mm_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm_popcnt_epi32.html">arch::x86::_mm_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm_popcnt_epi64.html">arch::x86::_mm_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm_popcnt_epi8.html">arch::x86::_mm_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm_prefetch.html">arch::x86::_mm_prefetch</a></li><li><a href="arch/x86/fn._mm_rcp14_pd.html">arch::x86::_mm_rcp14_pd</a></li><li><a href="arch/x86/fn._mm_rcp14_ps.html">arch::x86::_mm_rcp14_ps</a></li><li><a href="arch/x86/fn._mm_rcp14_sd.html">arch::x86::_mm_rcp14_sd</a></li><li><a href="arch/x86/fn._mm_rcp14_ss.html">arch::x86::_mm_rcp14_ss</a></li><li><a href="arch/x86/fn._mm_rcp_ps.html">arch::x86::_mm_rcp_ps</a></li><li><a href="arch/x86/fn._mm_rcp_ss.html">arch::x86::_mm_rcp_ss</a></li><li><a href="arch/x86/fn._mm_rol_epi32.html">arch::x86::_mm_rol_epi32</a></li><li><a href="arch/x86/fn._mm_rol_epi64.html">arch::x86::_mm_rol_epi64</a></li><li><a href="arch/x86/fn._mm_rolv_epi32.html">arch::x86::_mm_rolv_epi32</a></li><li><a href="arch/x86/fn._mm_rolv_epi64.html">arch::x86::_mm_rolv_epi64</a></li><li><a href="arch/x86/fn._mm_ror_epi32.html">arch::x86::_mm_ror_epi32</a></li><li><a href="arch/x86/fn._mm_ror_epi64.html">arch::x86::_mm_ror_epi64</a></li><li><a href="arch/x86/fn._mm_rorv_epi32.html">arch::x86::_mm_rorv_epi32</a></li><li><a href="arch/x86/fn._mm_rorv_epi64.html">arch::x86::_mm_rorv_epi64</a></li><li><a href="arch/x86/fn._mm_round_pd.html">arch::x86::_mm_round_pd</a></li><li><a href="arch/x86/fn._mm_round_ps.html">arch::x86::_mm_round_ps</a></li><li><a href="arch/x86/fn._mm_round_sd.html">arch::x86::_mm_round_sd</a></li><li><a href="arch/x86/fn._mm_round_ss.html">arch::x86::_mm_round_ss</a></li><li><a href="arch/x86/fn._mm_roundscale_pd.html">arch::x86::_mm_roundscale_pd</a></li><li><a href="arch/x86/fn._mm_roundscale_ps.html">arch::x86::_mm_roundscale_ps</a></li><li><a href="arch/x86/fn._mm_roundscale_round_sd.html">arch::x86::_mm_roundscale_round_sd</a></li><li><a href="arch/x86/fn._mm_roundscale_round_ss.html">arch::x86::_mm_roundscale_round_ss</a></li><li><a href="arch/x86/fn._mm_roundscale_sd.html">arch::x86::_mm_roundscale_sd</a></li><li><a href="arch/x86/fn._mm_roundscale_ss.html">arch::x86::_mm_roundscale_ss</a></li><li><a href="arch/x86/fn._mm_rsqrt14_sd.html">arch::x86::_mm_rsqrt14_sd</a></li><li><a href="arch/x86/fn._mm_rsqrt14_ss.html">arch::x86::_mm_rsqrt14_ss</a></li><li><a href="arch/x86/fn._mm_rsqrt_ps.html">arch::x86::_mm_rsqrt_ps</a></li><li><a href="arch/x86/fn._mm_rsqrt_ss.html">arch::x86::_mm_rsqrt_ss</a></li><li><a href="arch/x86/fn._mm_sad_epu8.html">arch::x86::_mm_sad_epu8</a></li><li><a href="arch/x86/fn._mm_scalef_pd.html">arch::x86::_mm_scalef_pd</a></li><li><a href="arch/x86/fn._mm_scalef_ps.html">arch::x86::_mm_scalef_ps</a></li><li><a href="arch/x86/fn._mm_scalef_round_sd.html">arch::x86::_mm_scalef_round_sd</a></li><li><a href="arch/x86/fn._mm_scalef_round_ss.html">arch::x86::_mm_scalef_round_ss</a></li><li><a href="arch/x86/fn._mm_scalef_sd.html">arch::x86::_mm_scalef_sd</a></li><li><a href="arch/x86/fn._mm_scalef_ss.html">arch::x86::_mm_scalef_ss</a></li><li><a href="arch/x86/fn._mm_set1_epi16.html">arch::x86::_mm_set1_epi16</a></li><li><a href="arch/x86/fn._mm_set1_epi32.html">arch::x86::_mm_set1_epi32</a></li><li><a href="arch/x86/fn._mm_set1_epi64x.html">arch::x86::_mm_set1_epi64x</a></li><li><a href="arch/x86/fn._mm_set1_epi8.html">arch::x86::_mm_set1_epi8</a></li><li><a href="arch/x86/fn._mm_set1_pd.html">arch::x86::_mm_set1_pd</a></li><li><a href="arch/x86/fn._mm_set1_ps.html">arch::x86::_mm_set1_ps</a></li><li><a href="arch/x86/fn._mm_set_epi16.html">arch::x86::_mm_set_epi16</a></li><li><a href="arch/x86/fn._mm_set_epi32.html">arch::x86::_mm_set_epi32</a></li><li><a href="arch/x86/fn._mm_set_epi64x.html">arch::x86::_mm_set_epi64x</a></li><li><a href="arch/x86/fn._mm_set_epi8.html">arch::x86::_mm_set_epi8</a></li><li><a href="arch/x86/fn._mm_set_pd.html">arch::x86::_mm_set_pd</a></li><li><a href="arch/x86/fn._mm_set_pd1.html">arch::x86::_mm_set_pd1</a></li><li><a href="arch/x86/fn._mm_set_ps.html">arch::x86::_mm_set_ps</a></li><li><a href="arch/x86/fn._mm_set_ps1.html">arch::x86::_mm_set_ps1</a></li><li><a href="arch/x86/fn._mm_set_sd.html">arch::x86::_mm_set_sd</a></li><li><a href="arch/x86/fn._mm_set_ss.html">arch::x86::_mm_set_ss</a></li><li><a href="arch/x86/fn._mm_setcsr.html">arch::x86::_mm_setcsr</a></li><li><a href="arch/x86/fn._mm_setr_epi16.html">arch::x86::_mm_setr_epi16</a></li><li><a href="arch/x86/fn._mm_setr_epi32.html">arch::x86::_mm_setr_epi32</a></li><li><a href="arch/x86/fn._mm_setr_epi8.html">arch::x86::_mm_setr_epi8</a></li><li><a href="arch/x86/fn._mm_setr_pd.html">arch::x86::_mm_setr_pd</a></li><li><a href="arch/x86/fn._mm_setr_ps.html">arch::x86::_mm_setr_ps</a></li><li><a href="arch/x86/fn._mm_setzero_pd.html">arch::x86::_mm_setzero_pd</a></li><li><a href="arch/x86/fn._mm_setzero_ps.html">arch::x86::_mm_setzero_ps</a></li><li><a href="arch/x86/fn._mm_setzero_si128.html">arch::x86::_mm_setzero_si128</a></li><li><a href="arch/x86/fn._mm_sfence.html">arch::x86::_mm_sfence</a></li><li><a href="arch/x86/fn._mm_sha1msg1_epu32.html">arch::x86::_mm_sha1msg1_epu32</a></li><li><a href="arch/x86/fn._mm_sha1msg2_epu32.html">arch::x86::_mm_sha1msg2_epu32</a></li><li><a href="arch/x86/fn._mm_sha1nexte_epu32.html">arch::x86::_mm_sha1nexte_epu32</a></li><li><a href="arch/x86/fn._mm_sha1rnds4_epu32.html">arch::x86::_mm_sha1rnds4_epu32</a></li><li><a href="arch/x86/fn._mm_sha256msg1_epu32.html">arch::x86::_mm_sha256msg1_epu32</a></li><li><a href="arch/x86/fn._mm_sha256msg2_epu32.html">arch::x86::_mm_sha256msg2_epu32</a></li><li><a href="arch/x86/fn._mm_sha256rnds2_epu32.html">arch::x86::_mm_sha256rnds2_epu32</a></li><li><a href="arch/x86/fn._mm_shldi_epi16.html">arch::x86::_mm_shldi_epi16</a></li><li><a href="arch/x86/fn._mm_shldi_epi32.html">arch::x86::_mm_shldi_epi32</a></li><li><a href="arch/x86/fn._mm_shldi_epi64.html">arch::x86::_mm_shldi_epi64</a></li><li><a href="arch/x86/fn._mm_shldv_epi16.html">arch::x86::_mm_shldv_epi16</a></li><li><a href="arch/x86/fn._mm_shldv_epi32.html">arch::x86::_mm_shldv_epi32</a></li><li><a href="arch/x86/fn._mm_shldv_epi64.html">arch::x86::_mm_shldv_epi64</a></li><li><a href="arch/x86/fn._mm_shrdi_epi16.html">arch::x86::_mm_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm_shrdi_epi32.html">arch::x86::_mm_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm_shrdi_epi64.html">arch::x86::_mm_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm_shrdv_epi16.html">arch::x86::_mm_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm_shrdv_epi32.html">arch::x86::_mm_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm_shrdv_epi64.html">arch::x86::_mm_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm_shuffle_epi32.html">arch::x86::_mm_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm_shuffle_epi8.html">arch::x86::_mm_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm_shuffle_pd.html">arch::x86::_mm_shuffle_pd</a></li><li><a href="arch/x86/fn._mm_shuffle_ps.html">arch::x86::_mm_shuffle_ps</a></li><li><a href="arch/x86/fn._mm_shufflehi_epi16.html">arch::x86::_mm_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm_shufflelo_epi16.html">arch::x86::_mm_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm_sign_epi16.html">arch::x86::_mm_sign_epi16</a></li><li><a href="arch/x86/fn._mm_sign_epi32.html">arch::x86::_mm_sign_epi32</a></li><li><a href="arch/x86/fn._mm_sign_epi8.html">arch::x86::_mm_sign_epi8</a></li><li><a href="arch/x86/fn._mm_sll_epi16.html">arch::x86::_mm_sll_epi16</a></li><li><a href="arch/x86/fn._mm_sll_epi32.html">arch::x86::_mm_sll_epi32</a></li><li><a href="arch/x86/fn._mm_sll_epi64.html">arch::x86::_mm_sll_epi64</a></li><li><a href="arch/x86/fn._mm_slli_epi16.html">arch::x86::_mm_slli_epi16</a></li><li><a href="arch/x86/fn._mm_slli_epi32.html">arch::x86::_mm_slli_epi32</a></li><li><a href="arch/x86/fn._mm_slli_epi64.html">arch::x86::_mm_slli_epi64</a></li><li><a href="arch/x86/fn._mm_slli_si128.html">arch::x86::_mm_slli_si128</a></li><li><a href="arch/x86/fn._mm_sllv_epi16.html">arch::x86::_mm_sllv_epi16</a></li><li><a href="arch/x86/fn._mm_sllv_epi32.html">arch::x86::_mm_sllv_epi32</a></li><li><a href="arch/x86/fn._mm_sllv_epi64.html">arch::x86::_mm_sllv_epi64</a></li><li><a href="arch/x86/fn._mm_sqrt_pd.html">arch::x86::_mm_sqrt_pd</a></li><li><a href="arch/x86/fn._mm_sqrt_ps.html">arch::x86::_mm_sqrt_ps</a></li><li><a href="arch/x86/fn._mm_sqrt_round_sd.html">arch::x86::_mm_sqrt_round_sd</a></li><li><a href="arch/x86/fn._mm_sqrt_round_ss.html">arch::x86::_mm_sqrt_round_ss</a></li><li><a href="arch/x86/fn._mm_sqrt_sd.html">arch::x86::_mm_sqrt_sd</a></li><li><a href="arch/x86/fn._mm_sqrt_ss.html">arch::x86::_mm_sqrt_ss</a></li><li><a href="arch/x86/fn._mm_sra_epi16.html">arch::x86::_mm_sra_epi16</a></li><li><a href="arch/x86/fn._mm_sra_epi32.html">arch::x86::_mm_sra_epi32</a></li><li><a href="arch/x86/fn._mm_sra_epi64.html">arch::x86::_mm_sra_epi64</a></li><li><a href="arch/x86/fn._mm_srai_epi16.html">arch::x86::_mm_srai_epi16</a></li><li><a href="arch/x86/fn._mm_srai_epi32.html">arch::x86::_mm_srai_epi32</a></li><li><a href="arch/x86/fn._mm_srai_epi64.html">arch::x86::_mm_srai_epi64</a></li><li><a href="arch/x86/fn._mm_srav_epi16.html">arch::x86::_mm_srav_epi16</a></li><li><a href="arch/x86/fn._mm_srav_epi32.html">arch::x86::_mm_srav_epi32</a></li><li><a href="arch/x86/fn._mm_srav_epi64.html">arch::x86::_mm_srav_epi64</a></li><li><a href="arch/x86/fn._mm_srl_epi16.html">arch::x86::_mm_srl_epi16</a></li><li><a href="arch/x86/fn._mm_srl_epi32.html">arch::x86::_mm_srl_epi32</a></li><li><a href="arch/x86/fn._mm_srl_epi64.html">arch::x86::_mm_srl_epi64</a></li><li><a href="arch/x86/fn._mm_srli_epi16.html">arch::x86::_mm_srli_epi16</a></li><li><a href="arch/x86/fn._mm_srli_epi32.html">arch::x86::_mm_srli_epi32</a></li><li><a href="arch/x86/fn._mm_srli_epi64.html">arch::x86::_mm_srli_epi64</a></li><li><a href="arch/x86/fn._mm_srli_si128.html">arch::x86::_mm_srli_si128</a></li><li><a href="arch/x86/fn._mm_srlv_epi16.html">arch::x86::_mm_srlv_epi16</a></li><li><a href="arch/x86/fn._mm_srlv_epi32.html">arch::x86::_mm_srlv_epi32</a></li><li><a href="arch/x86/fn._mm_srlv_epi64.html">arch::x86::_mm_srlv_epi64</a></li><li><a href="arch/x86/fn._mm_store1_pd.html">arch::x86::_mm_store1_pd</a></li><li><a href="arch/x86/fn._mm_store1_ps.html">arch::x86::_mm_store1_ps</a></li><li><a href="arch/x86/fn._mm_store_epi32.html">arch::x86::_mm_store_epi32</a></li><li><a href="arch/x86/fn._mm_store_epi64.html">arch::x86::_mm_store_epi64</a></li><li><a href="arch/x86/fn._mm_store_pd.html">arch::x86::_mm_store_pd</a></li><li><a href="arch/x86/fn._mm_store_pd1.html">arch::x86::_mm_store_pd1</a></li><li><a href="arch/x86/fn._mm_store_ps.html">arch::x86::_mm_store_ps</a></li><li><a href="arch/x86/fn._mm_store_ps1.html">arch::x86::_mm_store_ps1</a></li><li><a href="arch/x86/fn._mm_store_sd.html">arch::x86::_mm_store_sd</a></li><li><a href="arch/x86/fn._mm_store_si128.html">arch::x86::_mm_store_si128</a></li><li><a href="arch/x86/fn._mm_store_ss.html">arch::x86::_mm_store_ss</a></li><li><a href="arch/x86/fn._mm_storeh_pd.html">arch::x86::_mm_storeh_pd</a></li><li><a href="arch/x86/fn._mm_storel_epi64.html">arch::x86::_mm_storel_epi64</a></li><li><a href="arch/x86/fn._mm_storel_pd.html">arch::x86::_mm_storel_pd</a></li><li><a href="arch/x86/fn._mm_storer_pd.html">arch::x86::_mm_storer_pd</a></li><li><a href="arch/x86/fn._mm_storer_ps.html">arch::x86::_mm_storer_ps</a></li><li><a href="arch/x86/fn._mm_storeu_epi16.html">arch::x86::_mm_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_storeu_epi32.html">arch::x86::_mm_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_storeu_epi64.html">arch::x86::_mm_storeu_epi64</a></li><li><a href="arch/x86/fn._mm_storeu_epi8.html">arch::x86::_mm_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_storeu_pd.html">arch::x86::_mm_storeu_pd</a></li><li><a href="arch/x86/fn._mm_storeu_ps.html">arch::x86::_mm_storeu_ps</a></li><li><a href="arch/x86/fn._mm_storeu_si128.html">arch::x86::_mm_storeu_si128</a></li><li><a href="arch/x86/fn._mm_stream_pd.html">arch::x86::_mm_stream_pd</a></li><li><a href="arch/x86/fn._mm_stream_ps.html">arch::x86::_mm_stream_ps</a></li><li><a href="arch/x86/fn._mm_stream_sd.html">arch::x86::_mm_stream_sd</a></li><li><a href="arch/x86/fn._mm_stream_si128.html">arch::x86::_mm_stream_si128</a></li><li><a href="arch/x86/fn._mm_stream_si32.html">arch::x86::_mm_stream_si32</a></li><li><a href="arch/x86/fn._mm_stream_ss.html">arch::x86::_mm_stream_ss</a></li><li><a href="arch/x86/fn._mm_sub_epi16.html">arch::x86::_mm_sub_epi16</a></li><li><a href="arch/x86/fn._mm_sub_epi32.html">arch::x86::_mm_sub_epi32</a></li><li><a href="arch/x86/fn._mm_sub_epi64.html">arch::x86::_mm_sub_epi64</a></li><li><a href="arch/x86/fn._mm_sub_epi8.html">arch::x86::_mm_sub_epi8</a></li><li><a href="arch/x86/fn._mm_sub_pd.html">arch::x86::_mm_sub_pd</a></li><li><a href="arch/x86/fn._mm_sub_ps.html">arch::x86::_mm_sub_ps</a></li><li><a href="arch/x86/fn._mm_sub_round_sd.html">arch::x86::_mm_sub_round_sd</a></li><li><a href="arch/x86/fn._mm_sub_round_ss.html">arch::x86::_mm_sub_round_ss</a></li><li><a href="arch/x86/fn._mm_sub_sd.html">arch::x86::_mm_sub_sd</a></li><li><a href="arch/x86/fn._mm_sub_ss.html">arch::x86::_mm_sub_ss</a></li><li><a href="arch/x86/fn._mm_subs_epi16.html">arch::x86::_mm_subs_epi16</a></li><li><a href="arch/x86/fn._mm_subs_epi8.html">arch::x86::_mm_subs_epi8</a></li><li><a href="arch/x86/fn._mm_subs_epu16.html">arch::x86::_mm_subs_epu16</a></li><li><a href="arch/x86/fn._mm_subs_epu8.html">arch::x86::_mm_subs_epu8</a></li><li><a href="arch/x86/fn._mm_ternarylogic_epi32.html">arch::x86::_mm_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm_ternarylogic_epi64.html">arch::x86::_mm_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm_test_all_ones.html">arch::x86::_mm_test_all_ones</a></li><li><a href="arch/x86/fn._mm_test_all_zeros.html">arch::x86::_mm_test_all_zeros</a></li><li><a href="arch/x86/fn._mm_test_epi16_mask.html">arch::x86::_mm_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm_test_epi32_mask.html">arch::x86::_mm_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm_test_epi64_mask.html">arch::x86::_mm_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm_test_epi8_mask.html">arch::x86::_mm_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm_test_mix_ones_zeros.html">arch::x86::_mm_test_mix_ones_zeros</a></li><li><a href="arch/x86/fn._mm_testc_pd.html">arch::x86::_mm_testc_pd</a></li><li><a href="arch/x86/fn._mm_testc_ps.html">arch::x86::_mm_testc_ps</a></li><li><a href="arch/x86/fn._mm_testc_si128.html">arch::x86::_mm_testc_si128</a></li><li><a href="arch/x86/fn._mm_testn_epi16_mask.html">arch::x86::_mm_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm_testn_epi32_mask.html">arch::x86::_mm_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm_testn_epi64_mask.html">arch::x86::_mm_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm_testn_epi8_mask.html">arch::x86::_mm_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm_testnzc_pd.html">arch::x86::_mm_testnzc_pd</a></li><li><a href="arch/x86/fn._mm_testnzc_ps.html">arch::x86::_mm_testnzc_ps</a></li><li><a href="arch/x86/fn._mm_testnzc_si128.html">arch::x86::_mm_testnzc_si128</a></li><li><a href="arch/x86/fn._mm_testz_pd.html">arch::x86::_mm_testz_pd</a></li><li><a href="arch/x86/fn._mm_testz_ps.html">arch::x86::_mm_testz_ps</a></li><li><a href="arch/x86/fn._mm_testz_si128.html">arch::x86::_mm_testz_si128</a></li><li><a href="arch/x86/fn._mm_tzcnt_32.html">arch::x86::_mm_tzcnt_32</a></li><li><a href="arch/x86/fn._mm_ucomieq_sd.html">arch::x86::_mm_ucomieq_sd</a></li><li><a href="arch/x86/fn._mm_ucomieq_ss.html">arch::x86::_mm_ucomieq_ss</a></li><li><a href="arch/x86/fn._mm_ucomige_sd.html">arch::x86::_mm_ucomige_sd</a></li><li><a href="arch/x86/fn._mm_ucomige_ss.html">arch::x86::_mm_ucomige_ss</a></li><li><a href="arch/x86/fn._mm_ucomigt_sd.html">arch::x86::_mm_ucomigt_sd</a></li><li><a href="arch/x86/fn._mm_ucomigt_ss.html">arch::x86::_mm_ucomigt_ss</a></li><li><a href="arch/x86/fn._mm_ucomile_sd.html">arch::x86::_mm_ucomile_sd</a></li><li><a href="arch/x86/fn._mm_ucomile_ss.html">arch::x86::_mm_ucomile_ss</a></li><li><a href="arch/x86/fn._mm_ucomilt_sd.html">arch::x86::_mm_ucomilt_sd</a></li><li><a href="arch/x86/fn._mm_ucomilt_ss.html">arch::x86::_mm_ucomilt_ss</a></li><li><a href="arch/x86/fn._mm_ucomineq_sd.html">arch::x86::_mm_ucomineq_sd</a></li><li><a href="arch/x86/fn._mm_ucomineq_ss.html">arch::x86::_mm_ucomineq_ss</a></li><li><a href="arch/x86/fn._mm_undefined_pd.html">arch::x86::_mm_undefined_pd</a></li><li><a href="arch/x86/fn._mm_undefined_ps.html">arch::x86::_mm_undefined_ps</a></li><li><a href="arch/x86/fn._mm_undefined_si128.html">arch::x86::_mm_undefined_si128</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi16.html">arch::x86::_mm_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi32.html">arch::x86::_mm_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi64.html">arch::x86::_mm_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi8.html">arch::x86::_mm_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm_unpackhi_pd.html">arch::x86::_mm_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm_unpackhi_ps.html">arch::x86::_mm_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi16.html">arch::x86::_mm_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi32.html">arch::x86::_mm_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi64.html">arch::x86::_mm_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi8.html">arch::x86::_mm_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm_unpacklo_pd.html">arch::x86::_mm_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm_unpacklo_ps.html">arch::x86::_mm_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm_xor_epi32.html">arch::x86::_mm_xor_epi32</a></li><li><a href="arch/x86/fn._mm_xor_epi64.html">arch::x86::_mm_xor_epi64</a></li><li><a href="arch/x86/fn._mm_xor_pd.html">arch::x86::_mm_xor_pd</a></li><li><a href="arch/x86/fn._mm_xor_ps.html">arch::x86::_mm_xor_ps</a></li><li><a href="arch/x86/fn._mm_xor_si128.html">arch::x86::_mm_xor_si128</a></li><li><a href="arch/x86/fn._mulx_u32.html">arch::x86::_mulx_u32</a></li><li><a href="arch/x86/fn._pdep_u32.html">arch::x86::_pdep_u32</a></li><li><a href="arch/x86/fn._pext_u32.html">arch::x86::_pext_u32</a></li><li><a href="arch/x86/fn._popcnt32.html">arch::x86::_popcnt32</a></li><li><a href="arch/x86/fn._rdrand16_step.html">arch::x86::_rdrand16_step</a></li><li><a href="arch/x86/fn._rdrand32_step.html">arch::x86::_rdrand32_step</a></li><li><a href="arch/x86/fn._rdseed16_step.html">arch::x86::_rdseed16_step</a></li><li><a href="arch/x86/fn._rdseed32_step.html">arch::x86::_rdseed32_step</a></li><li><a href="arch/x86/fn._rdtsc.html">arch::x86::_rdtsc</a></li><li><a href="arch/x86/fn._store_mask32.html">arch::x86::_store_mask32</a></li><li><a href="arch/x86/fn._store_mask64.html">arch::x86::_store_mask64</a></li><li><a href="arch/x86/fn._subborrow_u32.html">arch::x86::_subborrow_u32</a></li><li><a href="arch/x86/fn._t1mskc_u32.html">arch::x86::_t1mskc_u32</a></li><li><a href="arch/x86/fn._t1mskc_u64.html">arch::x86::_t1mskc_u64</a></li><li><a href="arch/x86/fn._tzcnt_u32.html">arch::x86::_tzcnt_u32</a></li><li><a href="arch/x86/fn._tzmsk_u32.html">arch::x86::_tzmsk_u32</a></li><li><a href="arch/x86/fn._tzmsk_u64.html">arch::x86::_tzmsk_u64</a></li><li><a href="arch/x86/fn._xabort.html">arch::x86::_xabort</a></li><li><a href="arch/x86/fn._xabort_code.html">arch::x86::_xabort_code</a></li><li><a href="arch/x86/fn._xbegin.html">arch::x86::_xbegin</a></li><li><a href="arch/x86/fn._xend.html">arch::x86::_xend</a></li><li><a href="arch/x86/fn._xgetbv.html">arch::x86::_xgetbv</a></li><li><a href="arch/x86/fn._xrstor.html">arch::x86::_xrstor</a></li><li><a href="arch/x86/fn._xrstors.html">arch::x86::_xrstors</a></li><li><a href="arch/x86/fn._xsave.html">arch::x86::_xsave</a></li><li><a href="arch/x86/fn._xsavec.html">arch::x86::_xsavec</a></li><li><a href="arch/x86/fn._xsaveopt.html">arch::x86::_xsaveopt</a></li><li><a href="arch/x86/fn._xsaves.html">arch::x86::_xsaves</a></li><li><a href="arch/x86/fn._xsetbv.html">arch::x86::_xsetbv</a></li><li><a href="arch/x86/fn._xtest.html">arch::x86::_xtest</a></li><li><a href="arch/x86/fn.has_cpuid.html">arch::x86::has_cpuid</a></li><li><a href="arch/x86/fn.ud2.html">arch::x86::ud2</a></li><li><a href="arch/x86_64/fn._MM_GET_EXCEPTION_MASK.html">arch::x86_64::_MM_GET_EXCEPTION_MASK</a></li><li><a href="arch/x86_64/fn._MM_GET_EXCEPTION_STATE.html">arch::x86_64::_MM_GET_EXCEPTION_STATE</a></li><li><a href="arch/x86_64/fn._MM_GET_FLUSH_ZERO_MODE.html">arch::x86_64::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86_64/fn._MM_GET_ROUNDING_MODE.html">arch::x86_64::_MM_GET_ROUNDING_MODE</a></li><li><a href="arch/x86_64/fn._MM_SET_EXCEPTION_MASK.html">arch::x86_64::_MM_SET_EXCEPTION_MASK</a></li><li><a href="arch/x86_64/fn._MM_SET_EXCEPTION_STATE.html">arch::x86_64::_MM_SET_EXCEPTION_STATE</a></li><li><a href="arch/x86_64/fn._MM_SET_FLUSH_ZERO_MODE.html">arch::x86_64::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86_64/fn._MM_SET_ROUNDING_MODE.html">arch::x86_64::_MM_SET_ROUNDING_MODE</a></li><li><a href="arch/x86_64/fn._MM_SHUFFLE.html">arch::x86_64::_MM_SHUFFLE</a></li><li><a href="arch/x86_64/fn._MM_TRANSPOSE4_PS.html">arch::x86_64::_MM_TRANSPOSE4_PS</a></li><li><a href="arch/x86_64/fn.__cpuid.html">arch::x86_64::__cpuid</a></li><li><a href="arch/x86_64/fn.__cpuid_count.html">arch::x86_64::__cpuid_count</a></li><li><a href="arch/x86_64/fn.__get_cpuid_max.html">arch::x86_64::__get_cpuid_max</a></li><li><a href="arch/x86_64/fn.__rdtscp.html">arch::x86_64::__rdtscp</a></li><li><a href="arch/x86_64/fn.__readeflags.html">arch::x86_64::__readeflags</a></li><li><a href="arch/x86_64/fn.__writeeflags.html">arch::x86_64::__writeeflags</a></li><li><a href="arch/x86_64/fn._addcarry_u32.html">arch::x86_64::_addcarry_u32</a></li><li><a href="arch/x86_64/fn._addcarry_u64.html">arch::x86_64::_addcarry_u64</a></li><li><a href="arch/x86_64/fn._addcarryx_u32.html">arch::x86_64::_addcarryx_u32</a></li><li><a href="arch/x86_64/fn._addcarryx_u64.html">arch::x86_64::_addcarryx_u64</a></li><li><a href="arch/x86_64/fn._andn_u32.html">arch::x86_64::_andn_u32</a></li><li><a href="arch/x86_64/fn._andn_u64.html">arch::x86_64::_andn_u64</a></li><li><a href="arch/x86_64/fn._bextr2_u32.html">arch::x86_64::_bextr2_u32</a></li><li><a href="arch/x86_64/fn._bextr2_u64.html">arch::x86_64::_bextr2_u64</a></li><li><a href="arch/x86_64/fn._bextr_u32.html">arch::x86_64::_bextr_u32</a></li><li><a href="arch/x86_64/fn._bextr_u64.html">arch::x86_64::_bextr_u64</a></li><li><a href="arch/x86_64/fn._bittest.html">arch::x86_64::_bittest</a></li><li><a href="arch/x86_64/fn._bittest64.html">arch::x86_64::_bittest64</a></li><li><a href="arch/x86_64/fn._bittestandcomplement.html">arch::x86_64::_bittestandcomplement</a></li><li><a href="arch/x86_64/fn._bittestandcomplement64.html">arch::x86_64::_bittestandcomplement64</a></li><li><a href="arch/x86_64/fn._bittestandreset.html">arch::x86_64::_bittestandreset</a></li><li><a href="arch/x86_64/fn._bittestandreset64.html">arch::x86_64::_bittestandreset64</a></li><li><a href="arch/x86_64/fn._bittestandset.html">arch::x86_64::_bittestandset</a></li><li><a href="arch/x86_64/fn._bittestandset64.html">arch::x86_64::_bittestandset64</a></li><li><a href="arch/x86_64/fn._blcfill_u32.html">arch::x86_64::_blcfill_u32</a></li><li><a href="arch/x86_64/fn._blcfill_u64.html">arch::x86_64::_blcfill_u64</a></li><li><a href="arch/x86_64/fn._blci_u32.html">arch::x86_64::_blci_u32</a></li><li><a href="arch/x86_64/fn._blci_u64.html">arch::x86_64::_blci_u64</a></li><li><a href="arch/x86_64/fn._blcic_u32.html">arch::x86_64::_blcic_u32</a></li><li><a href="arch/x86_64/fn._blcic_u64.html">arch::x86_64::_blcic_u64</a></li><li><a href="arch/x86_64/fn._blcmsk_u32.html">arch::x86_64::_blcmsk_u32</a></li><li><a href="arch/x86_64/fn._blcmsk_u64.html">arch::x86_64::_blcmsk_u64</a></li><li><a href="arch/x86_64/fn._blcs_u32.html">arch::x86_64::_blcs_u32</a></li><li><a href="arch/x86_64/fn._blcs_u64.html">arch::x86_64::_blcs_u64</a></li><li><a href="arch/x86_64/fn._blsfill_u32.html">arch::x86_64::_blsfill_u32</a></li><li><a href="arch/x86_64/fn._blsfill_u64.html">arch::x86_64::_blsfill_u64</a></li><li><a href="arch/x86_64/fn._blsi_u32.html">arch::x86_64::_blsi_u32</a></li><li><a href="arch/x86_64/fn._blsi_u64.html">arch::x86_64::_blsi_u64</a></li><li><a href="arch/x86_64/fn._blsic_u32.html">arch::x86_64::_blsic_u32</a></li><li><a href="arch/x86_64/fn._blsic_u64.html">arch::x86_64::_blsic_u64</a></li><li><a href="arch/x86_64/fn._blsmsk_u32.html">arch::x86_64::_blsmsk_u32</a></li><li><a href="arch/x86_64/fn._blsmsk_u64.html">arch::x86_64::_blsmsk_u64</a></li><li><a href="arch/x86_64/fn._blsr_u32.html">arch::x86_64::_blsr_u32</a></li><li><a href="arch/x86_64/fn._blsr_u64.html">arch::x86_64::_blsr_u64</a></li><li><a href="arch/x86_64/fn._bswap.html">arch::x86_64::_bswap</a></li><li><a href="arch/x86_64/fn._bswap64.html">arch::x86_64::_bswap64</a></li><li><a href="arch/x86_64/fn._bzhi_u32.html">arch::x86_64::_bzhi_u32</a></li><li><a href="arch/x86_64/fn._bzhi_u64.html">arch::x86_64::_bzhi_u64</a></li><li><a href="arch/x86_64/fn._fxrstor.html">arch::x86_64::_fxrstor</a></li><li><a href="arch/x86_64/fn._fxrstor64.html">arch::x86_64::_fxrstor64</a></li><li><a href="arch/x86_64/fn._fxsave.html">arch::x86_64::_fxsave</a></li><li><a href="arch/x86_64/fn._fxsave64.html">arch::x86_64::_fxsave64</a></li><li><a href="arch/x86_64/fn._kadd_mask32.html">arch::x86_64::_kadd_mask32</a></li><li><a href="arch/x86_64/fn._kadd_mask64.html">arch::x86_64::_kadd_mask64</a></li><li><a href="arch/x86_64/fn._kand_mask16.html">arch::x86_64::_kand_mask16</a></li><li><a href="arch/x86_64/fn._kand_mask32.html">arch::x86_64::_kand_mask32</a></li><li><a href="arch/x86_64/fn._kand_mask64.html">arch::x86_64::_kand_mask64</a></li><li><a href="arch/x86_64/fn._kandn_mask16.html">arch::x86_64::_kandn_mask16</a></li><li><a href="arch/x86_64/fn._kandn_mask32.html">arch::x86_64::_kandn_mask32</a></li><li><a href="arch/x86_64/fn._kandn_mask64.html">arch::x86_64::_kandn_mask64</a></li><li><a href="arch/x86_64/fn._knot_mask16.html">arch::x86_64::_knot_mask16</a></li><li><a href="arch/x86_64/fn._knot_mask32.html">arch::x86_64::_knot_mask32</a></li><li><a href="arch/x86_64/fn._knot_mask64.html">arch::x86_64::_knot_mask64</a></li><li><a href="arch/x86_64/fn._kor_mask16.html">arch::x86_64::_kor_mask16</a></li><li><a href="arch/x86_64/fn._kor_mask32.html">arch::x86_64::_kor_mask32</a></li><li><a href="arch/x86_64/fn._kor_mask64.html">arch::x86_64::_kor_mask64</a></li><li><a href="arch/x86_64/fn._kxnor_mask16.html">arch::x86_64::_kxnor_mask16</a></li><li><a href="arch/x86_64/fn._kxnor_mask32.html">arch::x86_64::_kxnor_mask32</a></li><li><a href="arch/x86_64/fn._kxnor_mask64.html">arch::x86_64::_kxnor_mask64</a></li><li><a href="arch/x86_64/fn._kxor_mask16.html">arch::x86_64::_kxor_mask16</a></li><li><a href="arch/x86_64/fn._kxor_mask32.html">arch::x86_64::_kxor_mask32</a></li><li><a href="arch/x86_64/fn._kxor_mask64.html">arch::x86_64::_kxor_mask64</a></li><li><a href="arch/x86_64/fn._load_mask32.html">arch::x86_64::_load_mask32</a></li><li><a href="arch/x86_64/fn._load_mask64.html">arch::x86_64::_load_mask64</a></li><li><a href="arch/x86_64/fn._lzcnt_u32.html">arch::x86_64::_lzcnt_u32</a></li><li><a href="arch/x86_64/fn._lzcnt_u64.html">arch::x86_64::_lzcnt_u64</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi16.html">arch::x86_64::_mm256_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi32.html">arch::x86_64::_mm256_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi64.html">arch::x86_64::_mm256_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi8.html">arch::x86_64::_mm256_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_add_epi16.html">arch::x86_64::_mm256_add_epi16</a></li><li><a href="arch/x86_64/fn._mm256_add_epi32.html">arch::x86_64::_mm256_add_epi32</a></li><li><a href="arch/x86_64/fn._mm256_add_epi64.html">arch::x86_64::_mm256_add_epi64</a></li><li><a href="arch/x86_64/fn._mm256_add_epi8.html">arch::x86_64::_mm256_add_epi8</a></li><li><a href="arch/x86_64/fn._mm256_add_pd.html">arch::x86_64::_mm256_add_pd</a></li><li><a href="arch/x86_64/fn._mm256_add_ps.html">arch::x86_64::_mm256_add_ps</a></li><li><a href="arch/x86_64/fn._mm256_adds_epi16.html">arch::x86_64::_mm256_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_adds_epi8.html">arch::x86_64::_mm256_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm256_adds_epu16.html">arch::x86_64::_mm256_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm256_adds_epu8.html">arch::x86_64::_mm256_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm256_addsub_pd.html">arch::x86_64::_mm256_addsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_addsub_ps.html">arch::x86_64::_mm256_addsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_aesdec_epi128.html">arch::x86_64::_mm256_aesdec_epi128</a></li><li><a href="arch/x86_64/fn._mm256_aesdeclast_epi128.html">arch::x86_64::_mm256_aesdeclast_epi128</a></li><li><a href="arch/x86_64/fn._mm256_aesenc_epi128.html">arch::x86_64::_mm256_aesenc_epi128</a></li><li><a href="arch/x86_64/fn._mm256_aesenclast_epi128.html">arch::x86_64::_mm256_aesenclast_epi128</a></li><li><a href="arch/x86_64/fn._mm256_alignr_epi32.html">arch::x86_64::_mm256_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_alignr_epi64.html">arch::x86_64::_mm256_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm256_alignr_epi8.html">arch::x86_64::_mm256_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_and_pd.html">arch::x86_64::_mm256_and_pd</a></li><li><a href="arch/x86_64/fn._mm256_and_ps.html">arch::x86_64::_mm256_and_ps</a></li><li><a href="arch/x86_64/fn._mm256_and_si256.html">arch::x86_64::_mm256_and_si256</a></li><li><a href="arch/x86_64/fn._mm256_andnot_pd.html">arch::x86_64::_mm256_andnot_pd</a></li><li><a href="arch/x86_64/fn._mm256_andnot_ps.html">arch::x86_64::_mm256_andnot_ps</a></li><li><a href="arch/x86_64/fn._mm256_andnot_si256.html">arch::x86_64::_mm256_andnot_si256</a></li><li><a href="arch/x86_64/fn._mm256_avg_epu16.html">arch::x86_64::_mm256_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm256_avg_epu8.html">arch::x86_64::_mm256_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm256_bitshuffle_epi64_mask.html">arch::x86_64::_mm256_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_blend_epi16.html">arch::x86_64::_mm256_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm256_blend_epi32.html">arch::x86_64::_mm256_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm256_blend_pd.html">arch::x86_64::_mm256_blend_pd</a></li><li><a href="arch/x86_64/fn._mm256_blend_ps.html">arch::x86_64::_mm256_blend_ps</a></li><li><a href="arch/x86_64/fn._mm256_blendv_epi8.html">arch::x86_64::_mm256_blendv_epi8</a></li><li><a href="arch/x86_64/fn._mm256_blendv_pd.html">arch::x86_64::_mm256_blendv_pd</a></li><li><a href="arch/x86_64/fn._mm256_blendv_ps.html">arch::x86_64::_mm256_blendv_ps</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_f32x4.html">arch::x86_64::_mm256_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_i32x4.html">arch::x86_64::_mm256_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_pd.html">arch::x86_64::_mm256_broadcast_pd</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_ps.html">arch::x86_64::_mm256_broadcast_ps</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_sd.html">arch::x86_64::_mm256_broadcast_sd</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_ss.html">arch::x86_64::_mm256_broadcast_ss</a></li><li><a href="arch/x86_64/fn._mm256_broadcastb_epi8.html">arch::x86_64::_mm256_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm256_broadcastd_epi32.html">arch::x86_64::_mm256_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_broadcastmb_epi64.html">arch::x86_64::_mm256_broadcastmb_epi64</a></li><li><a href="arch/x86_64/fn._mm256_broadcastmw_epi32.html">arch::x86_64::_mm256_broadcastmw_epi32</a></li><li><a href="arch/x86_64/fn._mm256_broadcastq_epi64.html">arch::x86_64::_mm256_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_broadcastsd_pd.html">arch::x86_64::_mm256_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm256_broadcastsi128_si256.html">arch::x86_64::_mm256_broadcastsi128_si256</a></li><li><a href="arch/x86_64/fn._mm256_broadcastss_ps.html">arch::x86_64::_mm256_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm256_broadcastw_epi16.html">arch::x86_64::_mm256_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm256_bslli_epi128.html">arch::x86_64::_mm256_bslli_epi128</a></li><li><a href="arch/x86_64/fn._mm256_bsrli_epi128.html">arch::x86_64::_mm256_bsrli_epi128</a></li><li><a href="arch/x86_64/fn._mm256_castpd128_pd256.html">arch::x86_64::_mm256_castpd128_pd256</a></li><li><a href="arch/x86_64/fn._mm256_castpd256_pd128.html">arch::x86_64::_mm256_castpd256_pd128</a></li><li><a href="arch/x86_64/fn._mm256_castpd_ps.html">arch::x86_64::_mm256_castpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_castpd_si256.html">arch::x86_64::_mm256_castpd_si256</a></li><li><a href="arch/x86_64/fn._mm256_castps128_ps256.html">arch::x86_64::_mm256_castps128_ps256</a></li><li><a href="arch/x86_64/fn._mm256_castps256_ps128.html">arch::x86_64::_mm256_castps256_ps128</a></li><li><a href="arch/x86_64/fn._mm256_castps_pd.html">arch::x86_64::_mm256_castps_pd</a></li><li><a href="arch/x86_64/fn._mm256_castps_si256.html">arch::x86_64::_mm256_castps_si256</a></li><li><a href="arch/x86_64/fn._mm256_castsi128_si256.html">arch::x86_64::_mm256_castsi128_si256</a></li><li><a href="arch/x86_64/fn._mm256_castsi256_pd.html">arch::x86_64::_mm256_castsi256_pd</a></li><li><a href="arch/x86_64/fn._mm256_castsi256_ps.html">arch::x86_64::_mm256_castsi256_ps</a></li><li><a href="arch/x86_64/fn._mm256_castsi256_si128.html">arch::x86_64::_mm256_castsi256_si128</a></li><li><a href="arch/x86_64/fn._mm256_ceil_pd.html">arch::x86_64::_mm256_ceil_pd</a></li><li><a href="arch/x86_64/fn._mm256_ceil_ps.html">arch::x86_64::_mm256_ceil_ps</a></li><li><a href="arch/x86_64/fn._mm256_clmulepi64_epi128.html">arch::x86_64::_mm256_clmulepi64_epi128</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi16_mask.html">arch::x86_64::_mm256_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi32_mask.html">arch::x86_64::_mm256_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi64_mask.html">arch::x86_64::_mm256_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi8_mask.html">arch::x86_64::_mm256_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu16_mask.html">arch::x86_64::_mm256_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu32_mask.html">arch::x86_64::_mm256_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu64_mask.html">arch::x86_64::_mm256_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu8_mask.html">arch::x86_64::_mm256_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_pd.html">arch::x86_64::_mm256_cmp_pd</a></li><li><a href="arch/x86_64/fn._mm256_cmp_pd_mask.html">arch::x86_64::_mm256_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_ps.html">arch::x86_64::_mm256_cmp_ps</a></li><li><a href="arch/x86_64/fn._mm256_cmp_ps_mask.html">arch::x86_64::_mm256_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi16.html">arch::x86_64::_mm256_cmpeq_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi16_mask.html">arch::x86_64::_mm256_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi32.html">arch::x86_64::_mm256_cmpeq_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi32_mask.html">arch::x86_64::_mm256_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi64.html">arch::x86_64::_mm256_cmpeq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi64_mask.html">arch::x86_64::_mm256_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi8.html">arch::x86_64::_mm256_cmpeq_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi8_mask.html">arch::x86_64::_mm256_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu16_mask.html">arch::x86_64::_mm256_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu32_mask.html">arch::x86_64::_mm256_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu64_mask.html">arch::x86_64::_mm256_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu8_mask.html">arch::x86_64::_mm256_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi16_mask.html">arch::x86_64::_mm256_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi32_mask.html">arch::x86_64::_mm256_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi64_mask.html">arch::x86_64::_mm256_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi8_mask.html">arch::x86_64::_mm256_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu16_mask.html">arch::x86_64::_mm256_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu32_mask.html">arch::x86_64::_mm256_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu64_mask.html">arch::x86_64::_mm256_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu8_mask.html">arch::x86_64::_mm256_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi16.html">arch::x86_64::_mm256_cmpgt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi16_mask.html">arch::x86_64::_mm256_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi32.html">arch::x86_64::_mm256_cmpgt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi32_mask.html">arch::x86_64::_mm256_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi64.html">arch::x86_64::_mm256_cmpgt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi64_mask.html">arch::x86_64::_mm256_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi8.html">arch::x86_64::_mm256_cmpgt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi8_mask.html">arch::x86_64::_mm256_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu16_mask.html">arch::x86_64::_mm256_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu32_mask.html">arch::x86_64::_mm256_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu64_mask.html">arch::x86_64::_mm256_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu8_mask.html">arch::x86_64::_mm256_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi16_mask.html">arch::x86_64::_mm256_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi32_mask.html">arch::x86_64::_mm256_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi64_mask.html">arch::x86_64::_mm256_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi8_mask.html">arch::x86_64::_mm256_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu16_mask.html">arch::x86_64::_mm256_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu32_mask.html">arch::x86_64::_mm256_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu64_mask.html">arch::x86_64::_mm256_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu8_mask.html">arch::x86_64::_mm256_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi16_mask.html">arch::x86_64::_mm256_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi32_mask.html">arch::x86_64::_mm256_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi64_mask.html">arch::x86_64::_mm256_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi8_mask.html">arch::x86_64::_mm256_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu16_mask.html">arch::x86_64::_mm256_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu32_mask.html">arch::x86_64::_mm256_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu64_mask.html">arch::x86_64::_mm256_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu8_mask.html">arch::x86_64::_mm256_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi16_mask.html">arch::x86_64::_mm256_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi32_mask.html">arch::x86_64::_mm256_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi64_mask.html">arch::x86_64::_mm256_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi8_mask.html">arch::x86_64::_mm256_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu16_mask.html">arch::x86_64::_mm256_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu32_mask.html">arch::x86_64::_mm256_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu64_mask.html">arch::x86_64::_mm256_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu8_mask.html">arch::x86_64::_mm256_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_conflict_epi32.html">arch::x86_64::_mm256_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm256_conflict_epi64.html">arch::x86_64::_mm256_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi16_epi32.html">arch::x86_64::_mm256_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi16_epi64.html">arch::x86_64::_mm256_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi16_epi8.html">arch::x86_64::_mm256_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_epi16.html">arch::x86_64::_mm256_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_epi64.html">arch::x86_64::_mm256_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_epi8.html">arch::x86_64::_mm256_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_pd.html">arch::x86_64::_mm256_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_ps.html">arch::x86_64::_mm256_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi64_epi16.html">arch::x86_64::_mm256_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi64_epi32.html">arch::x86_64::_mm256_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi64_epi8.html">arch::x86_64::_mm256_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi8_epi16.html">arch::x86_64::_mm256_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi8_epi32.html">arch::x86_64::_mm256_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi8_epi64.html">arch::x86_64::_mm256_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu16_epi32.html">arch::x86_64::_mm256_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu16_epi64.html">arch::x86_64::_mm256_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu32_epi64.html">arch::x86_64::_mm256_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu32_pd.html">arch::x86_64::_mm256_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu8_epi16.html">arch::x86_64::_mm256_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu8_epi32.html">arch::x86_64::_mm256_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu8_epi64.html">arch::x86_64::_mm256_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtne2ps_pbh.html">arch::x86_64::_mm256_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_cvtneps_pbh.html">arch::x86_64::_mm256_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_cvtpd_epi32.html">arch::x86_64::_mm256_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtpd_epu32.html">arch::x86_64::_mm256_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvtpd_ps.html">arch::x86_64::_mm256_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_cvtph_ps.html">arch::x86_64::_mm256_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_epi32.html">arch::x86_64::_mm256_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_epu32.html">arch::x86_64::_mm256_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_pd.html">arch::x86_64::_mm256_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_ph.html">arch::x86_64::_mm256_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm256_cvtsd_f64.html">arch::x86_64::_mm256_cvtsd_f64</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi16_epi8.html">arch::x86_64::_mm256_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi32_epi16.html">arch::x86_64::_mm256_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi32_epi8.html">arch::x86_64::_mm256_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi64_epi16.html">arch::x86_64::_mm256_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi64_epi32.html">arch::x86_64::_mm256_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi64_epi8.html">arch::x86_64::_mm256_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtsi256_si32.html">arch::x86_64::_mm256_cvtsi256_si32</a></li><li><a href="arch/x86_64/fn._mm256_cvtss_f32.html">arch::x86_64::_mm256_cvtss_f32</a></li><li><a href="arch/x86_64/fn._mm256_cvttpd_epi32.html">arch::x86_64::_mm256_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvttpd_epu32.html">arch::x86_64::_mm256_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvttps_epi32.html">arch::x86_64::_mm256_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvttps_epu32.html">arch::x86_64::_mm256_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi16_epi8.html">arch::x86_64::_mm256_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi32_epi16.html">arch::x86_64::_mm256_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi32_epi8.html">arch::x86_64::_mm256_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi64_epi16.html">arch::x86_64::_mm256_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi64_epi32.html">arch::x86_64::_mm256_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi64_epi8.html">arch::x86_64::_mm256_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_dbsad_epu8.html">arch::x86_64::_mm256_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_div_pd.html">arch::x86_64::_mm256_div_pd</a></li><li><a href="arch/x86_64/fn._mm256_div_ps.html">arch::x86_64::_mm256_div_ps</a></li><li><a href="arch/x86_64/fn._mm256_dp_ps.html">arch::x86_64::_mm256_dp_ps</a></li><li><a href="arch/x86_64/fn._mm256_dpbf16_ps.html">arch::x86_64::_mm256_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm256_dpbusd_epi32.html">arch::x86_64::_mm256_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_dpbusds_epi32.html">arch::x86_64::_mm256_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_dpwssd_epi32.html">arch::x86_64::_mm256_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_dpwssds_epi32.html">arch::x86_64::_mm256_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi16.html">arch::x86_64::_mm256_extract_epi16</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi32.html">arch::x86_64::_mm256_extract_epi32</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi64.html">arch::x86_64::_mm256_extract_epi64</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi8.html">arch::x86_64::_mm256_extract_epi8</a></li><li><a href="arch/x86_64/fn._mm256_extractf128_pd.html">arch::x86_64::_mm256_extractf128_pd</a></li><li><a href="arch/x86_64/fn._mm256_extractf128_ps.html">arch::x86_64::_mm256_extractf128_ps</a></li><li><a href="arch/x86_64/fn._mm256_extractf128_si256.html">arch::x86_64::_mm256_extractf128_si256</a></li><li><a href="arch/x86_64/fn._mm256_extractf32x4_ps.html">arch::x86_64::_mm256_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm256_extracti128_si256.html">arch::x86_64::_mm256_extracti128_si256</a></li><li><a href="arch/x86_64/fn._mm256_extracti32x4_epi32.html">arch::x86_64::_mm256_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm256_fixupimm_pd.html">arch::x86_64::_mm256_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm256_fixupimm_ps.html">arch::x86_64::_mm256_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm256_floor_pd.html">arch::x86_64::_mm256_floor_pd</a></li><li><a href="arch/x86_64/fn._mm256_floor_ps.html">arch::x86_64::_mm256_floor_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmadd_pd.html">arch::x86_64::_mm256_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmadd_ps.html">arch::x86_64::_mm256_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmaddsub_pd.html">arch::x86_64::_mm256_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmaddsub_ps.html">arch::x86_64::_mm256_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmsub_pd.html">arch::x86_64::_mm256_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmsub_ps.html">arch::x86_64::_mm256_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmsubadd_pd.html">arch::x86_64::_mm256_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmsubadd_ps.html">arch::x86_64::_mm256_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_fnmadd_pd.html">arch::x86_64::_mm256_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_fnmadd_ps.html">arch::x86_64::_mm256_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_fnmsub_pd.html">arch::x86_64::_mm256_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_fnmsub_ps.html">arch::x86_64::_mm256_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_getexp_pd.html">arch::x86_64::_mm256_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm256_getexp_ps.html">arch::x86_64::_mm256_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm256_getmant_pd.html">arch::x86_64::_mm256_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm256_getmant_ps.html">arch::x86_64::_mm256_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm256_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm256_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm256_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_gf2p8mul_epi8.html">arch::x86_64::_mm256_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm256_hadd_epi16.html">arch::x86_64::_mm256_hadd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_hadd_epi32.html">arch::x86_64::_mm256_hadd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_hadd_pd.html">arch::x86_64::_mm256_hadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_hadd_ps.html">arch::x86_64::_mm256_hadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_hadds_epi16.html">arch::x86_64::_mm256_hadds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_hsub_epi16.html">arch::x86_64::_mm256_hsub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_hsub_epi32.html">arch::x86_64::_mm256_hsub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_hsub_pd.html">arch::x86_64::_mm256_hsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_hsub_ps.html">arch::x86_64::_mm256_hsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_hsubs_epi16.html">arch::x86_64::_mm256_hsubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_epi32.html">arch::x86_64::_mm256_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_epi64.html">arch::x86_64::_mm256_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_pd.html">arch::x86_64::_mm256_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_ps.html">arch::x86_64::_mm256_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_i32scatter_epi64.html">arch::x86_64::_mm256_i32scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_epi32.html">arch::x86_64::_mm256_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_epi64.html">arch::x86_64::_mm256_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_pd.html">arch::x86_64::_mm256_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_ps.html">arch::x86_64::_mm256_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi16.html">arch::x86_64::_mm256_insert_epi16</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi32.html">arch::x86_64::_mm256_insert_epi32</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi64.html">arch::x86_64::_mm256_insert_epi64</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi8.html">arch::x86_64::_mm256_insert_epi8</a></li><li><a href="arch/x86_64/fn._mm256_insertf128_pd.html">arch::x86_64::_mm256_insertf128_pd</a></li><li><a href="arch/x86_64/fn._mm256_insertf128_ps.html">arch::x86_64::_mm256_insertf128_ps</a></li><li><a href="arch/x86_64/fn._mm256_insertf128_si256.html">arch::x86_64::_mm256_insertf128_si256</a></li><li><a href="arch/x86_64/fn._mm256_insertf32x4.html">arch::x86_64::_mm256_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm256_inserti128_si256.html">arch::x86_64::_mm256_inserti128_si256</a></li><li><a href="arch/x86_64/fn._mm256_inserti32x4.html">arch::x86_64::_mm256_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm256_lddqu_si256.html">arch::x86_64::_mm256_lddqu_si256</a></li><li><a href="arch/x86_64/fn._mm256_load_epi32.html">arch::x86_64::_mm256_load_epi32</a></li><li><a href="arch/x86_64/fn._mm256_load_epi64.html">arch::x86_64::_mm256_load_epi64</a></li><li><a href="arch/x86_64/fn._mm256_load_pd.html">arch::x86_64::_mm256_load_pd</a></li><li><a href="arch/x86_64/fn._mm256_load_ps.html">arch::x86_64::_mm256_load_ps</a></li><li><a href="arch/x86_64/fn._mm256_load_si256.html">arch::x86_64::_mm256_load_si256</a></li><li><a href="arch/x86_64/fn._mm256_loadu2_m128.html">arch::x86_64::_mm256_loadu2_m128</a></li><li><a href="arch/x86_64/fn._mm256_loadu2_m128d.html">arch::x86_64::_mm256_loadu2_m128d</a></li><li><a href="arch/x86_64/fn._mm256_loadu2_m128i.html">arch::x86_64::_mm256_loadu2_m128i</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi16.html">arch::x86_64::_mm256_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi32.html">arch::x86_64::_mm256_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi64.html">arch::x86_64::_mm256_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi8.html">arch::x86_64::_mm256_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_loadu_pd.html">arch::x86_64::_mm256_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm256_loadu_ps.html">arch::x86_64::_mm256_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm256_loadu_si256.html">arch::x86_64::_mm256_loadu_si256</a></li><li><a href="arch/x86_64/fn._mm256_lzcnt_epi32.html">arch::x86_64::_mm256_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_lzcnt_epi64.html">arch::x86_64::_mm256_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_madd52hi_epu64.html">arch::x86_64::_mm256_madd52hi_epu64</a></li><li><a href="arch/x86_64/fn._mm256_madd52lo_epu64.html">arch::x86_64::_mm256_madd52lo_epu64</a></li><li><a href="arch/x86_64/fn._mm256_madd_epi16.html">arch::x86_64::_mm256_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maddubs_epi16.html">arch::x86_64::_mm256_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi16.html">arch::x86_64::_mm256_mask2_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi32.html">arch::x86_64::_mm256_mask2_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi64.html">arch::x86_64::_mm256_mask2_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi8.html">arch::x86_64::_mm256_mask2_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_pd.html">arch::x86_64::_mm256_mask2_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_ps.html">arch::x86_64::_mm256_mask2_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmadd_pd.html">arch::x86_64::_mm256_mask3_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmadd_ps.html">arch::x86_64::_mm256_mask3_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmaddsub_pd.html">arch::x86_64::_mm256_mask3_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmaddsub_ps.html">arch::x86_64::_mm256_mask3_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsub_pd.html">arch::x86_64::_mm256_mask3_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsub_ps.html">arch::x86_64::_mm256_mask3_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsubadd_pd.html">arch::x86_64::_mm256_mask3_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsubadd_ps.html">arch::x86_64::_mm256_mask3_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmadd_pd.html">arch::x86_64::_mm256_mask3_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmadd_ps.html">arch::x86_64::_mm256_mask3_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmsub_pd.html">arch::x86_64::_mm256_mask3_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmsub_ps.html">arch::x86_64::_mm256_mask3_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi16.html">arch::x86_64::_mm256_mask_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi32.html">arch::x86_64::_mm256_mask_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi64.html">arch::x86_64::_mm256_mask_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi8.html">arch::x86_64::_mm256_mask_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi16.html">arch::x86_64::_mm256_mask_add_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi32.html">arch::x86_64::_mm256_mask_add_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi64.html">arch::x86_64::_mm256_mask_add_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi8.html">arch::x86_64::_mm256_mask_add_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_pd.html">arch::x86_64::_mm256_mask_add_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_ps.html">arch::x86_64::_mm256_mask_add_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epi16.html">arch::x86_64::_mm256_mask_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epi8.html">arch::x86_64::_mm256_mask_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epu16.html">arch::x86_64::_mm256_mask_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epu8.html">arch::x86_64::_mm256_mask_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_alignr_epi32.html">arch::x86_64::_mm256_mask_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_alignr_epi64.html">arch::x86_64::_mm256_mask_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_alignr_epi8.html">arch::x86_64::_mm256_mask_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_and_epi32.html">arch::x86_64::_mm256_mask_and_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_and_epi64.html">arch::x86_64::_mm256_mask_and_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_andnot_epi32.html">arch::x86_64::_mm256_mask_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_andnot_epi64.html">arch::x86_64::_mm256_mask_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_avg_epu16.html">arch::x86_64::_mm256_mask_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_avg_epu8.html">arch::x86_64::_mm256_mask_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_bitshuffle_epi64_mask.html">arch::x86_64::_mm256_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi16.html">arch::x86_64::_mm256_mask_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi32.html">arch::x86_64::_mm256_mask_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi64.html">arch::x86_64::_mm256_mask_blend_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi8.html">arch::x86_64::_mm256_mask_blend_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_pd.html">arch::x86_64::_mm256_mask_blend_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_ps.html">arch::x86_64::_mm256_mask_blend_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcast_f32x4.html">arch::x86_64::_mm256_mask_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcast_i32x4.html">arch::x86_64::_mm256_mask_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastb_epi8.html">arch::x86_64::_mm256_mask_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastd_epi32.html">arch::x86_64::_mm256_mask_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastq_epi64.html">arch::x86_64::_mm256_mask_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastsd_pd.html">arch::x86_64::_mm256_mask_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastss_ps.html">arch::x86_64::_mm256_mask_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastw_epi16.html">arch::x86_64::_mm256_mask_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi16_mask.html">arch::x86_64::_mm256_mask_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi32_mask.html">arch::x86_64::_mm256_mask_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi64_mask.html">arch::x86_64::_mm256_mask_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi8_mask.html">arch::x86_64::_mm256_mask_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu16_mask.html">arch::x86_64::_mm256_mask_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu32_mask.html">arch::x86_64::_mm256_mask_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu64_mask.html">arch::x86_64::_mm256_mask_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu8_mask.html">arch::x86_64::_mm256_mask_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_pd_mask.html">arch::x86_64::_mm256_mask_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_ps_mask.html">arch::x86_64::_mm256_mask_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi16_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi32_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi64_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi8_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu16_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu32_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu64_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu8_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi16_mask.html">arch::x86_64::_mm256_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi32_mask.html">arch::x86_64::_mm256_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi64_mask.html">arch::x86_64::_mm256_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi8_mask.html">arch::x86_64::_mm256_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu16_mask.html">arch::x86_64::_mm256_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu32_mask.html">arch::x86_64::_mm256_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu64_mask.html">arch::x86_64::_mm256_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu8_mask.html">arch::x86_64::_mm256_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi16_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi32_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi64_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi8_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu16_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu32_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu64_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu8_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi16_mask.html">arch::x86_64::_mm256_mask_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi32_mask.html">arch::x86_64::_mm256_mask_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi64_mask.html">arch::x86_64::_mm256_mask_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi8_mask.html">arch::x86_64::_mm256_mask_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu16_mask.html">arch::x86_64::_mm256_mask_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu32_mask.html">arch::x86_64::_mm256_mask_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu64_mask.html">arch::x86_64::_mm256_mask_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu8_mask.html">arch::x86_64::_mm256_mask_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi16_mask.html">arch::x86_64::_mm256_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi32_mask.html">arch::x86_64::_mm256_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi64_mask.html">arch::x86_64::_mm256_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi8_mask.html">arch::x86_64::_mm256_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu16_mask.html">arch::x86_64::_mm256_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu32_mask.html">arch::x86_64::_mm256_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu64_mask.html">arch::x86_64::_mm256_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu8_mask.html">arch::x86_64::_mm256_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi16_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi32_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi64_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi8_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu16_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu32_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu64_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu8_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi16.html">arch::x86_64::_mm256_mask_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi32.html">arch::x86_64::_mm256_mask_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi64.html">arch::x86_64::_mm256_mask_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi8.html">arch::x86_64::_mm256_mask_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_pd.html">arch::x86_64::_mm256_mask_compress_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_ps.html">arch::x86_64::_mm256_mask_compress_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_compressstoreu_epi16.html">arch::x86_64::_mm256_mask_compressstoreu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_compressstoreu_epi32.html">arch::x86_64::_mm256_mask_compressstoreu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_compressstoreu_epi64.html">arch::x86_64::_mm256_mask_compressstoreu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_compressstoreu_epi8.html">arch::x86_64::_mm256_mask_compressstoreu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_compressstoreu_pd.html">arch::x86_64::_mm256_mask_compressstoreu_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_compressstoreu_ps.html">arch::x86_64::_mm256_mask_compressstoreu_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_conflict_epi32.html">arch::x86_64::_mm256_mask_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_conflict_epi64.html">arch::x86_64::_mm256_mask_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvt_roundps_ph.html">arch::x86_64::_mm256_mask_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_epi32.html">arch::x86_64::_mm256_mask_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_epi64.html">arch::x86_64::_mm256_mask_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_epi8.html">arch::x86_64::_mm256_mask_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_epi16.html">arch::x86_64::_mm256_mask_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_epi64.html">arch::x86_64::_mm256_mask_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_epi8.html">arch::x86_64::_mm256_mask_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_pd.html">arch::x86_64::_mm256_mask_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_ps.html">arch::x86_64::_mm256_mask_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_epi16.html">arch::x86_64::_mm256_mask_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_epi32.html">arch::x86_64::_mm256_mask_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_epi8.html">arch::x86_64::_mm256_mask_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_storeu_epi32.html">arch::x86_64::_mm256_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi8_epi16.html">arch::x86_64::_mm256_mask_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi8_epi32.html">arch::x86_64::_mm256_mask_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi8_epi64.html">arch::x86_64::_mm256_mask_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu16_epi32.html">arch::x86_64::_mm256_mask_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu16_epi64.html">arch::x86_64::_mm256_mask_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu32_epi64.html">arch::x86_64::_mm256_mask_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu32_pd.html">arch::x86_64::_mm256_mask_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu8_epi16.html">arch::x86_64::_mm256_mask_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu8_epi32.html">arch::x86_64::_mm256_mask_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu8_epi64.html">arch::x86_64::_mm256_mask_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtne2ps_pbh.html">arch::x86_64::_mm256_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtneps_pbh.html">arch::x86_64::_mm256_mask_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtpd_epi32.html">arch::x86_64::_mm256_mask_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtpd_epu32.html">arch::x86_64::_mm256_mask_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtpd_ps.html">arch::x86_64::_mm256_mask_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtph_ps.html">arch::x86_64::_mm256_mask_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtps_epi32.html">arch::x86_64::_mm256_mask_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtps_epu32.html">arch::x86_64::_mm256_mask_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtps_ph.html">arch::x86_64::_mm256_mask_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi16_epi8.html">arch::x86_64::_mm256_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi16_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_epi16.html">arch::x86_64::_mm256_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_epi8.html">arch::x86_64::_mm256_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_epi16.html">arch::x86_64::_mm256_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_epi32.html">arch::x86_64::_mm256_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_epi8.html">arch::x86_64::_mm256_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_storeu_epi32.html">arch::x86_64::_mm256_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttpd_epi32.html">arch::x86_64::_mm256_mask_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttpd_epu32.html">arch::x86_64::_mm256_mask_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttps_epi32.html">arch::x86_64::_mm256_mask_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttps_epu32.html">arch::x86_64::_mm256_mask_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi16_epi8.html">arch::x86_64::_mm256_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi16_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_epi16.html">arch::x86_64::_mm256_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_epi8.html">arch::x86_64::_mm256_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_epi16.html">arch::x86_64::_mm256_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_epi32.html">arch::x86_64::_mm256_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_epi8.html">arch::x86_64::_mm256_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_storeu_epi32.html">arch::x86_64::_mm256_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_dbsad_epu8.html">arch::x86_64::_mm256_mask_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_div_pd.html">arch::x86_64::_mm256_mask_div_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_div_ps.html">arch::x86_64::_mm256_mask_div_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpbf16_ps.html">arch::x86_64::_mm256_mask_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpbusd_epi32.html">arch::x86_64::_mm256_mask_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpbusds_epi32.html">arch::x86_64::_mm256_mask_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpwssd_epi32.html">arch::x86_64::_mm256_mask_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpwssds_epi32.html">arch::x86_64::_mm256_mask_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi16.html">arch::x86_64::_mm256_mask_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi32.html">arch::x86_64::_mm256_mask_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi64.html">arch::x86_64::_mm256_mask_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi8.html">arch::x86_64::_mm256_mask_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_pd.html">arch::x86_64::_mm256_mask_expand_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_ps.html">arch::x86_64::_mm256_mask_expand_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_expandloadu_epi16.html">arch::x86_64::_mm256_mask_expandloadu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_expandloadu_epi32.html">arch::x86_64::_mm256_mask_expandloadu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_expandloadu_epi64.html">arch::x86_64::_mm256_mask_expandloadu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_expandloadu_epi8.html">arch::x86_64::_mm256_mask_expandloadu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_expandloadu_pd.html">arch::x86_64::_mm256_mask_expandloadu_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_expandloadu_ps.html">arch::x86_64::_mm256_mask_expandloadu_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_extractf32x4_ps.html">arch::x86_64::_mm256_mask_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_extracti32x4_epi32.html">arch::x86_64::_mm256_mask_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_fixupimm_pd.html">arch::x86_64::_mm256_mask_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fixupimm_ps.html">arch::x86_64::_mm256_mask_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmadd_pd.html">arch::x86_64::_mm256_mask_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmadd_ps.html">arch::x86_64::_mm256_mask_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmaddsub_pd.html">arch::x86_64::_mm256_mask_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmaddsub_ps.html">arch::x86_64::_mm256_mask_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsub_pd.html">arch::x86_64::_mm256_mask_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsub_ps.html">arch::x86_64::_mm256_mask_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsubadd_pd.html">arch::x86_64::_mm256_mask_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsubadd_ps.html">arch::x86_64::_mm256_mask_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmadd_pd.html">arch::x86_64::_mm256_mask_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmadd_ps.html">arch::x86_64::_mm256_mask_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmsub_pd.html">arch::x86_64::_mm256_mask_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmsub_ps.html">arch::x86_64::_mm256_mask_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_getexp_pd.html">arch::x86_64::_mm256_mask_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_getexp_ps.html">arch::x86_64::_mm256_mask_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_getmant_pd.html">arch::x86_64::_mm256_mask_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_getmant_ps.html">arch::x86_64::_mm256_mask_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm256_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm256_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_gf2p8mul_epi8.html">arch::x86_64::_mm256_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_epi32.html">arch::x86_64::_mm256_mask_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_epi64.html">arch::x86_64::_mm256_mask_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_pd.html">arch::x86_64::_mm256_mask_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_ps.html">arch::x86_64::_mm256_mask_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_epi32.html">arch::x86_64::_mm256_mask_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_epi64.html">arch::x86_64::_mm256_mask_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_pd.html">arch::x86_64::_mm256_mask_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_ps.html">arch::x86_64::_mm256_mask_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_insertf32x4.html">arch::x86_64::_mm256_mask_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_inserti32x4.html">arch::x86_64::_mm256_mask_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_load_epi32.html">arch::x86_64::_mm256_mask_load_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_load_epi64.html">arch::x86_64::_mm256_mask_load_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_load_pd.html">arch::x86_64::_mm256_mask_load_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_load_ps.html">arch::x86_64::_mm256_mask_load_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_loadu_epi16.html">arch::x86_64::_mm256_mask_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_loadu_epi32.html">arch::x86_64::_mm256_mask_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_loadu_epi64.html">arch::x86_64::_mm256_mask_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_loadu_epi8.html">arch::x86_64::_mm256_mask_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_loadu_pd.html">arch::x86_64::_mm256_mask_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_loadu_ps.html">arch::x86_64::_mm256_mask_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_lzcnt_epi32.html">arch::x86_64::_mm256_mask_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_lzcnt_epi64.html">arch::x86_64::_mm256_mask_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_madd_epi16.html">arch::x86_64::_mm256_mask_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_maddubs_epi16.html">arch::x86_64::_mm256_mask_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi16.html">arch::x86_64::_mm256_mask_max_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi32.html">arch::x86_64::_mm256_mask_max_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi64.html">arch::x86_64::_mm256_mask_max_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi8.html">arch::x86_64::_mm256_mask_max_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu16.html">arch::x86_64::_mm256_mask_max_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu32.html">arch::x86_64::_mm256_mask_max_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu64.html">arch::x86_64::_mm256_mask_max_epu64</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu8.html">arch::x86_64::_mm256_mask_max_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_pd.html">arch::x86_64::_mm256_mask_max_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_ps.html">arch::x86_64::_mm256_mask_max_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi16.html">arch::x86_64::_mm256_mask_min_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi32.html">arch::x86_64::_mm256_mask_min_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi64.html">arch::x86_64::_mm256_mask_min_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi8.html">arch::x86_64::_mm256_mask_min_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu16.html">arch::x86_64::_mm256_mask_min_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu32.html">arch::x86_64::_mm256_mask_min_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu64.html">arch::x86_64::_mm256_mask_min_epu64</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu8.html">arch::x86_64::_mm256_mask_min_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_pd.html">arch::x86_64::_mm256_mask_min_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_ps.html">arch::x86_64::_mm256_mask_min_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi16.html">arch::x86_64::_mm256_mask_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi32.html">arch::x86_64::_mm256_mask_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi64.html">arch::x86_64::_mm256_mask_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi8.html">arch::x86_64::_mm256_mask_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_pd.html">arch::x86_64::_mm256_mask_mov_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_ps.html">arch::x86_64::_mm256_mask_mov_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_movedup_pd.html">arch::x86_64::_mm256_mask_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_movehdup_ps.html">arch::x86_64::_mm256_mask_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_moveldup_ps.html">arch::x86_64::_mm256_mask_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_epi32.html">arch::x86_64::_mm256_mask_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_epu32.html">arch::x86_64::_mm256_mask_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_pd.html">arch::x86_64::_mm256_mask_mul_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_ps.html">arch::x86_64::_mm256_mask_mul_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_mulhi_epi16.html">arch::x86_64::_mm256_mask_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mulhi_epu16.html">arch::x86_64::_mm256_mask_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mulhrs_epi16.html">arch::x86_64::_mm256_mask_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mullo_epi16.html">arch::x86_64::_mm256_mask_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mullo_epi32.html">arch::x86_64::_mm256_mask_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_multishift_epi64_epi8.html">arch::x86_64::_mm256_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_or_epi32.html">arch::x86_64::_mm256_mask_or_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_or_epi64.html">arch::x86_64::_mm256_mask_or_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_packs_epi16.html">arch::x86_64::_mm256_mask_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_packs_epi32.html">arch::x86_64::_mm256_mask_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_packus_epi16.html">arch::x86_64::_mm256_mask_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_packus_epi32.html">arch::x86_64::_mm256_mask_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_permute_pd.html">arch::x86_64::_mm256_mask_permute_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permute_ps.html">arch::x86_64::_mm256_mask_permute_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutevar_pd.html">arch::x86_64::_mm256_mask_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutevar_ps.html">arch::x86_64::_mm256_mask_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi16.html">arch::x86_64::_mm256_mask_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi32.html">arch::x86_64::_mm256_mask_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi64.html">arch::x86_64::_mm256_mask_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi8.html">arch::x86_64::_mm256_mask_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_pd.html">arch::x86_64::_mm256_mask_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_ps.html">arch::x86_64::_mm256_mask_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex_epi64.html">arch::x86_64::_mm256_mask_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex_pd.html">arch::x86_64::_mm256_mask_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi16.html">arch::x86_64::_mm256_mask_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi32.html">arch::x86_64::_mm256_mask_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi64.html">arch::x86_64::_mm256_mask_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi8.html">arch::x86_64::_mm256_mask_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_pd.html">arch::x86_64::_mm256_mask_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_ps.html">arch::x86_64::_mm256_mask_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi16.html">arch::x86_64::_mm256_mask_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi32.html">arch::x86_64::_mm256_mask_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi64.html">arch::x86_64::_mm256_mask_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi8.html">arch::x86_64::_mm256_mask_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_rcp14_pd.html">arch::x86_64::_mm256_mask_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_rcp14_ps.html">arch::x86_64::_mm256_mask_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_rol_epi32.html">arch::x86_64::_mm256_mask_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_rol_epi64.html">arch::x86_64::_mm256_mask_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_rolv_epi32.html">arch::x86_64::_mm256_mask_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_rolv_epi64.html">arch::x86_64::_mm256_mask_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_ror_epi32.html">arch::x86_64::_mm256_mask_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_ror_epi64.html">arch::x86_64::_mm256_mask_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_rorv_epi32.html">arch::x86_64::_mm256_mask_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_rorv_epi64.html">arch::x86_64::_mm256_mask_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_roundscale_pd.html">arch::x86_64::_mm256_mask_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_roundscale_ps.html">arch::x86_64::_mm256_mask_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_rsqrt14_pd.html">arch::x86_64::_mm256_mask_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_rsqrt14_ps.html">arch::x86_64::_mm256_mask_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_scalef_pd.html">arch::x86_64::_mm256_mask_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_scalef_ps.html">arch::x86_64::_mm256_mask_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi16.html">arch::x86_64::_mm256_mask_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi32.html">arch::x86_64::_mm256_mask_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi64.html">arch::x86_64::_mm256_mask_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi8.html">arch::x86_64::_mm256_mask_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldi_epi16.html">arch::x86_64::_mm256_mask_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldi_epi32.html">arch::x86_64::_mm256_mask_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldi_epi64.html">arch::x86_64::_mm256_mask_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldv_epi16.html">arch::x86_64::_mm256_mask_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldv_epi32.html">arch::x86_64::_mm256_mask_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldv_epi64.html">arch::x86_64::_mm256_mask_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdi_epi16.html">arch::x86_64::_mm256_mask_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdi_epi32.html">arch::x86_64::_mm256_mask_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdi_epi64.html">arch::x86_64::_mm256_mask_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdv_epi16.html">arch::x86_64::_mm256_mask_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdv_epi32.html">arch::x86_64::_mm256_mask_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdv_epi64.html">arch::x86_64::_mm256_mask_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_epi32.html">arch::x86_64::_mm256_mask_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_epi8.html">arch::x86_64::_mm256_mask_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_f32x4.html">arch::x86_64::_mm256_mask_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_f64x2.html">arch::x86_64::_mm256_mask_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_i32x4.html">arch::x86_64::_mm256_mask_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_i64x2.html">arch::x86_64::_mm256_mask_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_pd.html">arch::x86_64::_mm256_mask_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_ps.html">arch::x86_64::_mm256_mask_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_shufflehi_epi16.html">arch::x86_64::_mm256_mask_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shufflelo_epi16.html">arch::x86_64::_mm256_mask_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sll_epi16.html">arch::x86_64::_mm256_mask_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sll_epi32.html">arch::x86_64::_mm256_mask_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sll_epi64.html">arch::x86_64::_mm256_mask_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_slli_epi16.html">arch::x86_64::_mm256_mask_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_slli_epi32.html">arch::x86_64::_mm256_mask_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_slli_epi64.html">arch::x86_64::_mm256_mask_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_sllv_epi16.html">arch::x86_64::_mm256_mask_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sllv_epi32.html">arch::x86_64::_mm256_mask_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sllv_epi64.html">arch::x86_64::_mm256_mask_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_sqrt_pd.html">arch::x86_64::_mm256_mask_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_sqrt_ps.html">arch::x86_64::_mm256_mask_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_sra_epi16.html">arch::x86_64::_mm256_mask_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sra_epi32.html">arch::x86_64::_mm256_mask_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sra_epi64.html">arch::x86_64::_mm256_mask_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srai_epi16.html">arch::x86_64::_mm256_mask_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srai_epi32.html">arch::x86_64::_mm256_mask_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srai_epi64.html">arch::x86_64::_mm256_mask_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srav_epi16.html">arch::x86_64::_mm256_mask_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srav_epi32.html">arch::x86_64::_mm256_mask_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srav_epi64.html">arch::x86_64::_mm256_mask_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srl_epi16.html">arch::x86_64::_mm256_mask_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srl_epi32.html">arch::x86_64::_mm256_mask_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srl_epi64.html">arch::x86_64::_mm256_mask_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srli_epi16.html">arch::x86_64::_mm256_mask_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srli_epi32.html">arch::x86_64::_mm256_mask_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srli_epi64.html">arch::x86_64::_mm256_mask_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srlv_epi16.html">arch::x86_64::_mm256_mask_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srlv_epi32.html">arch::x86_64::_mm256_mask_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srlv_epi64.html">arch::x86_64::_mm256_mask_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_store_epi32.html">arch::x86_64::_mm256_mask_store_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_store_epi64.html">arch::x86_64::_mm256_mask_store_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_store_pd.html">arch::x86_64::_mm256_mask_store_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_store_ps.html">arch::x86_64::_mm256_mask_store_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_storeu_epi16.html">arch::x86_64::_mm256_mask_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_storeu_epi32.html">arch::x86_64::_mm256_mask_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_storeu_epi64.html">arch::x86_64::_mm256_mask_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_storeu_epi8.html">arch::x86_64::_mm256_mask_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_storeu_pd.html">arch::x86_64::_mm256_mask_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_storeu_ps.html">arch::x86_64::_mm256_mask_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi16.html">arch::x86_64::_mm256_mask_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi32.html">arch::x86_64::_mm256_mask_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi64.html">arch::x86_64::_mm256_mask_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi8.html">arch::x86_64::_mm256_mask_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_pd.html">arch::x86_64::_mm256_mask_sub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_ps.html">arch::x86_64::_mm256_mask_sub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epi16.html">arch::x86_64::_mm256_mask_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epi8.html">arch::x86_64::_mm256_mask_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epu16.html">arch::x86_64::_mm256_mask_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epu8.html">arch::x86_64::_mm256_mask_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_ternarylogic_epi32.html">arch::x86_64::_mm256_mask_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_ternarylogic_epi64.html">arch::x86_64::_mm256_mask_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi16_mask.html">arch::x86_64::_mm256_mask_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi32_mask.html">arch::x86_64::_mm256_mask_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi64_mask.html">arch::x86_64::_mm256_mask_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi8_mask.html">arch::x86_64::_mm256_mask_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi16_mask.html">arch::x86_64::_mm256_mask_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi32_mask.html">arch::x86_64::_mm256_mask_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi64_mask.html">arch::x86_64::_mm256_mask_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi8_mask.html">arch::x86_64::_mm256_mask_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi16.html">arch::x86_64::_mm256_mask_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi32.html">arch::x86_64::_mm256_mask_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi64.html">arch::x86_64::_mm256_mask_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi8.html">arch::x86_64::_mm256_mask_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_pd.html">arch::x86_64::_mm256_mask_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_ps.html">arch::x86_64::_mm256_mask_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi16.html">arch::x86_64::_mm256_mask_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi32.html">arch::x86_64::_mm256_mask_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi64.html">arch::x86_64::_mm256_mask_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi8.html">arch::x86_64::_mm256_mask_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_pd.html">arch::x86_64::_mm256_mask_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_ps.html">arch::x86_64::_mm256_mask_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_xor_epi32.html">arch::x86_64::_mm256_mask_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_xor_epi64.html">arch::x86_64::_mm256_mask_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskload_epi32.html">arch::x86_64::_mm256_maskload_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskload_epi64.html">arch::x86_64::_mm256_maskload_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskload_pd.html">arch::x86_64::_mm256_maskload_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskload_ps.html">arch::x86_64::_mm256_maskload_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_epi32.html">arch::x86_64::_mm256_maskstore_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_epi64.html">arch::x86_64::_mm256_maskstore_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_pd.html">arch::x86_64::_mm256_maskstore_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_ps.html">arch::x86_64::_mm256_maskstore_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi16.html">arch::x86_64::_mm256_maskz_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi32.html">arch::x86_64::_mm256_maskz_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi64.html">arch::x86_64::_mm256_maskz_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi8.html">arch::x86_64::_mm256_maskz_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi16.html">arch::x86_64::_mm256_maskz_add_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi32.html">arch::x86_64::_mm256_maskz_add_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi64.html">arch::x86_64::_mm256_maskz_add_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi8.html">arch::x86_64::_mm256_maskz_add_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_pd.html">arch::x86_64::_mm256_maskz_add_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_ps.html">arch::x86_64::_mm256_maskz_add_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epi16.html">arch::x86_64::_mm256_maskz_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epi8.html">arch::x86_64::_mm256_maskz_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epu16.html">arch::x86_64::_mm256_maskz_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epu8.html">arch::x86_64::_mm256_maskz_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_alignr_epi32.html">arch::x86_64::_mm256_maskz_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_alignr_epi64.html">arch::x86_64::_mm256_maskz_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_alignr_epi8.html">arch::x86_64::_mm256_maskz_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_and_epi32.html">arch::x86_64::_mm256_maskz_and_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_and_epi64.html">arch::x86_64::_mm256_maskz_and_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_andnot_epi32.html">arch::x86_64::_mm256_maskz_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_andnot_epi64.html">arch::x86_64::_mm256_maskz_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_avg_epu16.html">arch::x86_64::_mm256_maskz_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_avg_epu8.html">arch::x86_64::_mm256_maskz_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcast_f32x4.html">arch::x86_64::_mm256_maskz_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcast_i32x4.html">arch::x86_64::_mm256_maskz_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastb_epi8.html">arch::x86_64::_mm256_maskz_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastd_epi32.html">arch::x86_64::_mm256_maskz_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastq_epi64.html">arch::x86_64::_mm256_maskz_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastsd_pd.html">arch::x86_64::_mm256_maskz_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastss_ps.html">arch::x86_64::_mm256_maskz_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastw_epi16.html">arch::x86_64::_mm256_maskz_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi16.html">arch::x86_64::_mm256_maskz_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi32.html">arch::x86_64::_mm256_maskz_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi64.html">arch::x86_64::_mm256_maskz_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi8.html">arch::x86_64::_mm256_maskz_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_pd.html">arch::x86_64::_mm256_maskz_compress_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_ps.html">arch::x86_64::_mm256_maskz_compress_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_conflict_epi32.html">arch::x86_64::_mm256_maskz_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_conflict_epi64.html">arch::x86_64::_mm256_maskz_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvt_roundps_ph.html">arch::x86_64::_mm256_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi16_epi32.html">arch::x86_64::_mm256_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi16_epi64.html">arch::x86_64::_mm256_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi16_epi8.html">arch::x86_64::_mm256_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_epi16.html">arch::x86_64::_mm256_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_epi64.html">arch::x86_64::_mm256_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_epi8.html">arch::x86_64::_mm256_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_pd.html">arch::x86_64::_mm256_maskz_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_ps.html">arch::x86_64::_mm256_maskz_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi64_epi16.html">arch::x86_64::_mm256_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi64_epi32.html">arch::x86_64::_mm256_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi64_epi8.html">arch::x86_64::_mm256_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi8_epi16.html">arch::x86_64::_mm256_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi8_epi32.html">arch::x86_64::_mm256_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi8_epi64.html">arch::x86_64::_mm256_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu16_epi32.html">arch::x86_64::_mm256_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu16_epi64.html">arch::x86_64::_mm256_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu32_epi64.html">arch::x86_64::_mm256_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu32_pd.html">arch::x86_64::_mm256_maskz_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu8_epi16.html">arch::x86_64::_mm256_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu8_epi32.html">arch::x86_64::_mm256_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu8_epi64.html">arch::x86_64::_mm256_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtne2ps_pbh.html">arch::x86_64::_mm256_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtneps_pbh.html">arch::x86_64::_mm256_maskz_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtpd_epi32.html">arch::x86_64::_mm256_maskz_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtpd_epu32.html">arch::x86_64::_mm256_maskz_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtpd_ps.html">arch::x86_64::_mm256_maskz_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtph_ps.html">arch::x86_64::_mm256_maskz_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtps_epi32.html">arch::x86_64::_mm256_maskz_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtps_epu32.html">arch::x86_64::_mm256_maskz_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtps_ph.html">arch::x86_64::_mm256_maskz_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi16_epi8.html">arch::x86_64::_mm256_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi32_epi16.html">arch::x86_64::_mm256_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi32_epi8.html">arch::x86_64::_mm256_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi64_epi16.html">arch::x86_64::_mm256_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi64_epi32.html">arch::x86_64::_mm256_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi64_epi8.html">arch::x86_64::_mm256_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttpd_epi32.html">arch::x86_64::_mm256_maskz_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttpd_epu32.html">arch::x86_64::_mm256_maskz_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttps_epi32.html">arch::x86_64::_mm256_maskz_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttps_epu32.html">arch::x86_64::_mm256_maskz_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi16_epi8.html">arch::x86_64::_mm256_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi32_epi16.html">arch::x86_64::_mm256_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi32_epi8.html">arch::x86_64::_mm256_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi64_epi16.html">arch::x86_64::_mm256_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi64_epi32.html">arch::x86_64::_mm256_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi64_epi8.html">arch::x86_64::_mm256_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dbsad_epu8.html">arch::x86_64::_mm256_maskz_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_div_pd.html">arch::x86_64::_mm256_maskz_div_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_div_ps.html">arch::x86_64::_mm256_maskz_div_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpbf16_ps.html">arch::x86_64::_mm256_maskz_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpbusd_epi32.html">arch::x86_64::_mm256_maskz_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpbusds_epi32.html">arch::x86_64::_mm256_maskz_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpwssd_epi32.html">arch::x86_64::_mm256_maskz_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpwssds_epi32.html">arch::x86_64::_mm256_maskz_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi16.html">arch::x86_64::_mm256_maskz_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi32.html">arch::x86_64::_mm256_maskz_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi64.html">arch::x86_64::_mm256_maskz_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi8.html">arch::x86_64::_mm256_maskz_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_pd.html">arch::x86_64::_mm256_maskz_expand_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_ps.html">arch::x86_64::_mm256_maskz_expand_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expandloadu_epi16.html">arch::x86_64::_mm256_maskz_expandloadu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expandloadu_epi32.html">arch::x86_64::_mm256_maskz_expandloadu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expandloadu_epi64.html">arch::x86_64::_mm256_maskz_expandloadu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expandloadu_epi8.html">arch::x86_64::_mm256_maskz_expandloadu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expandloadu_pd.html">arch::x86_64::_mm256_maskz_expandloadu_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expandloadu_ps.html">arch::x86_64::_mm256_maskz_expandloadu_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_extractf32x4_ps.html">arch::x86_64::_mm256_maskz_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_extracti32x4_epi32.html">arch::x86_64::_mm256_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fixupimm_pd.html">arch::x86_64::_mm256_maskz_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fixupimm_ps.html">arch::x86_64::_mm256_maskz_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmadd_pd.html">arch::x86_64::_mm256_maskz_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmadd_ps.html">arch::x86_64::_mm256_maskz_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmaddsub_pd.html">arch::x86_64::_mm256_maskz_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmaddsub_ps.html">arch::x86_64::_mm256_maskz_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsub_pd.html">arch::x86_64::_mm256_maskz_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsub_ps.html">arch::x86_64::_mm256_maskz_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsubadd_pd.html">arch::x86_64::_mm256_maskz_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsubadd_ps.html">arch::x86_64::_mm256_maskz_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmadd_pd.html">arch::x86_64::_mm256_maskz_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmadd_ps.html">arch::x86_64::_mm256_maskz_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmsub_pd.html">arch::x86_64::_mm256_maskz_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmsub_ps.html">arch::x86_64::_mm256_maskz_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getexp_pd.html">arch::x86_64::_mm256_maskz_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getexp_ps.html">arch::x86_64::_mm256_maskz_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getmant_pd.html">arch::x86_64::_mm256_maskz_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getmant_ps.html">arch::x86_64::_mm256_maskz_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm256_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm256_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_gf2p8mul_epi8.html">arch::x86_64::_mm256_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_insertf32x4.html">arch::x86_64::_mm256_maskz_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_inserti32x4.html">arch::x86_64::_mm256_maskz_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_load_epi32.html">arch::x86_64::_mm256_maskz_load_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_load_epi64.html">arch::x86_64::_mm256_maskz_load_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_load_pd.html">arch::x86_64::_mm256_maskz_load_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_load_ps.html">arch::x86_64::_mm256_maskz_load_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_loadu_epi16.html">arch::x86_64::_mm256_maskz_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_loadu_epi32.html">arch::x86_64::_mm256_maskz_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_loadu_epi64.html">arch::x86_64::_mm256_maskz_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_loadu_epi8.html">arch::x86_64::_mm256_maskz_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_loadu_pd.html">arch::x86_64::_mm256_maskz_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_loadu_ps.html">arch::x86_64::_mm256_maskz_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_lzcnt_epi32.html">arch::x86_64::_mm256_maskz_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_lzcnt_epi64.html">arch::x86_64::_mm256_maskz_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_madd_epi16.html">arch::x86_64::_mm256_maskz_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_maddubs_epi16.html">arch::x86_64::_mm256_maskz_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi16.html">arch::x86_64::_mm256_maskz_max_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi32.html">arch::x86_64::_mm256_maskz_max_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi64.html">arch::x86_64::_mm256_maskz_max_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi8.html">arch::x86_64::_mm256_maskz_max_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu16.html">arch::x86_64::_mm256_maskz_max_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu32.html">arch::x86_64::_mm256_maskz_max_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu64.html">arch::x86_64::_mm256_maskz_max_epu64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu8.html">arch::x86_64::_mm256_maskz_max_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_pd.html">arch::x86_64::_mm256_maskz_max_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_ps.html">arch::x86_64::_mm256_maskz_max_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi16.html">arch::x86_64::_mm256_maskz_min_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi32.html">arch::x86_64::_mm256_maskz_min_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi64.html">arch::x86_64::_mm256_maskz_min_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi8.html">arch::x86_64::_mm256_maskz_min_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu16.html">arch::x86_64::_mm256_maskz_min_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu32.html">arch::x86_64::_mm256_maskz_min_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu64.html">arch::x86_64::_mm256_maskz_min_epu64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu8.html">arch::x86_64::_mm256_maskz_min_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_pd.html">arch::x86_64::_mm256_maskz_min_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_ps.html">arch::x86_64::_mm256_maskz_min_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi16.html">arch::x86_64::_mm256_maskz_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi32.html">arch::x86_64::_mm256_maskz_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi64.html">arch::x86_64::_mm256_maskz_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi8.html">arch::x86_64::_mm256_maskz_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_pd.html">arch::x86_64::_mm256_maskz_mov_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_ps.html">arch::x86_64::_mm256_maskz_mov_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_movedup_pd.html">arch::x86_64::_mm256_maskz_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_movehdup_ps.html">arch::x86_64::_mm256_maskz_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_moveldup_ps.html">arch::x86_64::_mm256_maskz_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_epi32.html">arch::x86_64::_mm256_maskz_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_epu32.html">arch::x86_64::_mm256_maskz_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_pd.html">arch::x86_64::_mm256_maskz_mul_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_ps.html">arch::x86_64::_mm256_maskz_mul_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mulhi_epi16.html">arch::x86_64::_mm256_maskz_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mulhi_epu16.html">arch::x86_64::_mm256_maskz_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mulhrs_epi16.html">arch::x86_64::_mm256_maskz_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mullo_epi16.html">arch::x86_64::_mm256_maskz_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mullo_epi32.html">arch::x86_64::_mm256_maskz_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_multishift_epi64_epi8.html">arch::x86_64::_mm256_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_or_epi32.html">arch::x86_64::_mm256_maskz_or_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_or_epi64.html">arch::x86_64::_mm256_maskz_or_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packs_epi16.html">arch::x86_64::_mm256_maskz_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packs_epi32.html">arch::x86_64::_mm256_maskz_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packus_epi16.html">arch::x86_64::_mm256_maskz_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packus_epi32.html">arch::x86_64::_mm256_maskz_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permute_pd.html">arch::x86_64::_mm256_maskz_permute_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permute_ps.html">arch::x86_64::_mm256_maskz_permute_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutevar_pd.html">arch::x86_64::_mm256_maskz_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutevar_ps.html">arch::x86_64::_mm256_maskz_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi16.html">arch::x86_64::_mm256_maskz_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi32.html">arch::x86_64::_mm256_maskz_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi64.html">arch::x86_64::_mm256_maskz_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi8.html">arch::x86_64::_mm256_maskz_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_pd.html">arch::x86_64::_mm256_maskz_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_ps.html">arch::x86_64::_mm256_maskz_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex_epi64.html">arch::x86_64::_mm256_maskz_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex_pd.html">arch::x86_64::_mm256_maskz_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi16.html">arch::x86_64::_mm256_maskz_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi32.html">arch::x86_64::_mm256_maskz_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi64.html">arch::x86_64::_mm256_maskz_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi8.html">arch::x86_64::_mm256_maskz_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_pd.html">arch::x86_64::_mm256_maskz_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_ps.html">arch::x86_64::_mm256_maskz_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi16.html">arch::x86_64::_mm256_maskz_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi32.html">arch::x86_64::_mm256_maskz_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi64.html">arch::x86_64::_mm256_maskz_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi8.html">arch::x86_64::_mm256_maskz_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rcp14_pd.html">arch::x86_64::_mm256_maskz_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rcp14_ps.html">arch::x86_64::_mm256_maskz_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rol_epi32.html">arch::x86_64::_mm256_maskz_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rol_epi64.html">arch::x86_64::_mm256_maskz_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rolv_epi32.html">arch::x86_64::_mm256_maskz_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rolv_epi64.html">arch::x86_64::_mm256_maskz_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ror_epi32.html">arch::x86_64::_mm256_maskz_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ror_epi64.html">arch::x86_64::_mm256_maskz_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rorv_epi32.html">arch::x86_64::_mm256_maskz_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rorv_epi64.html">arch::x86_64::_mm256_maskz_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_roundscale_pd.html">arch::x86_64::_mm256_maskz_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_roundscale_ps.html">arch::x86_64::_mm256_maskz_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rsqrt14_pd.html">arch::x86_64::_mm256_maskz_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rsqrt14_ps.html">arch::x86_64::_mm256_maskz_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_scalef_pd.html">arch::x86_64::_mm256_maskz_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_scalef_ps.html">arch::x86_64::_mm256_maskz_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi16.html">arch::x86_64::_mm256_maskz_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi32.html">arch::x86_64::_mm256_maskz_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi64.html">arch::x86_64::_mm256_maskz_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi8.html">arch::x86_64::_mm256_maskz_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldi_epi16.html">arch::x86_64::_mm256_maskz_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldi_epi32.html">arch::x86_64::_mm256_maskz_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldi_epi64.html">arch::x86_64::_mm256_maskz_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldv_epi16.html">arch::x86_64::_mm256_maskz_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldv_epi32.html">arch::x86_64::_mm256_maskz_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldv_epi64.html">arch::x86_64::_mm256_maskz_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdi_epi16.html">arch::x86_64::_mm256_maskz_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdi_epi32.html">arch::x86_64::_mm256_maskz_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdi_epi64.html">arch::x86_64::_mm256_maskz_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdv_epi16.html">arch::x86_64::_mm256_maskz_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdv_epi32.html">arch::x86_64::_mm256_maskz_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdv_epi64.html">arch::x86_64::_mm256_maskz_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_epi32.html">arch::x86_64::_mm256_maskz_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_epi8.html">arch::x86_64::_mm256_maskz_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_f32x4.html">arch::x86_64::_mm256_maskz_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_f64x2.html">arch::x86_64::_mm256_maskz_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_i32x4.html">arch::x86_64::_mm256_maskz_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_i64x2.html">arch::x86_64::_mm256_maskz_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_pd.html">arch::x86_64::_mm256_maskz_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_ps.html">arch::x86_64::_mm256_maskz_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shufflehi_epi16.html">arch::x86_64::_mm256_maskz_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shufflelo_epi16.html">arch::x86_64::_mm256_maskz_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sll_epi16.html">arch::x86_64::_mm256_maskz_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sll_epi32.html">arch::x86_64::_mm256_maskz_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sll_epi64.html">arch::x86_64::_mm256_maskz_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_slli_epi16.html">arch::x86_64::_mm256_maskz_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_slli_epi32.html">arch::x86_64::_mm256_maskz_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_slli_epi64.html">arch::x86_64::_mm256_maskz_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sllv_epi16.html">arch::x86_64::_mm256_maskz_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sllv_epi32.html">arch::x86_64::_mm256_maskz_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sllv_epi64.html">arch::x86_64::_mm256_maskz_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sqrt_pd.html">arch::x86_64::_mm256_maskz_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sqrt_ps.html">arch::x86_64::_mm256_maskz_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sra_epi16.html">arch::x86_64::_mm256_maskz_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sra_epi32.html">arch::x86_64::_mm256_maskz_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sra_epi64.html">arch::x86_64::_mm256_maskz_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srai_epi16.html">arch::x86_64::_mm256_maskz_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srai_epi32.html">arch::x86_64::_mm256_maskz_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srai_epi64.html">arch::x86_64::_mm256_maskz_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srav_epi16.html">arch::x86_64::_mm256_maskz_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srav_epi32.html">arch::x86_64::_mm256_maskz_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srav_epi64.html">arch::x86_64::_mm256_maskz_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srl_epi16.html">arch::x86_64::_mm256_maskz_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srl_epi32.html">arch::x86_64::_mm256_maskz_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srl_epi64.html">arch::x86_64::_mm256_maskz_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srli_epi16.html">arch::x86_64::_mm256_maskz_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srli_epi32.html">arch::x86_64::_mm256_maskz_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srli_epi64.html">arch::x86_64::_mm256_maskz_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srlv_epi16.html">arch::x86_64::_mm256_maskz_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srlv_epi32.html">arch::x86_64::_mm256_maskz_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srlv_epi64.html">arch::x86_64::_mm256_maskz_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi16.html">arch::x86_64::_mm256_maskz_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi32.html">arch::x86_64::_mm256_maskz_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi64.html">arch::x86_64::_mm256_maskz_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi8.html">arch::x86_64::_mm256_maskz_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_pd.html">arch::x86_64::_mm256_maskz_sub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_ps.html">arch::x86_64::_mm256_maskz_sub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epi16.html">arch::x86_64::_mm256_maskz_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epi8.html">arch::x86_64::_mm256_maskz_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epu16.html">arch::x86_64::_mm256_maskz_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epu8.html">arch::x86_64::_mm256_maskz_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ternarylogic_epi32.html">arch::x86_64::_mm256_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ternarylogic_epi64.html">arch::x86_64::_mm256_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi16.html">arch::x86_64::_mm256_maskz_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi32.html">arch::x86_64::_mm256_maskz_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi64.html">arch::x86_64::_mm256_maskz_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi8.html">arch::x86_64::_mm256_maskz_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_pd.html">arch::x86_64::_mm256_maskz_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_ps.html">arch::x86_64::_mm256_maskz_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi16.html">arch::x86_64::_mm256_maskz_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi32.html">arch::x86_64::_mm256_maskz_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi64.html">arch::x86_64::_mm256_maskz_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi8.html">arch::x86_64::_mm256_maskz_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_pd.html">arch::x86_64::_mm256_maskz_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_ps.html">arch::x86_64::_mm256_maskz_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_xor_epi32.html">arch::x86_64::_mm256_maskz_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_xor_epi64.html">arch::x86_64::_mm256_maskz_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm256_max_epi16.html">arch::x86_64::_mm256_max_epi16</a></li><li><a href="arch/x86_64/fn._mm256_max_epi32.html">arch::x86_64::_mm256_max_epi32</a></li><li><a href="arch/x86_64/fn._mm256_max_epi64.html">arch::x86_64::_mm256_max_epi64</a></li><li><a href="arch/x86_64/fn._mm256_max_epi8.html">arch::x86_64::_mm256_max_epi8</a></li><li><a href="arch/x86_64/fn._mm256_max_epu16.html">arch::x86_64::_mm256_max_epu16</a></li><li><a href="arch/x86_64/fn._mm256_max_epu32.html">arch::x86_64::_mm256_max_epu32</a></li><li><a href="arch/x86_64/fn._mm256_max_epu64.html">arch::x86_64::_mm256_max_epu64</a></li><li><a href="arch/x86_64/fn._mm256_max_epu8.html">arch::x86_64::_mm256_max_epu8</a></li><li><a href="arch/x86_64/fn._mm256_max_pd.html">arch::x86_64::_mm256_max_pd</a></li><li><a href="arch/x86_64/fn._mm256_max_ps.html">arch::x86_64::_mm256_max_ps</a></li><li><a href="arch/x86_64/fn._mm256_min_epi16.html">arch::x86_64::_mm256_min_epi16</a></li><li><a href="arch/x86_64/fn._mm256_min_epi32.html">arch::x86_64::_mm256_min_epi32</a></li><li><a href="arch/x86_64/fn._mm256_min_epi64.html">arch::x86_64::_mm256_min_epi64</a></li><li><a href="arch/x86_64/fn._mm256_min_epi8.html">arch::x86_64::_mm256_min_epi8</a></li><li><a href="arch/x86_64/fn._mm256_min_epu16.html">arch::x86_64::_mm256_min_epu16</a></li><li><a href="arch/x86_64/fn._mm256_min_epu32.html">arch::x86_64::_mm256_min_epu32</a></li><li><a href="arch/x86_64/fn._mm256_min_epu64.html">arch::x86_64::_mm256_min_epu64</a></li><li><a href="arch/x86_64/fn._mm256_min_epu8.html">arch::x86_64::_mm256_min_epu8</a></li><li><a href="arch/x86_64/fn._mm256_min_pd.html">arch::x86_64::_mm256_min_pd</a></li><li><a href="arch/x86_64/fn._mm256_min_ps.html">arch::x86_64::_mm256_min_ps</a></li><li><a href="arch/x86_64/fn._mm256_movedup_pd.html">arch::x86_64::_mm256_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm256_movehdup_ps.html">arch::x86_64::_mm256_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm256_moveldup_ps.html">arch::x86_64::_mm256_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm256_movemask_epi8.html">arch::x86_64::_mm256_movemask_epi8</a></li><li><a href="arch/x86_64/fn._mm256_movemask_pd.html">arch::x86_64::_mm256_movemask_pd</a></li><li><a href="arch/x86_64/fn._mm256_movemask_ps.html">arch::x86_64::_mm256_movemask_ps</a></li><li><a href="arch/x86_64/fn._mm256_movepi16_mask.html">arch::x86_64::_mm256_movepi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_movepi8_mask.html">arch::x86_64::_mm256_movepi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_movm_epi16.html">arch::x86_64::_mm256_movm_epi16</a></li><li><a href="arch/x86_64/fn._mm256_movm_epi8.html">arch::x86_64::_mm256_movm_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mpsadbw_epu8.html">arch::x86_64::_mm256_mpsadbw_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mul_epi32.html">arch::x86_64::_mm256_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mul_epu32.html">arch::x86_64::_mm256_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mul_pd.html">arch::x86_64::_mm256_mul_pd</a></li><li><a href="arch/x86_64/fn._mm256_mul_ps.html">arch::x86_64::_mm256_mul_ps</a></li><li><a href="arch/x86_64/fn._mm256_mulhi_epi16.html">arch::x86_64::_mm256_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mulhi_epu16.html">arch::x86_64::_mm256_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mulhrs_epi16.html">arch::x86_64::_mm256_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mullo_epi16.html">arch::x86_64::_mm256_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mullo_epi32.html">arch::x86_64::_mm256_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_multishift_epi64_epi8.html">arch::x86_64::_mm256_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_or_epi32.html">arch::x86_64::_mm256_or_epi32</a></li><li><a href="arch/x86_64/fn._mm256_or_epi64.html">arch::x86_64::_mm256_or_epi64</a></li><li><a href="arch/x86_64/fn._mm256_or_pd.html">arch::x86_64::_mm256_or_pd</a></li><li><a href="arch/x86_64/fn._mm256_or_ps.html">arch::x86_64::_mm256_or_ps</a></li><li><a href="arch/x86_64/fn._mm256_or_si256.html">arch::x86_64::_mm256_or_si256</a></li><li><a href="arch/x86_64/fn._mm256_packs_epi16.html">arch::x86_64::_mm256_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_packs_epi32.html">arch::x86_64::_mm256_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_packus_epi16.html">arch::x86_64::_mm256_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm256_packus_epi32.html">arch::x86_64::_mm256_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permute2f128_pd.html">arch::x86_64::_mm256_permute2f128_pd</a></li><li><a href="arch/x86_64/fn._mm256_permute2f128_ps.html">arch::x86_64::_mm256_permute2f128_ps</a></li><li><a href="arch/x86_64/fn._mm256_permute2f128_si256.html">arch::x86_64::_mm256_permute2f128_si256</a></li><li><a href="arch/x86_64/fn._mm256_permute2x128_si256.html">arch::x86_64::_mm256_permute2x128_si256</a></li><li><a href="arch/x86_64/fn._mm256_permute4x64_epi64.html">arch::x86_64::_mm256_permute4x64_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permute4x64_pd.html">arch::x86_64::_mm256_permute4x64_pd</a></li><li><a href="arch/x86_64/fn._mm256_permute_pd.html">arch::x86_64::_mm256_permute_pd</a></li><li><a href="arch/x86_64/fn._mm256_permute_ps.html">arch::x86_64::_mm256_permute_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutevar8x32_epi32.html">arch::x86_64::_mm256_permutevar8x32_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permutevar8x32_ps.html">arch::x86_64::_mm256_permutevar8x32_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutevar_pd.html">arch::x86_64::_mm256_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutevar_ps.html">arch::x86_64::_mm256_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi16.html">arch::x86_64::_mm256_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi32.html">arch::x86_64::_mm256_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi64.html">arch::x86_64::_mm256_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi8.html">arch::x86_64::_mm256_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_pd.html">arch::x86_64::_mm256_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_ps.html">arch::x86_64::_mm256_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutex_epi64.html">arch::x86_64::_mm256_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permutex_pd.html">arch::x86_64::_mm256_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi16.html">arch::x86_64::_mm256_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi32.html">arch::x86_64::_mm256_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi64.html">arch::x86_64::_mm256_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi8.html">arch::x86_64::_mm256_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_pd.html">arch::x86_64::_mm256_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_ps.html">arch::x86_64::_mm256_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi16.html">arch::x86_64::_mm256_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi32.html">arch::x86_64::_mm256_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi64.html">arch::x86_64::_mm256_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi8.html">arch::x86_64::_mm256_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_rcp14_pd.html">arch::x86_64::_mm256_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm256_rcp14_ps.html">arch::x86_64::_mm256_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm256_rcp_ps.html">arch::x86_64::_mm256_rcp_ps</a></li><li><a href="arch/x86_64/fn._mm256_rol_epi32.html">arch::x86_64::_mm256_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm256_rol_epi64.html">arch::x86_64::_mm256_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm256_rolv_epi32.html">arch::x86_64::_mm256_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_rolv_epi64.html">arch::x86_64::_mm256_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_ror_epi32.html">arch::x86_64::_mm256_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm256_ror_epi64.html">arch::x86_64::_mm256_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm256_rorv_epi32.html">arch::x86_64::_mm256_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_rorv_epi64.html">arch::x86_64::_mm256_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_round_pd.html">arch::x86_64::_mm256_round_pd</a></li><li><a href="arch/x86_64/fn._mm256_round_ps.html">arch::x86_64::_mm256_round_ps</a></li><li><a href="arch/x86_64/fn._mm256_roundscale_pd.html">arch::x86_64::_mm256_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm256_roundscale_ps.html">arch::x86_64::_mm256_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm256_rsqrt_ps.html">arch::x86_64::_mm256_rsqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_sad_epu8.html">arch::x86_64::_mm256_sad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_scalef_pd.html">arch::x86_64::_mm256_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm256_scalef_ps.html">arch::x86_64::_mm256_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi16.html">arch::x86_64::_mm256_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi32.html">arch::x86_64::_mm256_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi64x.html">arch::x86_64::_mm256_set1_epi64x</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi8.html">arch::x86_64::_mm256_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm256_set1_pd.html">arch::x86_64::_mm256_set1_pd</a></li><li><a href="arch/x86_64/fn._mm256_set1_ps.html">arch::x86_64::_mm256_set1_ps</a></li><li><a href="arch/x86_64/fn._mm256_set_epi16.html">arch::x86_64::_mm256_set_epi16</a></li><li><a href="arch/x86_64/fn._mm256_set_epi32.html">arch::x86_64::_mm256_set_epi32</a></li><li><a href="arch/x86_64/fn._mm256_set_epi64x.html">arch::x86_64::_mm256_set_epi64x</a></li><li><a href="arch/x86_64/fn._mm256_set_epi8.html">arch::x86_64::_mm256_set_epi8</a></li><li><a href="arch/x86_64/fn._mm256_set_m128.html">arch::x86_64::_mm256_set_m128</a></li><li><a href="arch/x86_64/fn._mm256_set_m128d.html">arch::x86_64::_mm256_set_m128d</a></li><li><a href="arch/x86_64/fn._mm256_set_m128i.html">arch::x86_64::_mm256_set_m128i</a></li><li><a href="arch/x86_64/fn._mm256_set_pd.html">arch::x86_64::_mm256_set_pd</a></li><li><a href="arch/x86_64/fn._mm256_set_ps.html">arch::x86_64::_mm256_set_ps</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi16.html">arch::x86_64::_mm256_setr_epi16</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi32.html">arch::x86_64::_mm256_setr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi64x.html">arch::x86_64::_mm256_setr_epi64x</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi8.html">arch::x86_64::_mm256_setr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_setr_m128.html">arch::x86_64::_mm256_setr_m128</a></li><li><a href="arch/x86_64/fn._mm256_setr_m128d.html">arch::x86_64::_mm256_setr_m128d</a></li><li><a href="arch/x86_64/fn._mm256_setr_m128i.html">arch::x86_64::_mm256_setr_m128i</a></li><li><a href="arch/x86_64/fn._mm256_setr_pd.html">arch::x86_64::_mm256_setr_pd</a></li><li><a href="arch/x86_64/fn._mm256_setr_ps.html">arch::x86_64::_mm256_setr_ps</a></li><li><a href="arch/x86_64/fn._mm256_setzero_pd.html">arch::x86_64::_mm256_setzero_pd</a></li><li><a href="arch/x86_64/fn._mm256_setzero_ps.html">arch::x86_64::_mm256_setzero_ps</a></li><li><a href="arch/x86_64/fn._mm256_setzero_si256.html">arch::x86_64::_mm256_setzero_si256</a></li><li><a href="arch/x86_64/fn._mm256_shldi_epi16.html">arch::x86_64::_mm256_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shldi_epi32.html">arch::x86_64::_mm256_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shldi_epi64.html">arch::x86_64::_mm256_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shldv_epi16.html">arch::x86_64::_mm256_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shldv_epi32.html">arch::x86_64::_mm256_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shldv_epi64.html">arch::x86_64::_mm256_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shrdi_epi16.html">arch::x86_64::_mm256_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shrdi_epi32.html">arch::x86_64::_mm256_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shrdi_epi64.html">arch::x86_64::_mm256_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shrdv_epi16.html">arch::x86_64::_mm256_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shrdv_epi32.html">arch::x86_64::_mm256_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shrdv_epi64.html">arch::x86_64::_mm256_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_epi32.html">arch::x86_64::_mm256_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_epi8.html">arch::x86_64::_mm256_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_f32x4.html">arch::x86_64::_mm256_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_f64x2.html">arch::x86_64::_mm256_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_i32x4.html">arch::x86_64::_mm256_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_i64x2.html">arch::x86_64::_mm256_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_pd.html">arch::x86_64::_mm256_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_ps.html">arch::x86_64::_mm256_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm256_shufflehi_epi16.html">arch::x86_64::_mm256_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shufflelo_epi16.html">arch::x86_64::_mm256_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sign_epi16.html">arch::x86_64::_mm256_sign_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sign_epi32.html">arch::x86_64::_mm256_sign_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sign_epi8.html">arch::x86_64::_mm256_sign_epi8</a></li><li><a href="arch/x86_64/fn._mm256_sll_epi16.html">arch::x86_64::_mm256_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sll_epi32.html">arch::x86_64::_mm256_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sll_epi64.html">arch::x86_64::_mm256_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm256_slli_epi16.html">arch::x86_64::_mm256_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_slli_epi32.html">arch::x86_64::_mm256_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_slli_epi64.html">arch::x86_64::_mm256_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_slli_si256.html">arch::x86_64::_mm256_slli_si256</a></li><li><a href="arch/x86_64/fn._mm256_sllv_epi16.html">arch::x86_64::_mm256_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sllv_epi32.html">arch::x86_64::_mm256_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sllv_epi64.html">arch::x86_64::_mm256_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_sqrt_pd.html">arch::x86_64::_mm256_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm256_sqrt_ps.html">arch::x86_64::_mm256_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_sra_epi16.html">arch::x86_64::_mm256_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sra_epi32.html">arch::x86_64::_mm256_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sra_epi64.html">arch::x86_64::_mm256_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srai_epi16.html">arch::x86_64::_mm256_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srai_epi32.html">arch::x86_64::_mm256_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srai_epi64.html">arch::x86_64::_mm256_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srav_epi16.html">arch::x86_64::_mm256_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srav_epi32.html">arch::x86_64::_mm256_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srav_epi64.html">arch::x86_64::_mm256_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srl_epi16.html">arch::x86_64::_mm256_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srl_epi32.html">arch::x86_64::_mm256_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srl_epi64.html">arch::x86_64::_mm256_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srli_epi16.html">arch::x86_64::_mm256_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srli_epi32.html">arch::x86_64::_mm256_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srli_epi64.html">arch::x86_64::_mm256_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srli_si256.html">arch::x86_64::_mm256_srli_si256</a></li><li><a href="arch/x86_64/fn._mm256_srlv_epi16.html">arch::x86_64::_mm256_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srlv_epi32.html">arch::x86_64::_mm256_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srlv_epi64.html">arch::x86_64::_mm256_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_store_epi32.html">arch::x86_64::_mm256_store_epi32</a></li><li><a href="arch/x86_64/fn._mm256_store_epi64.html">arch::x86_64::_mm256_store_epi64</a></li><li><a href="arch/x86_64/fn._mm256_store_pd.html">arch::x86_64::_mm256_store_pd</a></li><li><a href="arch/x86_64/fn._mm256_store_ps.html">arch::x86_64::_mm256_store_ps</a></li><li><a href="arch/x86_64/fn._mm256_store_si256.html">arch::x86_64::_mm256_store_si256</a></li><li><a href="arch/x86_64/fn._mm256_storeu2_m128.html">arch::x86_64::_mm256_storeu2_m128</a></li><li><a href="arch/x86_64/fn._mm256_storeu2_m128d.html">arch::x86_64::_mm256_storeu2_m128d</a></li><li><a href="arch/x86_64/fn._mm256_storeu2_m128i.html">arch::x86_64::_mm256_storeu2_m128i</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi16.html">arch::x86_64::_mm256_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi32.html">arch::x86_64::_mm256_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi64.html">arch::x86_64::_mm256_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi8.html">arch::x86_64::_mm256_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_storeu_pd.html">arch::x86_64::_mm256_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm256_storeu_ps.html">arch::x86_64::_mm256_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm256_storeu_si256.html">arch::x86_64::_mm256_storeu_si256</a></li><li><a href="arch/x86_64/fn._mm256_stream_pd.html">arch::x86_64::_mm256_stream_pd</a></li><li><a href="arch/x86_64/fn._mm256_stream_ps.html">arch::x86_64::_mm256_stream_ps</a></li><li><a href="arch/x86_64/fn._mm256_stream_si256.html">arch::x86_64::_mm256_stream_si256</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi16.html">arch::x86_64::_mm256_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi32.html">arch::x86_64::_mm256_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi64.html">arch::x86_64::_mm256_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi8.html">arch::x86_64::_mm256_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm256_sub_pd.html">arch::x86_64::_mm256_sub_pd</a></li><li><a href="arch/x86_64/fn._mm256_sub_ps.html">arch::x86_64::_mm256_sub_ps</a></li><li><a href="arch/x86_64/fn._mm256_subs_epi16.html">arch::x86_64::_mm256_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_subs_epi8.html">arch::x86_64::_mm256_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_subs_epu16.html">arch::x86_64::_mm256_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm256_subs_epu8.html">arch::x86_64::_mm256_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm256_ternarylogic_epi32.html">arch::x86_64::_mm256_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm256_ternarylogic_epi64.html">arch::x86_64::_mm256_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm256_test_epi16_mask.html">arch::x86_64::_mm256_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_test_epi32_mask.html">arch::x86_64::_mm256_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_test_epi64_mask.html">arch::x86_64::_mm256_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_test_epi8_mask.html">arch::x86_64::_mm256_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_testc_pd.html">arch::x86_64::_mm256_testc_pd</a></li><li><a href="arch/x86_64/fn._mm256_testc_ps.html">arch::x86_64::_mm256_testc_ps</a></li><li><a href="arch/x86_64/fn._mm256_testc_si256.html">arch::x86_64::_mm256_testc_si256</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi16_mask.html">arch::x86_64::_mm256_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi32_mask.html">arch::x86_64::_mm256_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi64_mask.html">arch::x86_64::_mm256_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi8_mask.html">arch::x86_64::_mm256_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_testnzc_pd.html">arch::x86_64::_mm256_testnzc_pd</a></li><li><a href="arch/x86_64/fn._mm256_testnzc_ps.html">arch::x86_64::_mm256_testnzc_ps</a></li><li><a href="arch/x86_64/fn._mm256_testnzc_si256.html">arch::x86_64::_mm256_testnzc_si256</a></li><li><a href="arch/x86_64/fn._mm256_testz_pd.html">arch::x86_64::_mm256_testz_pd</a></li><li><a href="arch/x86_64/fn._mm256_testz_ps.html">arch::x86_64::_mm256_testz_ps</a></li><li><a href="arch/x86_64/fn._mm256_testz_si256.html">arch::x86_64::_mm256_testz_si256</a></li><li><a href="arch/x86_64/fn._mm256_undefined_pd.html">arch::x86_64::_mm256_undefined_pd</a></li><li><a href="arch/x86_64/fn._mm256_undefined_ps.html">arch::x86_64::_mm256_undefined_ps</a></li><li><a href="arch/x86_64/fn._mm256_undefined_si256.html">arch::x86_64::_mm256_undefined_si256</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi16.html">arch::x86_64::_mm256_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi32.html">arch::x86_64::_mm256_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi64.html">arch::x86_64::_mm256_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi8.html">arch::x86_64::_mm256_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_pd.html">arch::x86_64::_mm256_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_ps.html">arch::x86_64::_mm256_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi16.html">arch::x86_64::_mm256_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi32.html">arch::x86_64::_mm256_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi64.html">arch::x86_64::_mm256_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi8.html">arch::x86_64::_mm256_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_pd.html">arch::x86_64::_mm256_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_ps.html">arch::x86_64::_mm256_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm256_xor_epi32.html">arch::x86_64::_mm256_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm256_xor_epi64.html">arch::x86_64::_mm256_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm256_xor_pd.html">arch::x86_64::_mm256_xor_pd</a></li><li><a href="arch/x86_64/fn._mm256_xor_ps.html">arch::x86_64::_mm256_xor_ps</a></li><li><a href="arch/x86_64/fn._mm256_xor_si256.html">arch::x86_64::_mm256_xor_si256</a></li><li><a href="arch/x86_64/fn._mm256_zeroall.html">arch::x86_64::_mm256_zeroall</a></li><li><a href="arch/x86_64/fn._mm256_zeroupper.html">arch::x86_64::_mm256_zeroupper</a></li><li><a href="arch/x86_64/fn._mm256_zextpd128_pd256.html">arch::x86_64::_mm256_zextpd128_pd256</a></li><li><a href="arch/x86_64/fn._mm256_zextps128_ps256.html">arch::x86_64::_mm256_zextps128_ps256</a></li><li><a href="arch/x86_64/fn._mm256_zextsi128_si256.html">arch::x86_64::_mm256_zextsi128_si256</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi16.html">arch::x86_64::_mm512_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi32.html">arch::x86_64::_mm512_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi64.html">arch::x86_64::_mm512_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi8.html">arch::x86_64::_mm512_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_abs_pd.html">arch::x86_64::_mm512_abs_pd</a></li><li><a href="arch/x86_64/fn._mm512_abs_ps.html">arch::x86_64::_mm512_abs_ps</a></li><li><a href="arch/x86_64/fn._mm512_add_epi16.html">arch::x86_64::_mm512_add_epi16</a></li><li><a href="arch/x86_64/fn._mm512_add_epi32.html">arch::x86_64::_mm512_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_add_epi64.html">arch::x86_64::_mm512_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_add_epi8.html">arch::x86_64::_mm512_add_epi8</a></li><li><a href="arch/x86_64/fn._mm512_add_pd.html">arch::x86_64::_mm512_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_add_ps.html">arch::x86_64::_mm512_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_add_round_pd.html">arch::x86_64::_mm512_add_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_add_round_ps.html">arch::x86_64::_mm512_add_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_adds_epi16.html">arch::x86_64::_mm512_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm512_adds_epi8.html">arch::x86_64::_mm512_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm512_adds_epu16.html">arch::x86_64::_mm512_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm512_adds_epu8.html">arch::x86_64::_mm512_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm512_aesdec_epi128.html">arch::x86_64::_mm512_aesdec_epi128</a></li><li><a href="arch/x86_64/fn._mm512_aesdeclast_epi128.html">arch::x86_64::_mm512_aesdeclast_epi128</a></li><li><a href="arch/x86_64/fn._mm512_aesenc_epi128.html">arch::x86_64::_mm512_aesenc_epi128</a></li><li><a href="arch/x86_64/fn._mm512_aesenclast_epi128.html">arch::x86_64::_mm512_aesenclast_epi128</a></li><li><a href="arch/x86_64/fn._mm512_alignr_epi32.html">arch::x86_64::_mm512_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_alignr_epi64.html">arch::x86_64::_mm512_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_alignr_epi8.html">arch::x86_64::_mm512_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm512_and_epi32.html">arch::x86_64::_mm512_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_and_epi64.html">arch::x86_64::_mm512_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_and_si512.html">arch::x86_64::_mm512_and_si512</a></li><li><a href="arch/x86_64/fn._mm512_andnot_epi32.html">arch::x86_64::_mm512_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm512_andnot_epi64.html">arch::x86_64::_mm512_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm512_andnot_si512.html">arch::x86_64::_mm512_andnot_si512</a></li><li><a href="arch/x86_64/fn._mm512_avg_epu16.html">arch::x86_64::_mm512_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm512_avg_epu8.html">arch::x86_64::_mm512_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm512_bitshuffle_epi64_mask.html">arch::x86_64::_mm512_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_f32x4.html">arch::x86_64::_mm512_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_f64x4.html">arch::x86_64::_mm512_broadcast_f64x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_i32x4.html">arch::x86_64::_mm512_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_i64x4.html">arch::x86_64::_mm512_broadcast_i64x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcastb_epi8.html">arch::x86_64::_mm512_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm512_broadcastd_epi32.html">arch::x86_64::_mm512_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_broadcastmb_epi64.html">arch::x86_64::_mm512_broadcastmb_epi64</a></li><li><a href="arch/x86_64/fn._mm512_broadcastmw_epi32.html">arch::x86_64::_mm512_broadcastmw_epi32</a></li><li><a href="arch/x86_64/fn._mm512_broadcastq_epi64.html">arch::x86_64::_mm512_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm512_broadcastsd_pd.html">arch::x86_64::_mm512_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm512_broadcastss_ps.html">arch::x86_64::_mm512_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm512_broadcastw_epi16.html">arch::x86_64::_mm512_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm512_bslli_epi128.html">arch::x86_64::_mm512_bslli_epi128</a></li><li><a href="arch/x86_64/fn._mm512_bsrli_epi128.html">arch::x86_64::_mm512_bsrli_epi128</a></li><li><a href="arch/x86_64/fn._mm512_castpd128_pd512.html">arch::x86_64::_mm512_castpd128_pd512</a></li><li><a href="arch/x86_64/fn._mm512_castpd256_pd512.html">arch::x86_64::_mm512_castpd256_pd512</a></li><li><a href="arch/x86_64/fn._mm512_castpd512_pd128.html">arch::x86_64::_mm512_castpd512_pd128</a></li><li><a href="arch/x86_64/fn._mm512_castpd512_pd256.html">arch::x86_64::_mm512_castpd512_pd256</a></li><li><a href="arch/x86_64/fn._mm512_castpd_ps.html">arch::x86_64::_mm512_castpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_castpd_si512.html">arch::x86_64::_mm512_castpd_si512</a></li><li><a href="arch/x86_64/fn._mm512_castps128_ps512.html">arch::x86_64::_mm512_castps128_ps512</a></li><li><a href="arch/x86_64/fn._mm512_castps256_ps512.html">arch::x86_64::_mm512_castps256_ps512</a></li><li><a href="arch/x86_64/fn._mm512_castps512_ps128.html">arch::x86_64::_mm512_castps512_ps128</a></li><li><a href="arch/x86_64/fn._mm512_castps512_ps256.html">arch::x86_64::_mm512_castps512_ps256</a></li><li><a href="arch/x86_64/fn._mm512_castps_pd.html">arch::x86_64::_mm512_castps_pd</a></li><li><a href="arch/x86_64/fn._mm512_castps_si512.html">arch::x86_64::_mm512_castps_si512</a></li><li><a href="arch/x86_64/fn._mm512_castsi128_si512.html">arch::x86_64::_mm512_castsi128_si512</a></li><li><a href="arch/x86_64/fn._mm512_castsi256_si512.html">arch::x86_64::_mm512_castsi256_si512</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_pd.html">arch::x86_64::_mm512_castsi512_pd</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_ps.html">arch::x86_64::_mm512_castsi512_ps</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_si128.html">arch::x86_64::_mm512_castsi512_si128</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_si256.html">arch::x86_64::_mm512_castsi512_si256</a></li><li><a href="arch/x86_64/fn._mm512_clmulepi64_epi128.html">arch::x86_64::_mm512_clmulepi64_epi128</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi16_mask.html">arch::x86_64::_mm512_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi32_mask.html">arch::x86_64::_mm512_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi64_mask.html">arch::x86_64::_mm512_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi8_mask.html">arch::x86_64::_mm512_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu16_mask.html">arch::x86_64::_mm512_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu32_mask.html">arch::x86_64::_mm512_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu64_mask.html">arch::x86_64::_mm512_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu8_mask.html">arch::x86_64::_mm512_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_pd_mask.html">arch::x86_64::_mm512_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_ps_mask.html">arch::x86_64::_mm512_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_round_pd_mask.html">arch::x86_64::_mm512_cmp_round_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_round_ps_mask.html">arch::x86_64::_mm512_cmp_round_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi16_mask.html">arch::x86_64::_mm512_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi32_mask.html">arch::x86_64::_mm512_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi64_mask.html">arch::x86_64::_mm512_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi8_mask.html">arch::x86_64::_mm512_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu16_mask.html">arch::x86_64::_mm512_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu32_mask.html">arch::x86_64::_mm512_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu64_mask.html">arch::x86_64::_mm512_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu8_mask.html">arch::x86_64::_mm512_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_pd_mask.html">arch::x86_64::_mm512_cmpeq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_ps_mask.html">arch::x86_64::_mm512_cmpeq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi16_mask.html">arch::x86_64::_mm512_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi32_mask.html">arch::x86_64::_mm512_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi64_mask.html">arch::x86_64::_mm512_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi8_mask.html">arch::x86_64::_mm512_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu16_mask.html">arch::x86_64::_mm512_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu32_mask.html">arch::x86_64::_mm512_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu64_mask.html">arch::x86_64::_mm512_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu8_mask.html">arch::x86_64::_mm512_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi16_mask.html">arch::x86_64::_mm512_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi32_mask.html">arch::x86_64::_mm512_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi64_mask.html">arch::x86_64::_mm512_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi8_mask.html">arch::x86_64::_mm512_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu16_mask.html">arch::x86_64::_mm512_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu32_mask.html">arch::x86_64::_mm512_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu64_mask.html">arch::x86_64::_mm512_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu8_mask.html">arch::x86_64::_mm512_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi16_mask.html">arch::x86_64::_mm512_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi32_mask.html">arch::x86_64::_mm512_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi64_mask.html">arch::x86_64::_mm512_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi8_mask.html">arch::x86_64::_mm512_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu16_mask.html">arch::x86_64::_mm512_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu32_mask.html">arch::x86_64::_mm512_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu64_mask.html">arch::x86_64::_mm512_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu8_mask.html">arch::x86_64::_mm512_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_pd_mask.html">arch::x86_64::_mm512_cmple_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_ps_mask.html">arch::x86_64::_mm512_cmple_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi16_mask.html">arch::x86_64::_mm512_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi32_mask.html">arch::x86_64::_mm512_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi64_mask.html">arch::x86_64::_mm512_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi8_mask.html">arch::x86_64::_mm512_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu16_mask.html">arch::x86_64::_mm512_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu32_mask.html">arch::x86_64::_mm512_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu64_mask.html">arch::x86_64::_mm512_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu8_mask.html">arch::x86_64::_mm512_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_pd_mask.html">arch::x86_64::_mm512_cmplt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_ps_mask.html">arch::x86_64::_mm512_cmplt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi16_mask.html">arch::x86_64::_mm512_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi32_mask.html">arch::x86_64::_mm512_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi64_mask.html">arch::x86_64::_mm512_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi8_mask.html">arch::x86_64::_mm512_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu16_mask.html">arch::x86_64::_mm512_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu32_mask.html">arch::x86_64::_mm512_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu64_mask.html">arch::x86_64::_mm512_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu8_mask.html">arch::x86_64::_mm512_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_pd_mask.html">arch::x86_64::_mm512_cmpneq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_ps_mask.html">arch::x86_64::_mm512_cmpneq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnle_pd_mask.html">arch::x86_64::_mm512_cmpnle_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnle_ps_mask.html">arch::x86_64::_mm512_cmpnle_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnlt_pd_mask.html">arch::x86_64::_mm512_cmpnlt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnlt_ps_mask.html">arch::x86_64::_mm512_cmpnlt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpord_pd_mask.html">arch::x86_64::_mm512_cmpord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpord_ps_mask.html">arch::x86_64::_mm512_cmpord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpunord_pd_mask.html">arch::x86_64::_mm512_cmpunord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpunord_ps_mask.html">arch::x86_64::_mm512_cmpunord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_conflict_epi32.html">arch::x86_64::_mm512_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm512_conflict_epi64.html">arch::x86_64::_mm512_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundepi32_ps.html">arch::x86_64::_mm512_cvt_roundepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundepu32_ps.html">arch::x86_64::_mm512_cvt_roundepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundpd_epi32.html">arch::x86_64::_mm512_cvt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundpd_epu32.html">arch::x86_64::_mm512_cvt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundpd_ps.html">arch::x86_64::_mm512_cvt_roundpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundph_ps.html">arch::x86_64::_mm512_cvt_roundph_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_epi32.html">arch::x86_64::_mm512_cvt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_epu32.html">arch::x86_64::_mm512_cvt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_pd.html">arch::x86_64::_mm512_cvt_roundps_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_ph.html">arch::x86_64::_mm512_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi16_epi32.html">arch::x86_64::_mm512_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi16_epi64.html">arch::x86_64::_mm512_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi16_epi8.html">arch::x86_64::_mm512_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_epi16.html">arch::x86_64::_mm512_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_epi64.html">arch::x86_64::_mm512_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_epi8.html">arch::x86_64::_mm512_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_pd.html">arch::x86_64::_mm512_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_ps.html">arch::x86_64::_mm512_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32lo_pd.html">arch::x86_64::_mm512_cvtepi32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi64_epi16.html">arch::x86_64::_mm512_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi64_epi32.html">arch::x86_64::_mm512_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi64_epi8.html">arch::x86_64::_mm512_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi8_epi16.html">arch::x86_64::_mm512_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi8_epi32.html">arch::x86_64::_mm512_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi8_epi64.html">arch::x86_64::_mm512_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu16_epi32.html">arch::x86_64::_mm512_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu16_epi64.html">arch::x86_64::_mm512_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32_epi64.html">arch::x86_64::_mm512_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32_pd.html">arch::x86_64::_mm512_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32_ps.html">arch::x86_64::_mm512_cvtepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32lo_pd.html">arch::x86_64::_mm512_cvtepu32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu8_epi16.html">arch::x86_64::_mm512_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu8_epi32.html">arch::x86_64::_mm512_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu8_epi64.html">arch::x86_64::_mm512_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtne2ps_pbh.html">arch::x86_64::_mm512_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_cvtneps_pbh.html">arch::x86_64::_mm512_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_epi32.html">arch::x86_64::_mm512_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_epu32.html">arch::x86_64::_mm512_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_ps.html">arch::x86_64::_mm512_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_pslo.html">arch::x86_64::_mm512_cvtpd_pslo</a></li><li><a href="arch/x86_64/fn._mm512_cvtph_ps.html">arch::x86_64::_mm512_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_epi32.html">arch::x86_64::_mm512_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_epu32.html">arch::x86_64::_mm512_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_pd.html">arch::x86_64::_mm512_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_ph.html">arch::x86_64::_mm512_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm512_cvtpslo_pd.html">arch::x86_64::_mm512_cvtpslo_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi16_epi8.html">arch::x86_64::_mm512_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi32_epi16.html">arch::x86_64::_mm512_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi32_epi8.html">arch::x86_64::_mm512_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi64_epi16.html">arch::x86_64::_mm512_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi64_epi32.html">arch::x86_64::_mm512_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi64_epi8.html">arch::x86_64::_mm512_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtsi512_si32.html">arch::x86_64::_mm512_cvtsi512_si32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundpd_epi32.html">arch::x86_64::_mm512_cvtt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundpd_epu32.html">arch::x86_64::_mm512_cvtt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundps_epi32.html">arch::x86_64::_mm512_cvtt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundps_epu32.html">arch::x86_64::_mm512_cvtt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvttpd_epi32.html">arch::x86_64::_mm512_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvttpd_epu32.html">arch::x86_64::_mm512_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvttps_epi32.html">arch::x86_64::_mm512_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvttps_epu32.html">arch::x86_64::_mm512_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi16_epi8.html">arch::x86_64::_mm512_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi32_epi16.html">arch::x86_64::_mm512_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi32_epi8.html">arch::x86_64::_mm512_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi64_epi16.html">arch::x86_64::_mm512_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi64_epi32.html">arch::x86_64::_mm512_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi64_epi8.html">arch::x86_64::_mm512_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_dbsad_epu8.html">arch::x86_64::_mm512_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_div_pd.html">arch::x86_64::_mm512_div_pd</a></li><li><a href="arch/x86_64/fn._mm512_div_ps.html">arch::x86_64::_mm512_div_ps</a></li><li><a href="arch/x86_64/fn._mm512_div_round_pd.html">arch::x86_64::_mm512_div_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_div_round_ps.html">arch::x86_64::_mm512_div_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_dpbf16_ps.html">arch::x86_64::_mm512_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm512_dpbusd_epi32.html">arch::x86_64::_mm512_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_dpbusds_epi32.html">arch::x86_64::_mm512_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_dpwssd_epi32.html">arch::x86_64::_mm512_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_dpwssds_epi32.html">arch::x86_64::_mm512_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_extractf32x4_ps.html">arch::x86_64::_mm512_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm512_extractf64x4_pd.html">arch::x86_64::_mm512_extractf64x4_pd</a></li><li><a href="arch/x86_64/fn._mm512_extracti32x4_epi32.html">arch::x86_64::_mm512_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_extracti64x4_epi64.html">arch::x86_64::_mm512_extracti64x4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_pd.html">arch::x86_64::_mm512_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_ps.html">arch::x86_64::_mm512_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_round_pd.html">arch::x86_64::_mm512_fixupimm_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_round_ps.html">arch::x86_64::_mm512_fixupimm_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_pd.html">arch::x86_64::_mm512_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_ps.html">arch::x86_64::_mm512_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_round_pd.html">arch::x86_64::_mm512_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_round_ps.html">arch::x86_64::_mm512_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_pd.html">arch::x86_64::_mm512_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_ps.html">arch::x86_64::_mm512_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_round_pd.html">arch::x86_64::_mm512_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_round_ps.html">arch::x86_64::_mm512_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_pd.html">arch::x86_64::_mm512_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_ps.html">arch::x86_64::_mm512_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_round_pd.html">arch::x86_64::_mm512_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_round_ps.html">arch::x86_64::_mm512_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_pd.html">arch::x86_64::_mm512_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_ps.html">arch::x86_64::_mm512_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_round_pd.html">arch::x86_64::_mm512_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_round_ps.html">arch::x86_64::_mm512_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_pd.html">arch::x86_64::_mm512_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_ps.html">arch::x86_64::_mm512_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_round_pd.html">arch::x86_64::_mm512_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_round_ps.html">arch::x86_64::_mm512_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_pd.html">arch::x86_64::_mm512_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_ps.html">arch::x86_64::_mm512_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_round_pd.html">arch::x86_64::_mm512_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_round_ps.html">arch::x86_64::_mm512_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_getexp_pd.html">arch::x86_64::_mm512_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm512_getexp_ps.html">arch::x86_64::_mm512_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm512_getexp_round_pd.html">arch::x86_64::_mm512_getexp_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_getexp_round_ps.html">arch::x86_64::_mm512_getexp_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_getmant_pd.html">arch::x86_64::_mm512_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm512_getmant_ps.html">arch::x86_64::_mm512_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm512_getmant_round_pd.html">arch::x86_64::_mm512_getmant_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_getmant_round_ps.html">arch::x86_64::_mm512_getmant_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm512_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm512_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_gf2p8mul_epi8.html">arch::x86_64::_mm512_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_epi32.html">arch::x86_64::_mm512_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_epi64.html">arch::x86_64::_mm512_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_pd.html">arch::x86_64::_mm512_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_ps.html">arch::x86_64::_mm512_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_epi32.html">arch::x86_64::_mm512_i32scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_epi64.html">arch::x86_64::_mm512_i32scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_pd.html">arch::x86_64::_mm512_i32scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_ps.html">arch::x86_64::_mm512_i32scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_epi32.html">arch::x86_64::_mm512_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_epi64.html">arch::x86_64::_mm512_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_pd.html">arch::x86_64::_mm512_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_ps.html">arch::x86_64::_mm512_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_epi32.html">arch::x86_64::_mm512_i64scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_epi64.html">arch::x86_64::_mm512_i64scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_pd.html">arch::x86_64::_mm512_i64scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_ps.html">arch::x86_64::_mm512_i64scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_insertf32x4.html">arch::x86_64::_mm512_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm512_insertf64x4.html">arch::x86_64::_mm512_insertf64x4</a></li><li><a href="arch/x86_64/fn._mm512_inserti32x4.html">arch::x86_64::_mm512_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm512_inserti64x4.html">arch::x86_64::_mm512_inserti64x4</a></li><li><a href="arch/x86_64/fn._mm512_int2mask.html">arch::x86_64::_mm512_int2mask</a></li><li><a href="arch/x86_64/fn._mm512_kand.html">arch::x86_64::_mm512_kand</a></li><li><a href="arch/x86_64/fn._mm512_kandn.html">arch::x86_64::_mm512_kandn</a></li><li><a href="arch/x86_64/fn._mm512_kmov.html">arch::x86_64::_mm512_kmov</a></li><li><a href="arch/x86_64/fn._mm512_knot.html">arch::x86_64::_mm512_knot</a></li><li><a href="arch/x86_64/fn._mm512_kor.html">arch::x86_64::_mm512_kor</a></li><li><a href="arch/x86_64/fn._mm512_kortestc.html">arch::x86_64::_mm512_kortestc</a></li><li><a href="arch/x86_64/fn._mm512_kunpackb.html">arch::x86_64::_mm512_kunpackb</a></li><li><a href="arch/x86_64/fn._mm512_kxnor.html">arch::x86_64::_mm512_kxnor</a></li><li><a href="arch/x86_64/fn._mm512_kxor.html">arch::x86_64::_mm512_kxor</a></li><li><a href="arch/x86_64/fn._mm512_load_epi32.html">arch::x86_64::_mm512_load_epi32</a></li><li><a href="arch/x86_64/fn._mm512_load_epi64.html">arch::x86_64::_mm512_load_epi64</a></li><li><a href="arch/x86_64/fn._mm512_load_pd.html">arch::x86_64::_mm512_load_pd</a></li><li><a href="arch/x86_64/fn._mm512_load_ps.html">arch::x86_64::_mm512_load_ps</a></li><li><a href="arch/x86_64/fn._mm512_load_si512.html">arch::x86_64::_mm512_load_si512</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi16.html">arch::x86_64::_mm512_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi32.html">arch::x86_64::_mm512_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi64.html">arch::x86_64::_mm512_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi8.html">arch::x86_64::_mm512_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_loadu_pd.html">arch::x86_64::_mm512_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm512_loadu_ps.html">arch::x86_64::_mm512_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm512_loadu_si512.html">arch::x86_64::_mm512_loadu_si512</a></li><li><a href="arch/x86_64/fn._mm512_lzcnt_epi32.html">arch::x86_64::_mm512_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_lzcnt_epi64.html">arch::x86_64::_mm512_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_madd52hi_epu64.html">arch::x86_64::_mm512_madd52hi_epu64</a></li><li><a href="arch/x86_64/fn._mm512_madd52lo_epu64.html">arch::x86_64::_mm512_madd52lo_epu64</a></li><li><a href="arch/x86_64/fn._mm512_madd_epi16.html">arch::x86_64::_mm512_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maddubs_epi16.html">arch::x86_64::_mm512_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi16.html">arch::x86_64::_mm512_mask2_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi32.html">arch::x86_64::_mm512_mask2_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi64.html">arch::x86_64::_mm512_mask2_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi8.html">arch::x86_64::_mm512_mask2_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_pd.html">arch::x86_64::_mm512_mask2_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_ps.html">arch::x86_64::_mm512_mask2_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask2int.html">arch::x86_64::_mm512_mask2int</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_pd.html">arch::x86_64::_mm512_mask3_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_ps.html">arch::x86_64::_mm512_mask3_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_round_pd.html">arch::x86_64::_mm512_mask3_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_round_ps.html">arch::x86_64::_mm512_mask3_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_pd.html">arch::x86_64::_mm512_mask3_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_ps.html">arch::x86_64::_mm512_mask3_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_round_pd.html">arch::x86_64::_mm512_mask3_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_round_ps.html">arch::x86_64::_mm512_mask3_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_pd.html">arch::x86_64::_mm512_mask3_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_ps.html">arch::x86_64::_mm512_mask3_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_round_pd.html">arch::x86_64::_mm512_mask3_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_round_ps.html">arch::x86_64::_mm512_mask3_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_pd.html">arch::x86_64::_mm512_mask3_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_ps.html">arch::x86_64::_mm512_mask3_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_round_pd.html">arch::x86_64::_mm512_mask3_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_round_ps.html">arch::x86_64::_mm512_mask3_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_pd.html">arch::x86_64::_mm512_mask3_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_ps.html">arch::x86_64::_mm512_mask3_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_round_pd.html">arch::x86_64::_mm512_mask3_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_round_ps.html">arch::x86_64::_mm512_mask3_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_pd.html">arch::x86_64::_mm512_mask3_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_ps.html">arch::x86_64::_mm512_mask3_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_round_pd.html">arch::x86_64::_mm512_mask3_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_round_ps.html">arch::x86_64::_mm512_mask3_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi16.html">arch::x86_64::_mm512_mask_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi32.html">arch::x86_64::_mm512_mask_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi64.html">arch::x86_64::_mm512_mask_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi8.html">arch::x86_64::_mm512_mask_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_pd.html">arch::x86_64::_mm512_mask_abs_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_ps.html">arch::x86_64::_mm512_mask_abs_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi16.html">arch::x86_64::_mm512_mask_add_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi32.html">arch::x86_64::_mm512_mask_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi64.html">arch::x86_64::_mm512_mask_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi8.html">arch::x86_64::_mm512_mask_add_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_pd.html">arch::x86_64::_mm512_mask_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_ps.html">arch::x86_64::_mm512_mask_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_round_pd.html">arch::x86_64::_mm512_mask_add_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_round_ps.html">arch::x86_64::_mm512_mask_add_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epi16.html">arch::x86_64::_mm512_mask_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epi8.html">arch::x86_64::_mm512_mask_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epu16.html">arch::x86_64::_mm512_mask_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epu8.html">arch::x86_64::_mm512_mask_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_alignr_epi32.html">arch::x86_64::_mm512_mask_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_alignr_epi64.html">arch::x86_64::_mm512_mask_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_alignr_epi8.html">arch::x86_64::_mm512_mask_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_and_epi32.html">arch::x86_64::_mm512_mask_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_and_epi64.html">arch::x86_64::_mm512_mask_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_andnot_epi32.html">arch::x86_64::_mm512_mask_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_andnot_epi64.html">arch::x86_64::_mm512_mask_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_avg_epu16.html">arch::x86_64::_mm512_mask_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_avg_epu8.html">arch::x86_64::_mm512_mask_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_bitshuffle_epi64_mask.html">arch::x86_64::_mm512_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi16.html">arch::x86_64::_mm512_mask_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi32.html">arch::x86_64::_mm512_mask_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi64.html">arch::x86_64::_mm512_mask_blend_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi8.html">arch::x86_64::_mm512_mask_blend_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_pd.html">arch::x86_64::_mm512_mask_blend_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_ps.html">arch::x86_64::_mm512_mask_blend_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_f32x4.html">arch::x86_64::_mm512_mask_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_f64x4.html">arch::x86_64::_mm512_mask_broadcast_f64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_i32x4.html">arch::x86_64::_mm512_mask_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_i64x4.html">arch::x86_64::_mm512_mask_broadcast_i64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastb_epi8.html">arch::x86_64::_mm512_mask_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastd_epi32.html">arch::x86_64::_mm512_mask_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastq_epi64.html">arch::x86_64::_mm512_mask_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastsd_pd.html">arch::x86_64::_mm512_mask_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastss_ps.html">arch::x86_64::_mm512_mask_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastw_epi16.html">arch::x86_64::_mm512_mask_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi16_mask.html">arch::x86_64::_mm512_mask_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi32_mask.html">arch::x86_64::_mm512_mask_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi64_mask.html">arch::x86_64::_mm512_mask_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi8_mask.html">arch::x86_64::_mm512_mask_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu16_mask.html">arch::x86_64::_mm512_mask_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu32_mask.html">arch::x86_64::_mm512_mask_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu64_mask.html">arch::x86_64::_mm512_mask_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu8_mask.html">arch::x86_64::_mm512_mask_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_pd_mask.html">arch::x86_64::_mm512_mask_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_ps_mask.html">arch::x86_64::_mm512_mask_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_round_pd_mask.html">arch::x86_64::_mm512_mask_cmp_round_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_round_ps_mask.html">arch::x86_64::_mm512_mask_cmp_round_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi16_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi32_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi64_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi8_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu16_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu32_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu64_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu8_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_pd_mask.html">arch::x86_64::_mm512_mask_cmpeq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_ps_mask.html">arch::x86_64::_mm512_mask_cmpeq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi16_mask.html">arch::x86_64::_mm512_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi32_mask.html">arch::x86_64::_mm512_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi64_mask.html">arch::x86_64::_mm512_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi8_mask.html">arch::x86_64::_mm512_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu16_mask.html">arch::x86_64::_mm512_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu32_mask.html">arch::x86_64::_mm512_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu64_mask.html">arch::x86_64::_mm512_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu8_mask.html">arch::x86_64::_mm512_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi16_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi32_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi64_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi8_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu16_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu32_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu64_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu8_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi16_mask.html">arch::x86_64::_mm512_mask_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi32_mask.html">arch::x86_64::_mm512_mask_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi64_mask.html">arch::x86_64::_mm512_mask_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi8_mask.html">arch::x86_64::_mm512_mask_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu16_mask.html">arch::x86_64::_mm512_mask_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu32_mask.html">arch::x86_64::_mm512_mask_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu64_mask.html">arch::x86_64::_mm512_mask_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu8_mask.html">arch::x86_64::_mm512_mask_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_pd_mask.html">arch::x86_64::_mm512_mask_cmple_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_ps_mask.html">arch::x86_64::_mm512_mask_cmple_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi16_mask.html">arch::x86_64::_mm512_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi32_mask.html">arch::x86_64::_mm512_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi64_mask.html">arch::x86_64::_mm512_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi8_mask.html">arch::x86_64::_mm512_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu16_mask.html">arch::x86_64::_mm512_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu32_mask.html">arch::x86_64::_mm512_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu64_mask.html">arch::x86_64::_mm512_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu8_mask.html">arch::x86_64::_mm512_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_pd_mask.html">arch::x86_64::_mm512_mask_cmplt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_ps_mask.html">arch::x86_64::_mm512_mask_cmplt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi16_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi32_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi64_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi8_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu16_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu32_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu64_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu8_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_pd_mask.html">arch::x86_64::_mm512_mask_cmpneq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_ps_mask.html">arch::x86_64::_mm512_mask_cmpneq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnle_pd_mask.html">arch::x86_64::_mm512_mask_cmpnle_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnle_ps_mask.html">arch::x86_64::_mm512_mask_cmpnle_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnlt_pd_mask.html">arch::x86_64::_mm512_mask_cmpnlt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnlt_ps_mask.html">arch::x86_64::_mm512_mask_cmpnlt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpord_pd_mask.html">arch::x86_64::_mm512_mask_cmpord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpord_ps_mask.html">arch::x86_64::_mm512_mask_cmpord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpunord_pd_mask.html">arch::x86_64::_mm512_mask_cmpunord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpunord_ps_mask.html">arch::x86_64::_mm512_mask_cmpunord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi16.html">arch::x86_64::_mm512_mask_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi32.html">arch::x86_64::_mm512_mask_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi64.html">arch::x86_64::_mm512_mask_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi8.html">arch::x86_64::_mm512_mask_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_pd.html">arch::x86_64::_mm512_mask_compress_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_ps.html">arch::x86_64::_mm512_mask_compress_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_compressstoreu_epi16.html">arch::x86_64::_mm512_mask_compressstoreu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_compressstoreu_epi32.html">arch::x86_64::_mm512_mask_compressstoreu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_compressstoreu_epi64.html">arch::x86_64::_mm512_mask_compressstoreu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_compressstoreu_epi8.html">arch::x86_64::_mm512_mask_compressstoreu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_compressstoreu_pd.html">arch::x86_64::_mm512_mask_compressstoreu_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_compressstoreu_ps.html">arch::x86_64::_mm512_mask_compressstoreu_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_conflict_epi32.html">arch::x86_64::_mm512_mask_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_conflict_epi64.html">arch::x86_64::_mm512_mask_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundepi32_ps.html">arch::x86_64::_mm512_mask_cvt_roundepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundepu32_ps.html">arch::x86_64::_mm512_mask_cvt_roundepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundpd_epi32.html">arch::x86_64::_mm512_mask_cvt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundpd_epu32.html">arch::x86_64::_mm512_mask_cvt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundpd_ps.html">arch::x86_64::_mm512_mask_cvt_roundpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundph_ps.html">arch::x86_64::_mm512_mask_cvt_roundph_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_epi32.html">arch::x86_64::_mm512_mask_cvt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_epu32.html">arch::x86_64::_mm512_mask_cvt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_pd.html">arch::x86_64::_mm512_mask_cvt_roundps_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_ph.html">arch::x86_64::_mm512_mask_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_epi32.html">arch::x86_64::_mm512_mask_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_epi64.html">arch::x86_64::_mm512_mask_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_epi8.html">arch::x86_64::_mm512_mask_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_epi16.html">arch::x86_64::_mm512_mask_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_epi64.html">arch::x86_64::_mm512_mask_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_epi8.html">arch::x86_64::_mm512_mask_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_pd.html">arch::x86_64::_mm512_mask_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_ps.html">arch::x86_64::_mm512_mask_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32lo_pd.html">arch::x86_64::_mm512_mask_cvtepi32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_epi16.html">arch::x86_64::_mm512_mask_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_epi32.html">arch::x86_64::_mm512_mask_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_epi8.html">arch::x86_64::_mm512_mask_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_storeu_epi32.html">arch::x86_64::_mm512_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi8_epi16.html">arch::x86_64::_mm512_mask_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi8_epi32.html">arch::x86_64::_mm512_mask_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi8_epi64.html">arch::x86_64::_mm512_mask_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu16_epi32.html">arch::x86_64::_mm512_mask_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu16_epi64.html">arch::x86_64::_mm512_mask_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32_epi64.html">arch::x86_64::_mm512_mask_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32_pd.html">arch::x86_64::_mm512_mask_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32_ps.html">arch::x86_64::_mm512_mask_cvtepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32lo_pd.html">arch::x86_64::_mm512_mask_cvtepu32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu8_epi16.html">arch::x86_64::_mm512_mask_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu8_epi32.html">arch::x86_64::_mm512_mask_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu8_epi64.html">arch::x86_64::_mm512_mask_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtne2ps_pbh.html">arch::x86_64::_mm512_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtneps_pbh.html">arch::x86_64::_mm512_mask_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_epi32.html">arch::x86_64::_mm512_mask_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_epu32.html">arch::x86_64::_mm512_mask_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_ps.html">arch::x86_64::_mm512_mask_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_pslo.html">arch::x86_64::_mm512_mask_cvtpd_pslo</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtph_ps.html">arch::x86_64::_mm512_mask_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_epi32.html">arch::x86_64::_mm512_mask_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_epu32.html">arch::x86_64::_mm512_mask_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_pd.html">arch::x86_64::_mm512_mask_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_ph.html">arch::x86_64::_mm512_mask_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpslo_pd.html">arch::x86_64::_mm512_mask_cvtpslo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi16_epi8.html">arch::x86_64::_mm512_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi16_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_epi16.html">arch::x86_64::_mm512_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_epi8.html">arch::x86_64::_mm512_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_epi16.html">arch::x86_64::_mm512_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_epi32.html">arch::x86_64::_mm512_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_epi8.html">arch::x86_64::_mm512_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_storeu_epi32.html">arch::x86_64::_mm512_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundpd_epi32.html">arch::x86_64::_mm512_mask_cvtt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundpd_epu32.html">arch::x86_64::_mm512_mask_cvtt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundps_epi32.html">arch::x86_64::_mm512_mask_cvtt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundps_epu32.html">arch::x86_64::_mm512_mask_cvtt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttpd_epi32.html">arch::x86_64::_mm512_mask_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttpd_epu32.html">arch::x86_64::_mm512_mask_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttps_epi32.html">arch::x86_64::_mm512_mask_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttps_epu32.html">arch::x86_64::_mm512_mask_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi16_epi8.html">arch::x86_64::_mm512_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi16_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_epi16.html">arch::x86_64::_mm512_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_epi8.html">arch::x86_64::_mm512_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_epi16.html">arch::x86_64::_mm512_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_epi32.html">arch::x86_64::_mm512_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_epi8.html">arch::x86_64::_mm512_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_storeu_epi32.html">arch::x86_64::_mm512_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_dbsad_epu8.html">arch::x86_64::_mm512_mask_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_pd.html">arch::x86_64::_mm512_mask_div_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_ps.html">arch::x86_64::_mm512_mask_div_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_round_pd.html">arch::x86_64::_mm512_mask_div_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_round_ps.html">arch::x86_64::_mm512_mask_div_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpbf16_ps.html">arch::x86_64::_mm512_mask_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpbusd_epi32.html">arch::x86_64::_mm512_mask_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpbusds_epi32.html">arch::x86_64::_mm512_mask_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpwssd_epi32.html">arch::x86_64::_mm512_mask_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpwssds_epi32.html">arch::x86_64::_mm512_mask_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi16.html">arch::x86_64::_mm512_mask_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi32.html">arch::x86_64::_mm512_mask_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi64.html">arch::x86_64::_mm512_mask_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi8.html">arch::x86_64::_mm512_mask_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_pd.html">arch::x86_64::_mm512_mask_expand_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_ps.html">arch::x86_64::_mm512_mask_expand_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_expandloadu_epi16.html">arch::x86_64::_mm512_mask_expandloadu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_expandloadu_epi32.html">arch::x86_64::_mm512_mask_expandloadu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_expandloadu_epi64.html">arch::x86_64::_mm512_mask_expandloadu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_expandloadu_epi8.html">arch::x86_64::_mm512_mask_expandloadu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_expandloadu_pd.html">arch::x86_64::_mm512_mask_expandloadu_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_expandloadu_ps.html">arch::x86_64::_mm512_mask_expandloadu_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_extractf32x4_ps.html">arch::x86_64::_mm512_mask_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_extractf64x4_pd.html">arch::x86_64::_mm512_mask_extractf64x4_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_extracti32x4_epi32.html">arch::x86_64::_mm512_mask_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_extracti64x4_epi64.html">arch::x86_64::_mm512_mask_extracti64x4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_pd.html">arch::x86_64::_mm512_mask_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_ps.html">arch::x86_64::_mm512_mask_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_round_pd.html">arch::x86_64::_mm512_mask_fixupimm_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_round_ps.html">arch::x86_64::_mm512_mask_fixupimm_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_pd.html">arch::x86_64::_mm512_mask_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_ps.html">arch::x86_64::_mm512_mask_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_round_pd.html">arch::x86_64::_mm512_mask_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_round_ps.html">arch::x86_64::_mm512_mask_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_pd.html">arch::x86_64::_mm512_mask_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_ps.html">arch::x86_64::_mm512_mask_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_round_pd.html">arch::x86_64::_mm512_mask_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_round_ps.html">arch::x86_64::_mm512_mask_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_pd.html">arch::x86_64::_mm512_mask_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_ps.html">arch::x86_64::_mm512_mask_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_round_pd.html">arch::x86_64::_mm512_mask_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_round_ps.html">arch::x86_64::_mm512_mask_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_pd.html">arch::x86_64::_mm512_mask_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_ps.html">arch::x86_64::_mm512_mask_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_round_pd.html">arch::x86_64::_mm512_mask_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_round_ps.html">arch::x86_64::_mm512_mask_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_pd.html">arch::x86_64::_mm512_mask_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_ps.html">arch::x86_64::_mm512_mask_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_round_pd.html">arch::x86_64::_mm512_mask_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_round_ps.html">arch::x86_64::_mm512_mask_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_pd.html">arch::x86_64::_mm512_mask_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_ps.html">arch::x86_64::_mm512_mask_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_round_pd.html">arch::x86_64::_mm512_mask_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_round_ps.html">arch::x86_64::_mm512_mask_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_pd.html">arch::x86_64::_mm512_mask_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_ps.html">arch::x86_64::_mm512_mask_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_round_pd.html">arch::x86_64::_mm512_mask_getexp_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_round_ps.html">arch::x86_64::_mm512_mask_getexp_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_pd.html">arch::x86_64::_mm512_mask_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_ps.html">arch::x86_64::_mm512_mask_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_round_pd.html">arch::x86_64::_mm512_mask_getmant_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_round_ps.html">arch::x86_64::_mm512_mask_getmant_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm512_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm512_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_gf2p8mul_epi8.html">arch::x86_64::_mm512_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_epi32.html">arch::x86_64::_mm512_mask_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_epi64.html">arch::x86_64::_mm512_mask_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_pd.html">arch::x86_64::_mm512_mask_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_ps.html">arch::x86_64::_mm512_mask_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_epi32.html">arch::x86_64::_mm512_mask_i32scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_epi64.html">arch::x86_64::_mm512_mask_i32scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_pd.html">arch::x86_64::_mm512_mask_i32scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_ps.html">arch::x86_64::_mm512_mask_i32scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_epi32.html">arch::x86_64::_mm512_mask_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_epi64.html">arch::x86_64::_mm512_mask_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_pd.html">arch::x86_64::_mm512_mask_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_ps.html">arch::x86_64::_mm512_mask_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_epi32.html">arch::x86_64::_mm512_mask_i64scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_epi64.html">arch::x86_64::_mm512_mask_i64scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_pd.html">arch::x86_64::_mm512_mask_i64scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_ps.html">arch::x86_64::_mm512_mask_i64scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_insertf32x4.html">arch::x86_64::_mm512_mask_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_insertf64x4.html">arch::x86_64::_mm512_mask_insertf64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_inserti32x4.html">arch::x86_64::_mm512_mask_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_inserti64x4.html">arch::x86_64::_mm512_mask_inserti64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_load_epi32.html">arch::x86_64::_mm512_mask_load_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_load_epi64.html">arch::x86_64::_mm512_mask_load_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_load_pd.html">arch::x86_64::_mm512_mask_load_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_load_ps.html">arch::x86_64::_mm512_mask_load_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_loadu_epi16.html">arch::x86_64::_mm512_mask_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_loadu_epi32.html">arch::x86_64::_mm512_mask_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_loadu_epi64.html">arch::x86_64::_mm512_mask_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_loadu_epi8.html">arch::x86_64::_mm512_mask_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_loadu_pd.html">arch::x86_64::_mm512_mask_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_loadu_ps.html">arch::x86_64::_mm512_mask_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_lzcnt_epi32.html">arch::x86_64::_mm512_mask_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_lzcnt_epi64.html">arch::x86_64::_mm512_mask_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_madd_epi16.html">arch::x86_64::_mm512_mask_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_maddubs_epi16.html">arch::x86_64::_mm512_mask_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi16.html">arch::x86_64::_mm512_mask_max_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi32.html">arch::x86_64::_mm512_mask_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi64.html">arch::x86_64::_mm512_mask_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi8.html">arch::x86_64::_mm512_mask_max_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu16.html">arch::x86_64::_mm512_mask_max_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu32.html">arch::x86_64::_mm512_mask_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu64.html">arch::x86_64::_mm512_mask_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu8.html">arch::x86_64::_mm512_mask_max_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_pd.html">arch::x86_64::_mm512_mask_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_ps.html">arch::x86_64::_mm512_mask_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_round_pd.html">arch::x86_64::_mm512_mask_max_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_round_ps.html">arch::x86_64::_mm512_mask_max_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi16.html">arch::x86_64::_mm512_mask_min_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi32.html">arch::x86_64::_mm512_mask_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi64.html">arch::x86_64::_mm512_mask_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi8.html">arch::x86_64::_mm512_mask_min_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu16.html">arch::x86_64::_mm512_mask_min_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu32.html">arch::x86_64::_mm512_mask_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu64.html">arch::x86_64::_mm512_mask_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu8.html">arch::x86_64::_mm512_mask_min_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_pd.html">arch::x86_64::_mm512_mask_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_ps.html">arch::x86_64::_mm512_mask_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_round_pd.html">arch::x86_64::_mm512_mask_min_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_round_ps.html">arch::x86_64::_mm512_mask_min_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi16.html">arch::x86_64::_mm512_mask_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi32.html">arch::x86_64::_mm512_mask_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi64.html">arch::x86_64::_mm512_mask_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi8.html">arch::x86_64::_mm512_mask_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_pd.html">arch::x86_64::_mm512_mask_mov_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_ps.html">arch::x86_64::_mm512_mask_mov_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_movedup_pd.html">arch::x86_64::_mm512_mask_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_movehdup_ps.html">arch::x86_64::_mm512_mask_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_moveldup_ps.html">arch::x86_64::_mm512_mask_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_epi32.html">arch::x86_64::_mm512_mask_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_epu32.html">arch::x86_64::_mm512_mask_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_pd.html">arch::x86_64::_mm512_mask_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_ps.html">arch::x86_64::_mm512_mask_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_round_pd.html">arch::x86_64::_mm512_mask_mul_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_round_ps.html">arch::x86_64::_mm512_mask_mul_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mulhi_epi16.html">arch::x86_64::_mm512_mask_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mulhi_epu16.html">arch::x86_64::_mm512_mask_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mulhrs_epi16.html">arch::x86_64::_mm512_mask_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mullo_epi16.html">arch::x86_64::_mm512_mask_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mullo_epi32.html">arch::x86_64::_mm512_mask_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mullox_epi64.html">arch::x86_64::_mm512_mask_mullox_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_multishift_epi64_epi8.html">arch::x86_64::_mm512_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_or_epi32.html">arch::x86_64::_mm512_mask_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_or_epi64.html">arch::x86_64::_mm512_mask_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_packs_epi16.html">arch::x86_64::_mm512_mask_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_packs_epi32.html">arch::x86_64::_mm512_mask_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_packus_epi16.html">arch::x86_64::_mm512_mask_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_packus_epi32.html">arch::x86_64::_mm512_mask_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permute_pd.html">arch::x86_64::_mm512_mask_permute_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permute_ps.html">arch::x86_64::_mm512_mask_permute_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutevar_epi32.html">arch::x86_64::_mm512_mask_permutevar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutevar_pd.html">arch::x86_64::_mm512_mask_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutevar_ps.html">arch::x86_64::_mm512_mask_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi16.html">arch::x86_64::_mm512_mask_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi32.html">arch::x86_64::_mm512_mask_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi64.html">arch::x86_64::_mm512_mask_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi8.html">arch::x86_64::_mm512_mask_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_pd.html">arch::x86_64::_mm512_mask_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_ps.html">arch::x86_64::_mm512_mask_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex_epi64.html">arch::x86_64::_mm512_mask_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex_pd.html">arch::x86_64::_mm512_mask_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi16.html">arch::x86_64::_mm512_mask_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi32.html">arch::x86_64::_mm512_mask_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi64.html">arch::x86_64::_mm512_mask_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi8.html">arch::x86_64::_mm512_mask_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_pd.html">arch::x86_64::_mm512_mask_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_ps.html">arch::x86_64::_mm512_mask_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi16.html">arch::x86_64::_mm512_mask_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi32.html">arch::x86_64::_mm512_mask_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi64.html">arch::x86_64::_mm512_mask_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi8.html">arch::x86_64::_mm512_mask_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_rcp14_pd.html">arch::x86_64::_mm512_mask_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_rcp14_ps.html">arch::x86_64::_mm512_mask_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_epi32.html">arch::x86_64::_mm512_mask_reduce_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_epi64.html">arch::x86_64::_mm512_mask_reduce_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_pd.html">arch::x86_64::_mm512_mask_reduce_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_ps.html">arch::x86_64::_mm512_mask_reduce_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_and_epi32.html">arch::x86_64::_mm512_mask_reduce_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_and_epi64.html">arch::x86_64::_mm512_mask_reduce_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epi32.html">arch::x86_64::_mm512_mask_reduce_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epi64.html">arch::x86_64::_mm512_mask_reduce_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epu32.html">arch::x86_64::_mm512_mask_reduce_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epu64.html">arch::x86_64::_mm512_mask_reduce_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_pd.html">arch::x86_64::_mm512_mask_reduce_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_ps.html">arch::x86_64::_mm512_mask_reduce_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epi32.html">arch::x86_64::_mm512_mask_reduce_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epi64.html">arch::x86_64::_mm512_mask_reduce_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epu32.html">arch::x86_64::_mm512_mask_reduce_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epu64.html">arch::x86_64::_mm512_mask_reduce_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_pd.html">arch::x86_64::_mm512_mask_reduce_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_ps.html">arch::x86_64::_mm512_mask_reduce_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_epi32.html">arch::x86_64::_mm512_mask_reduce_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_epi64.html">arch::x86_64::_mm512_mask_reduce_mul_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_pd.html">arch::x86_64::_mm512_mask_reduce_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_ps.html">arch::x86_64::_mm512_mask_reduce_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_or_epi32.html">arch::x86_64::_mm512_mask_reduce_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_or_epi64.html">arch::x86_64::_mm512_mask_reduce_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_rol_epi32.html">arch::x86_64::_mm512_mask_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_rol_epi64.html">arch::x86_64::_mm512_mask_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_rolv_epi32.html">arch::x86_64::_mm512_mask_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_rolv_epi64.html">arch::x86_64::_mm512_mask_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_ror_epi32.html">arch::x86_64::_mm512_mask_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_ror_epi64.html">arch::x86_64::_mm512_mask_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_rorv_epi32.html">arch::x86_64::_mm512_mask_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_rorv_epi64.html">arch::x86_64::_mm512_mask_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_pd.html">arch::x86_64::_mm512_mask_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_ps.html">arch::x86_64::_mm512_mask_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_round_pd.html">arch::x86_64::_mm512_mask_roundscale_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_round_ps.html">arch::x86_64::_mm512_mask_roundscale_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_rsqrt14_pd.html">arch::x86_64::_mm512_mask_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_rsqrt14_ps.html">arch::x86_64::_mm512_mask_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_pd.html">arch::x86_64::_mm512_mask_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_ps.html">arch::x86_64::_mm512_mask_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_round_pd.html">arch::x86_64::_mm512_mask_scalef_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_round_ps.html">arch::x86_64::_mm512_mask_scalef_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi16.html">arch::x86_64::_mm512_mask_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi32.html">arch::x86_64::_mm512_mask_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi64.html">arch::x86_64::_mm512_mask_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi8.html">arch::x86_64::_mm512_mask_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldi_epi16.html">arch::x86_64::_mm512_mask_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldi_epi32.html">arch::x86_64::_mm512_mask_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldi_epi64.html">arch::x86_64::_mm512_mask_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldv_epi16.html">arch::x86_64::_mm512_mask_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldv_epi32.html">arch::x86_64::_mm512_mask_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldv_epi64.html">arch::x86_64::_mm512_mask_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdi_epi16.html">arch::x86_64::_mm512_mask_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdi_epi32.html">arch::x86_64::_mm512_mask_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdi_epi64.html">arch::x86_64::_mm512_mask_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdv_epi16.html">arch::x86_64::_mm512_mask_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdv_epi32.html">arch::x86_64::_mm512_mask_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdv_epi64.html">arch::x86_64::_mm512_mask_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_epi32.html">arch::x86_64::_mm512_mask_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_epi8.html">arch::x86_64::_mm512_mask_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_f32x4.html">arch::x86_64::_mm512_mask_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_f64x2.html">arch::x86_64::_mm512_mask_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_i32x4.html">arch::x86_64::_mm512_mask_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_i64x2.html">arch::x86_64::_mm512_mask_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_pd.html">arch::x86_64::_mm512_mask_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_ps.html">arch::x86_64::_mm512_mask_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_shufflehi_epi16.html">arch::x86_64::_mm512_mask_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shufflelo_epi16.html">arch::x86_64::_mm512_mask_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sll_epi16.html">arch::x86_64::_mm512_mask_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sll_epi32.html">arch::x86_64::_mm512_mask_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sll_epi64.html">arch::x86_64::_mm512_mask_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_slli_epi16.html">arch::x86_64::_mm512_mask_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_slli_epi32.html">arch::x86_64::_mm512_mask_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_slli_epi64.html">arch::x86_64::_mm512_mask_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_sllv_epi16.html">arch::x86_64::_mm512_mask_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sllv_epi32.html">arch::x86_64::_mm512_mask_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sllv_epi64.html">arch::x86_64::_mm512_mask_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_pd.html">arch::x86_64::_mm512_mask_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_ps.html">arch::x86_64::_mm512_mask_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_round_pd.html">arch::x86_64::_mm512_mask_sqrt_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_round_ps.html">arch::x86_64::_mm512_mask_sqrt_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_sra_epi16.html">arch::x86_64::_mm512_mask_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sra_epi32.html">arch::x86_64::_mm512_mask_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sra_epi64.html">arch::x86_64::_mm512_mask_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srai_epi16.html">arch::x86_64::_mm512_mask_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srai_epi32.html">arch::x86_64::_mm512_mask_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srai_epi64.html">arch::x86_64::_mm512_mask_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srav_epi16.html">arch::x86_64::_mm512_mask_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srav_epi32.html">arch::x86_64::_mm512_mask_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srav_epi64.html">arch::x86_64::_mm512_mask_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srl_epi16.html">arch::x86_64::_mm512_mask_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srl_epi32.html">arch::x86_64::_mm512_mask_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srl_epi64.html">arch::x86_64::_mm512_mask_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srli_epi16.html">arch::x86_64::_mm512_mask_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srli_epi32.html">arch::x86_64::_mm512_mask_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srli_epi64.html">arch::x86_64::_mm512_mask_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srlv_epi16.html">arch::x86_64::_mm512_mask_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srlv_epi32.html">arch::x86_64::_mm512_mask_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srlv_epi64.html">arch::x86_64::_mm512_mask_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_store_epi32.html">arch::x86_64::_mm512_mask_store_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_store_epi64.html">arch::x86_64::_mm512_mask_store_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_store_pd.html">arch::x86_64::_mm512_mask_store_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_store_ps.html">arch::x86_64::_mm512_mask_store_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_storeu_epi16.html">arch::x86_64::_mm512_mask_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_storeu_epi32.html">arch::x86_64::_mm512_mask_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_storeu_epi64.html">arch::x86_64::_mm512_mask_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_storeu_epi8.html">arch::x86_64::_mm512_mask_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_storeu_pd.html">arch::x86_64::_mm512_mask_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_storeu_ps.html">arch::x86_64::_mm512_mask_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi16.html">arch::x86_64::_mm512_mask_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi32.html">arch::x86_64::_mm512_mask_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi64.html">arch::x86_64::_mm512_mask_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi8.html">arch::x86_64::_mm512_mask_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_pd.html">arch::x86_64::_mm512_mask_sub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_ps.html">arch::x86_64::_mm512_mask_sub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_round_pd.html">arch::x86_64::_mm512_mask_sub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_round_ps.html">arch::x86_64::_mm512_mask_sub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epi16.html">arch::x86_64::_mm512_mask_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epi8.html">arch::x86_64::_mm512_mask_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epu16.html">arch::x86_64::_mm512_mask_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epu8.html">arch::x86_64::_mm512_mask_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_ternarylogic_epi32.html">arch::x86_64::_mm512_mask_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_ternarylogic_epi64.html">arch::x86_64::_mm512_mask_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi16_mask.html">arch::x86_64::_mm512_mask_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi32_mask.html">arch::x86_64::_mm512_mask_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi64_mask.html">arch::x86_64::_mm512_mask_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi8_mask.html">arch::x86_64::_mm512_mask_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi16_mask.html">arch::x86_64::_mm512_mask_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi32_mask.html">arch::x86_64::_mm512_mask_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi64_mask.html">arch::x86_64::_mm512_mask_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi8_mask.html">arch::x86_64::_mm512_mask_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi16.html">arch::x86_64::_mm512_mask_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi32.html">arch::x86_64::_mm512_mask_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi64.html">arch::x86_64::_mm512_mask_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi8.html">arch::x86_64::_mm512_mask_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_pd.html">arch::x86_64::_mm512_mask_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_ps.html">arch::x86_64::_mm512_mask_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi16.html">arch::x86_64::_mm512_mask_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi32.html">arch::x86_64::_mm512_mask_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi64.html">arch::x86_64::_mm512_mask_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi8.html">arch::x86_64::_mm512_mask_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_pd.html">arch::x86_64::_mm512_mask_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_ps.html">arch::x86_64::_mm512_mask_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_xor_epi32.html">arch::x86_64::_mm512_mask_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_xor_epi64.html">arch::x86_64::_mm512_mask_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi16.html">arch::x86_64::_mm512_maskz_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi32.html">arch::x86_64::_mm512_maskz_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi64.html">arch::x86_64::_mm512_maskz_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi8.html">arch::x86_64::_mm512_maskz_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi16.html">arch::x86_64::_mm512_maskz_add_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi32.html">arch::x86_64::_mm512_maskz_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi64.html">arch::x86_64::_mm512_maskz_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi8.html">arch::x86_64::_mm512_maskz_add_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_pd.html">arch::x86_64::_mm512_maskz_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_ps.html">arch::x86_64::_mm512_maskz_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_round_pd.html">arch::x86_64::_mm512_maskz_add_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_round_ps.html">arch::x86_64::_mm512_maskz_add_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epi16.html">arch::x86_64::_mm512_maskz_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epi8.html">arch::x86_64::_mm512_maskz_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epu16.html">arch::x86_64::_mm512_maskz_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epu8.html">arch::x86_64::_mm512_maskz_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_alignr_epi32.html">arch::x86_64::_mm512_maskz_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_alignr_epi64.html">arch::x86_64::_mm512_maskz_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_alignr_epi8.html">arch::x86_64::_mm512_maskz_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_and_epi32.html">arch::x86_64::_mm512_maskz_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_and_epi64.html">arch::x86_64::_mm512_maskz_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_andnot_epi32.html">arch::x86_64::_mm512_maskz_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_andnot_epi64.html">arch::x86_64::_mm512_maskz_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_avg_epu16.html">arch::x86_64::_mm512_maskz_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_avg_epu8.html">arch::x86_64::_mm512_maskz_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_f32x4.html">arch::x86_64::_mm512_maskz_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_f64x4.html">arch::x86_64::_mm512_maskz_broadcast_f64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_i32x4.html">arch::x86_64::_mm512_maskz_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_i64x4.html">arch::x86_64::_mm512_maskz_broadcast_i64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastb_epi8.html">arch::x86_64::_mm512_maskz_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastd_epi32.html">arch::x86_64::_mm512_maskz_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastq_epi64.html">arch::x86_64::_mm512_maskz_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastsd_pd.html">arch::x86_64::_mm512_maskz_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastss_ps.html">arch::x86_64::_mm512_maskz_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastw_epi16.html">arch::x86_64::_mm512_maskz_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi16.html">arch::x86_64::_mm512_maskz_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi32.html">arch::x86_64::_mm512_maskz_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi64.html">arch::x86_64::_mm512_maskz_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi8.html">arch::x86_64::_mm512_maskz_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_pd.html">arch::x86_64::_mm512_maskz_compress_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_ps.html">arch::x86_64::_mm512_maskz_compress_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_conflict_epi32.html">arch::x86_64::_mm512_maskz_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_conflict_epi64.html">arch::x86_64::_mm512_maskz_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundepi32_ps.html">arch::x86_64::_mm512_maskz_cvt_roundepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundepu32_ps.html">arch::x86_64::_mm512_maskz_cvt_roundepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundpd_epi32.html">arch::x86_64::_mm512_maskz_cvt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundpd_epu32.html">arch::x86_64::_mm512_maskz_cvt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundpd_ps.html">arch::x86_64::_mm512_maskz_cvt_roundpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundph_ps.html">arch::x86_64::_mm512_maskz_cvt_roundph_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_epi32.html">arch::x86_64::_mm512_maskz_cvt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_epu32.html">arch::x86_64::_mm512_maskz_cvt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_pd.html">arch::x86_64::_mm512_maskz_cvt_roundps_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_ph.html">arch::x86_64::_mm512_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi16_epi32.html">arch::x86_64::_mm512_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi16_epi64.html">arch::x86_64::_mm512_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi16_epi8.html">arch::x86_64::_mm512_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_epi16.html">arch::x86_64::_mm512_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_epi64.html">arch::x86_64::_mm512_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_epi8.html">arch::x86_64::_mm512_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_pd.html">arch::x86_64::_mm512_maskz_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_ps.html">arch::x86_64::_mm512_maskz_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi64_epi16.html">arch::x86_64::_mm512_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi64_epi32.html">arch::x86_64::_mm512_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi64_epi8.html">arch::x86_64::_mm512_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi8_epi16.html">arch::x86_64::_mm512_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi8_epi32.html">arch::x86_64::_mm512_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi8_epi64.html">arch::x86_64::_mm512_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu16_epi32.html">arch::x86_64::_mm512_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu16_epi64.html">arch::x86_64::_mm512_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu32_epi64.html">arch::x86_64::_mm512_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu32_pd.html">arch::x86_64::_mm512_maskz_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu32_ps.html">arch::x86_64::_mm512_maskz_cvtepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu8_epi16.html">arch::x86_64::_mm512_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu8_epi32.html">arch::x86_64::_mm512_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu8_epi64.html">arch::x86_64::_mm512_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtne2ps_pbh.html">arch::x86_64::_mm512_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtneps_pbh.html">arch::x86_64::_mm512_maskz_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtpd_epi32.html">arch::x86_64::_mm512_maskz_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtpd_epu32.html">arch::x86_64::_mm512_maskz_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtpd_ps.html">arch::x86_64::_mm512_maskz_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtph_ps.html">arch::x86_64::_mm512_maskz_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_epi32.html">arch::x86_64::_mm512_maskz_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_epu32.html">arch::x86_64::_mm512_maskz_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_pd.html">arch::x86_64::_mm512_maskz_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_ph.html">arch::x86_64::_mm512_maskz_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi16_epi8.html">arch::x86_64::_mm512_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi32_epi16.html">arch::x86_64::_mm512_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi32_epi8.html">arch::x86_64::_mm512_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi64_epi16.html">arch::x86_64::_mm512_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi64_epi32.html">arch::x86_64::_mm512_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi64_epi8.html">arch::x86_64::_mm512_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundpd_epi32.html">arch::x86_64::_mm512_maskz_cvtt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundpd_epu32.html">arch::x86_64::_mm512_maskz_cvtt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundps_epi32.html">arch::x86_64::_mm512_maskz_cvtt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundps_epu32.html">arch::x86_64::_mm512_maskz_cvtt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttpd_epi32.html">arch::x86_64::_mm512_maskz_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttpd_epu32.html">arch::x86_64::_mm512_maskz_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttps_epi32.html">arch::x86_64::_mm512_maskz_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttps_epu32.html">arch::x86_64::_mm512_maskz_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi16_epi8.html">arch::x86_64::_mm512_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi32_epi16.html">arch::x86_64::_mm512_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi32_epi8.html">arch::x86_64::_mm512_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi64_epi16.html">arch::x86_64::_mm512_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi64_epi32.html">arch::x86_64::_mm512_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi64_epi8.html">arch::x86_64::_mm512_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dbsad_epu8.html">arch::x86_64::_mm512_maskz_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_pd.html">arch::x86_64::_mm512_maskz_div_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_ps.html">arch::x86_64::_mm512_maskz_div_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_round_pd.html">arch::x86_64::_mm512_maskz_div_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_round_ps.html">arch::x86_64::_mm512_maskz_div_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpbf16_ps.html">arch::x86_64::_mm512_maskz_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpbusd_epi32.html">arch::x86_64::_mm512_maskz_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpbusds_epi32.html">arch::x86_64::_mm512_maskz_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpwssd_epi32.html">arch::x86_64::_mm512_maskz_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpwssds_epi32.html">arch::x86_64::_mm512_maskz_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi16.html">arch::x86_64::_mm512_maskz_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi32.html">arch::x86_64::_mm512_maskz_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi64.html">arch::x86_64::_mm512_maskz_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi8.html">arch::x86_64::_mm512_maskz_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_pd.html">arch::x86_64::_mm512_maskz_expand_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_ps.html">arch::x86_64::_mm512_maskz_expand_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expandloadu_epi16.html">arch::x86_64::_mm512_maskz_expandloadu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expandloadu_epi32.html">arch::x86_64::_mm512_maskz_expandloadu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expandloadu_epi64.html">arch::x86_64::_mm512_maskz_expandloadu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expandloadu_epi8.html">arch::x86_64::_mm512_maskz_expandloadu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expandloadu_pd.html">arch::x86_64::_mm512_maskz_expandloadu_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expandloadu_ps.html">arch::x86_64::_mm512_maskz_expandloadu_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extractf32x4_ps.html">arch::x86_64::_mm512_maskz_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extractf64x4_pd.html">arch::x86_64::_mm512_maskz_extractf64x4_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extracti32x4_epi32.html">arch::x86_64::_mm512_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extracti64x4_epi64.html">arch::x86_64::_mm512_maskz_extracti64x4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_pd.html">arch::x86_64::_mm512_maskz_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_ps.html">arch::x86_64::_mm512_maskz_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_round_pd.html">arch::x86_64::_mm512_maskz_fixupimm_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_round_ps.html">arch::x86_64::_mm512_maskz_fixupimm_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_pd.html">arch::x86_64::_mm512_maskz_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_ps.html">arch::x86_64::_mm512_maskz_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_round_pd.html">arch::x86_64::_mm512_maskz_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_round_ps.html">arch::x86_64::_mm512_maskz_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_pd.html">arch::x86_64::_mm512_maskz_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_ps.html">arch::x86_64::_mm512_maskz_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_round_pd.html">arch::x86_64::_mm512_maskz_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_round_ps.html">arch::x86_64::_mm512_maskz_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_pd.html">arch::x86_64::_mm512_maskz_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_ps.html">arch::x86_64::_mm512_maskz_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_round_pd.html">arch::x86_64::_mm512_maskz_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_round_ps.html">arch::x86_64::_mm512_maskz_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_pd.html">arch::x86_64::_mm512_maskz_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_ps.html">arch::x86_64::_mm512_maskz_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_round_pd.html">arch::x86_64::_mm512_maskz_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_round_ps.html">arch::x86_64::_mm512_maskz_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_pd.html">arch::x86_64::_mm512_maskz_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_ps.html">arch::x86_64::_mm512_maskz_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_round_pd.html">arch::x86_64::_mm512_maskz_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_round_ps.html">arch::x86_64::_mm512_maskz_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_pd.html">arch::x86_64::_mm512_maskz_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_ps.html">arch::x86_64::_mm512_maskz_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_round_pd.html">arch::x86_64::_mm512_maskz_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_round_ps.html">arch::x86_64::_mm512_maskz_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_pd.html">arch::x86_64::_mm512_maskz_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_ps.html">arch::x86_64::_mm512_maskz_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_round_pd.html">arch::x86_64::_mm512_maskz_getexp_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_round_ps.html">arch::x86_64::_mm512_maskz_getexp_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_pd.html">arch::x86_64::_mm512_maskz_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_ps.html">arch::x86_64::_mm512_maskz_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_round_pd.html">arch::x86_64::_mm512_maskz_getmant_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_round_ps.html">arch::x86_64::_mm512_maskz_getmant_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm512_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm512_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_gf2p8mul_epi8.html">arch::x86_64::_mm512_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_insertf32x4.html">arch::x86_64::_mm512_maskz_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_insertf64x4.html">arch::x86_64::_mm512_maskz_insertf64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_inserti32x4.html">arch::x86_64::_mm512_maskz_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_inserti64x4.html">arch::x86_64::_mm512_maskz_inserti64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_load_epi32.html">arch::x86_64::_mm512_maskz_load_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_load_epi64.html">arch::x86_64::_mm512_maskz_load_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_load_pd.html">arch::x86_64::_mm512_maskz_load_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_load_ps.html">arch::x86_64::_mm512_maskz_load_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_loadu_epi16.html">arch::x86_64::_mm512_maskz_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_loadu_epi32.html">arch::x86_64::_mm512_maskz_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_loadu_epi64.html">arch::x86_64::_mm512_maskz_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_loadu_epi8.html">arch::x86_64::_mm512_maskz_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_loadu_pd.html">arch::x86_64::_mm512_maskz_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_loadu_ps.html">arch::x86_64::_mm512_maskz_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_lzcnt_epi32.html">arch::x86_64::_mm512_maskz_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_lzcnt_epi64.html">arch::x86_64::_mm512_maskz_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_madd_epi16.html">arch::x86_64::_mm512_maskz_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_maddubs_epi16.html">arch::x86_64::_mm512_maskz_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi16.html">arch::x86_64::_mm512_maskz_max_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi32.html">arch::x86_64::_mm512_maskz_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi64.html">arch::x86_64::_mm512_maskz_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi8.html">arch::x86_64::_mm512_maskz_max_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu16.html">arch::x86_64::_mm512_maskz_max_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu32.html">arch::x86_64::_mm512_maskz_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu64.html">arch::x86_64::_mm512_maskz_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu8.html">arch::x86_64::_mm512_maskz_max_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_pd.html">arch::x86_64::_mm512_maskz_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_ps.html">arch::x86_64::_mm512_maskz_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_round_pd.html">arch::x86_64::_mm512_maskz_max_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_round_ps.html">arch::x86_64::_mm512_maskz_max_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi16.html">arch::x86_64::_mm512_maskz_min_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi32.html">arch::x86_64::_mm512_maskz_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi64.html">arch::x86_64::_mm512_maskz_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi8.html">arch::x86_64::_mm512_maskz_min_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu16.html">arch::x86_64::_mm512_maskz_min_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu32.html">arch::x86_64::_mm512_maskz_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu64.html">arch::x86_64::_mm512_maskz_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu8.html">arch::x86_64::_mm512_maskz_min_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_pd.html">arch::x86_64::_mm512_maskz_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_ps.html">arch::x86_64::_mm512_maskz_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_round_pd.html">arch::x86_64::_mm512_maskz_min_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_round_ps.html">arch::x86_64::_mm512_maskz_min_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi16.html">arch::x86_64::_mm512_maskz_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi32.html">arch::x86_64::_mm512_maskz_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi64.html">arch::x86_64::_mm512_maskz_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi8.html">arch::x86_64::_mm512_maskz_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_pd.html">arch::x86_64::_mm512_maskz_mov_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_ps.html">arch::x86_64::_mm512_maskz_mov_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_movedup_pd.html">arch::x86_64::_mm512_maskz_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_movehdup_ps.html">arch::x86_64::_mm512_maskz_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_moveldup_ps.html">arch::x86_64::_mm512_maskz_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_epi32.html">arch::x86_64::_mm512_maskz_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_epu32.html">arch::x86_64::_mm512_maskz_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_pd.html">arch::x86_64::_mm512_maskz_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_ps.html">arch::x86_64::_mm512_maskz_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_round_pd.html">arch::x86_64::_mm512_maskz_mul_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_round_ps.html">arch::x86_64::_mm512_maskz_mul_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mulhi_epi16.html">arch::x86_64::_mm512_maskz_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mulhi_epu16.html">arch::x86_64::_mm512_maskz_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mulhrs_epi16.html">arch::x86_64::_mm512_maskz_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mullo_epi16.html">arch::x86_64::_mm512_maskz_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mullo_epi32.html">arch::x86_64::_mm512_maskz_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_multishift_epi64_epi8.html">arch::x86_64::_mm512_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_or_epi32.html">arch::x86_64::_mm512_maskz_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_or_epi64.html">arch::x86_64::_mm512_maskz_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packs_epi16.html">arch::x86_64::_mm512_maskz_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packs_epi32.html">arch::x86_64::_mm512_maskz_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packus_epi16.html">arch::x86_64::_mm512_maskz_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packus_epi32.html">arch::x86_64::_mm512_maskz_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permute_pd.html">arch::x86_64::_mm512_maskz_permute_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permute_ps.html">arch::x86_64::_mm512_maskz_permute_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutevar_pd.html">arch::x86_64::_mm512_maskz_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutevar_ps.html">arch::x86_64::_mm512_maskz_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi16.html">arch::x86_64::_mm512_maskz_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi32.html">arch::x86_64::_mm512_maskz_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi64.html">arch::x86_64::_mm512_maskz_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi8.html">arch::x86_64::_mm512_maskz_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_pd.html">arch::x86_64::_mm512_maskz_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_ps.html">arch::x86_64::_mm512_maskz_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex_epi64.html">arch::x86_64::_mm512_maskz_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex_pd.html">arch::x86_64::_mm512_maskz_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi16.html">arch::x86_64::_mm512_maskz_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi32.html">arch::x86_64::_mm512_maskz_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi64.html">arch::x86_64::_mm512_maskz_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi8.html">arch::x86_64::_mm512_maskz_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_pd.html">arch::x86_64::_mm512_maskz_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_ps.html">arch::x86_64::_mm512_maskz_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi16.html">arch::x86_64::_mm512_maskz_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi32.html">arch::x86_64::_mm512_maskz_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi64.html">arch::x86_64::_mm512_maskz_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi8.html">arch::x86_64::_mm512_maskz_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rcp14_pd.html">arch::x86_64::_mm512_maskz_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rcp14_ps.html">arch::x86_64::_mm512_maskz_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rol_epi32.html">arch::x86_64::_mm512_maskz_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rol_epi64.html">arch::x86_64::_mm512_maskz_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rolv_epi32.html">arch::x86_64::_mm512_maskz_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rolv_epi64.html">arch::x86_64::_mm512_maskz_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ror_epi32.html">arch::x86_64::_mm512_maskz_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ror_epi64.html">arch::x86_64::_mm512_maskz_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rorv_epi32.html">arch::x86_64::_mm512_maskz_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rorv_epi64.html">arch::x86_64::_mm512_maskz_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_pd.html">arch::x86_64::_mm512_maskz_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_ps.html">arch::x86_64::_mm512_maskz_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_round_pd.html">arch::x86_64::_mm512_maskz_roundscale_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_round_ps.html">arch::x86_64::_mm512_maskz_roundscale_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rsqrt14_pd.html">arch::x86_64::_mm512_maskz_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rsqrt14_ps.html">arch::x86_64::_mm512_maskz_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_pd.html">arch::x86_64::_mm512_maskz_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_ps.html">arch::x86_64::_mm512_maskz_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_round_pd.html">arch::x86_64::_mm512_maskz_scalef_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_round_ps.html">arch::x86_64::_mm512_maskz_scalef_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi16.html">arch::x86_64::_mm512_maskz_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi32.html">arch::x86_64::_mm512_maskz_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi64.html">arch::x86_64::_mm512_maskz_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi8.html">arch::x86_64::_mm512_maskz_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldi_epi16.html">arch::x86_64::_mm512_maskz_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldi_epi32.html">arch::x86_64::_mm512_maskz_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldi_epi64.html">arch::x86_64::_mm512_maskz_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldv_epi16.html">arch::x86_64::_mm512_maskz_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldv_epi32.html">arch::x86_64::_mm512_maskz_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldv_epi64.html">arch::x86_64::_mm512_maskz_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdi_epi16.html">arch::x86_64::_mm512_maskz_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdi_epi32.html">arch::x86_64::_mm512_maskz_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdi_epi64.html">arch::x86_64::_mm512_maskz_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdv_epi16.html">arch::x86_64::_mm512_maskz_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdv_epi32.html">arch::x86_64::_mm512_maskz_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdv_epi64.html">arch::x86_64::_mm512_maskz_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_epi32.html">arch::x86_64::_mm512_maskz_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_epi8.html">arch::x86_64::_mm512_maskz_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_f32x4.html">arch::x86_64::_mm512_maskz_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_f64x2.html">arch::x86_64::_mm512_maskz_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_i32x4.html">arch::x86_64::_mm512_maskz_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_i64x2.html">arch::x86_64::_mm512_maskz_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_pd.html">arch::x86_64::_mm512_maskz_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_ps.html">arch::x86_64::_mm512_maskz_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shufflehi_epi16.html">arch::x86_64::_mm512_maskz_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shufflelo_epi16.html">arch::x86_64::_mm512_maskz_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sll_epi16.html">arch::x86_64::_mm512_maskz_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sll_epi32.html">arch::x86_64::_mm512_maskz_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sll_epi64.html">arch::x86_64::_mm512_maskz_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_slli_epi16.html">arch::x86_64::_mm512_maskz_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_slli_epi32.html">arch::x86_64::_mm512_maskz_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_slli_epi64.html">arch::x86_64::_mm512_maskz_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sllv_epi16.html">arch::x86_64::_mm512_maskz_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sllv_epi32.html">arch::x86_64::_mm512_maskz_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sllv_epi64.html">arch::x86_64::_mm512_maskz_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_pd.html">arch::x86_64::_mm512_maskz_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_ps.html">arch::x86_64::_mm512_maskz_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_round_pd.html">arch::x86_64::_mm512_maskz_sqrt_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_round_ps.html">arch::x86_64::_mm512_maskz_sqrt_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sra_epi16.html">arch::x86_64::_mm512_maskz_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sra_epi32.html">arch::x86_64::_mm512_maskz_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sra_epi64.html">arch::x86_64::_mm512_maskz_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srai_epi16.html">arch::x86_64::_mm512_maskz_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srai_epi32.html">arch::x86_64::_mm512_maskz_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srai_epi64.html">arch::x86_64::_mm512_maskz_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srav_epi16.html">arch::x86_64::_mm512_maskz_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srav_epi32.html">arch::x86_64::_mm512_maskz_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srav_epi64.html">arch::x86_64::_mm512_maskz_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srl_epi16.html">arch::x86_64::_mm512_maskz_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srl_epi32.html">arch::x86_64::_mm512_maskz_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srl_epi64.html">arch::x86_64::_mm512_maskz_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srli_epi16.html">arch::x86_64::_mm512_maskz_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srli_epi32.html">arch::x86_64::_mm512_maskz_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srli_epi64.html">arch::x86_64::_mm512_maskz_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srlv_epi16.html">arch::x86_64::_mm512_maskz_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srlv_epi32.html">arch::x86_64::_mm512_maskz_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srlv_epi64.html">arch::x86_64::_mm512_maskz_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi16.html">arch::x86_64::_mm512_maskz_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi32.html">arch::x86_64::_mm512_maskz_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi64.html">arch::x86_64::_mm512_maskz_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi8.html">arch::x86_64::_mm512_maskz_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_pd.html">arch::x86_64::_mm512_maskz_sub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_ps.html">arch::x86_64::_mm512_maskz_sub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_round_pd.html">arch::x86_64::_mm512_maskz_sub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_round_ps.html">arch::x86_64::_mm512_maskz_sub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epi16.html">arch::x86_64::_mm512_maskz_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epi8.html">arch::x86_64::_mm512_maskz_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epu16.html">arch::x86_64::_mm512_maskz_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epu8.html">arch::x86_64::_mm512_maskz_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ternarylogic_epi32.html">arch::x86_64::_mm512_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ternarylogic_epi64.html">arch::x86_64::_mm512_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi16.html">arch::x86_64::_mm512_maskz_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi32.html">arch::x86_64::_mm512_maskz_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi64.html">arch::x86_64::_mm512_maskz_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi8.html">arch::x86_64::_mm512_maskz_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_pd.html">arch::x86_64::_mm512_maskz_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_ps.html">arch::x86_64::_mm512_maskz_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi16.html">arch::x86_64::_mm512_maskz_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi32.html">arch::x86_64::_mm512_maskz_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi64.html">arch::x86_64::_mm512_maskz_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi8.html">arch::x86_64::_mm512_maskz_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_pd.html">arch::x86_64::_mm512_maskz_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_ps.html">arch::x86_64::_mm512_maskz_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_xor_epi32.html">arch::x86_64::_mm512_maskz_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_xor_epi64.html">arch::x86_64::_mm512_maskz_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm512_max_epi16.html">arch::x86_64::_mm512_max_epi16</a></li><li><a href="arch/x86_64/fn._mm512_max_epi32.html">arch::x86_64::_mm512_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_max_epi64.html">arch::x86_64::_mm512_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_max_epi8.html">arch::x86_64::_mm512_max_epi8</a></li><li><a href="arch/x86_64/fn._mm512_max_epu16.html">arch::x86_64::_mm512_max_epu16</a></li><li><a href="arch/x86_64/fn._mm512_max_epu32.html">arch::x86_64::_mm512_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_max_epu64.html">arch::x86_64::_mm512_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_max_epu8.html">arch::x86_64::_mm512_max_epu8</a></li><li><a href="arch/x86_64/fn._mm512_max_pd.html">arch::x86_64::_mm512_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_max_ps.html">arch::x86_64::_mm512_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_max_round_pd.html">arch::x86_64::_mm512_max_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_max_round_ps.html">arch::x86_64::_mm512_max_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_min_epi16.html">arch::x86_64::_mm512_min_epi16</a></li><li><a href="arch/x86_64/fn._mm512_min_epi32.html">arch::x86_64::_mm512_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_min_epi64.html">arch::x86_64::_mm512_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_min_epi8.html">arch::x86_64::_mm512_min_epi8</a></li><li><a href="arch/x86_64/fn._mm512_min_epu16.html">arch::x86_64::_mm512_min_epu16</a></li><li><a href="arch/x86_64/fn._mm512_min_epu32.html">arch::x86_64::_mm512_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_min_epu64.html">arch::x86_64::_mm512_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_min_epu8.html">arch::x86_64::_mm512_min_epu8</a></li><li><a href="arch/x86_64/fn._mm512_min_pd.html">arch::x86_64::_mm512_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_min_ps.html">arch::x86_64::_mm512_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_min_round_pd.html">arch::x86_64::_mm512_min_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_min_round_ps.html">arch::x86_64::_mm512_min_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_movedup_pd.html">arch::x86_64::_mm512_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm512_movehdup_ps.html">arch::x86_64::_mm512_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm512_moveldup_ps.html">arch::x86_64::_mm512_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm512_movepi16_mask.html">arch::x86_64::_mm512_movepi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_movepi8_mask.html">arch::x86_64::_mm512_movepi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_movm_epi16.html">arch::x86_64::_mm512_movm_epi16</a></li><li><a href="arch/x86_64/fn._mm512_movm_epi8.html">arch::x86_64::_mm512_movm_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mul_epi32.html">arch::x86_64::_mm512_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mul_epu32.html">arch::x86_64::_mm512_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mul_pd.html">arch::x86_64::_mm512_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_mul_ps.html">arch::x86_64::_mm512_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_mul_round_pd.html">arch::x86_64::_mm512_mul_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mul_round_ps.html">arch::x86_64::_mm512_mul_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mulhi_epi16.html">arch::x86_64::_mm512_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mulhi_epu16.html">arch::x86_64::_mm512_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mulhrs_epi16.html">arch::x86_64::_mm512_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mullo_epi16.html">arch::x86_64::_mm512_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mullo_epi32.html">arch::x86_64::_mm512_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mullox_epi64.html">arch::x86_64::_mm512_mullox_epi64</a></li><li><a href="arch/x86_64/fn._mm512_multishift_epi64_epi8.html">arch::x86_64::_mm512_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_or_epi32.html">arch::x86_64::_mm512_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_or_epi64.html">arch::x86_64::_mm512_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_or_si512.html">arch::x86_64::_mm512_or_si512</a></li><li><a href="arch/x86_64/fn._mm512_packs_epi16.html">arch::x86_64::_mm512_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_packs_epi32.html">arch::x86_64::_mm512_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_packus_epi16.html">arch::x86_64::_mm512_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm512_packus_epi32.html">arch::x86_64::_mm512_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permute_pd.html">arch::x86_64::_mm512_permute_pd</a></li><li><a href="arch/x86_64/fn._mm512_permute_ps.html">arch::x86_64::_mm512_permute_ps</a></li><li><a href="arch/x86_64/fn._mm512_permutevar_epi32.html">arch::x86_64::_mm512_permutevar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permutevar_pd.html">arch::x86_64::_mm512_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutevar_ps.html">arch::x86_64::_mm512_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi16.html">arch::x86_64::_mm512_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi32.html">arch::x86_64::_mm512_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi64.html">arch::x86_64::_mm512_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi8.html">arch::x86_64::_mm512_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_pd.html">arch::x86_64::_mm512_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_ps.html">arch::x86_64::_mm512_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_permutex_epi64.html">arch::x86_64::_mm512_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm512_permutex_pd.html">arch::x86_64::_mm512_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi16.html">arch::x86_64::_mm512_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi32.html">arch::x86_64::_mm512_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi64.html">arch::x86_64::_mm512_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi8.html">arch::x86_64::_mm512_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_pd.html">arch::x86_64::_mm512_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_ps.html">arch::x86_64::_mm512_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi16.html">arch::x86_64::_mm512_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi32.html">arch::x86_64::_mm512_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi64.html">arch::x86_64::_mm512_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi8.html">arch::x86_64::_mm512_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm512_rcp14_pd.html">arch::x86_64::_mm512_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm512_rcp14_ps.html">arch::x86_64::_mm512_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_epi32.html">arch::x86_64::_mm512_reduce_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_epi64.html">arch::x86_64::_mm512_reduce_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_pd.html">arch::x86_64::_mm512_reduce_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_ps.html">arch::x86_64::_mm512_reduce_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_and_epi32.html">arch::x86_64::_mm512_reduce_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_and_epi64.html">arch::x86_64::_mm512_reduce_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epi32.html">arch::x86_64::_mm512_reduce_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epi64.html">arch::x86_64::_mm512_reduce_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epu32.html">arch::x86_64::_mm512_reduce_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epu64.html">arch::x86_64::_mm512_reduce_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_pd.html">arch::x86_64::_mm512_reduce_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_ps.html">arch::x86_64::_mm512_reduce_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epi32.html">arch::x86_64::_mm512_reduce_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epi64.html">arch::x86_64::_mm512_reduce_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epu32.html">arch::x86_64::_mm512_reduce_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epu64.html">arch::x86_64::_mm512_reduce_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_pd.html">arch::x86_64::_mm512_reduce_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_ps.html">arch::x86_64::_mm512_reduce_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_epi32.html">arch::x86_64::_mm512_reduce_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_epi64.html">arch::x86_64::_mm512_reduce_mul_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_pd.html">arch::x86_64::_mm512_reduce_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_ps.html">arch::x86_64::_mm512_reduce_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_or_epi32.html">arch::x86_64::_mm512_reduce_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_or_epi64.html">arch::x86_64::_mm512_reduce_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_rol_epi32.html">arch::x86_64::_mm512_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm512_rol_epi64.html">arch::x86_64::_mm512_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm512_rolv_epi32.html">arch::x86_64::_mm512_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_rolv_epi64.html">arch::x86_64::_mm512_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_ror_epi32.html">arch::x86_64::_mm512_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm512_ror_epi64.html">arch::x86_64::_mm512_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm512_rorv_epi32.html">arch::x86_64::_mm512_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_rorv_epi64.html">arch::x86_64::_mm512_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_pd.html">arch::x86_64::_mm512_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_ps.html">arch::x86_64::_mm512_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_round_pd.html">arch::x86_64::_mm512_roundscale_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_round_ps.html">arch::x86_64::_mm512_roundscale_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_rsqrt14_pd.html">arch::x86_64::_mm512_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm512_rsqrt14_ps.html">arch::x86_64::_mm512_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm512_sad_epu8.html">arch::x86_64::_mm512_sad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_scalef_pd.html">arch::x86_64::_mm512_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm512_scalef_ps.html">arch::x86_64::_mm512_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm512_scalef_round_pd.html">arch::x86_64::_mm512_scalef_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_scalef_round_ps.html">arch::x86_64::_mm512_scalef_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi16.html">arch::x86_64::_mm512_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi32.html">arch::x86_64::_mm512_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi64.html">arch::x86_64::_mm512_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi8.html">arch::x86_64::_mm512_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm512_set1_pd.html">arch::x86_64::_mm512_set1_pd</a></li><li><a href="arch/x86_64/fn._mm512_set1_ps.html">arch::x86_64::_mm512_set1_ps</a></li><li><a href="arch/x86_64/fn._mm512_set4_epi32.html">arch::x86_64::_mm512_set4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_set4_epi64.html">arch::x86_64::_mm512_set4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_set4_pd.html">arch::x86_64::_mm512_set4_pd</a></li><li><a href="arch/x86_64/fn._mm512_set4_ps.html">arch::x86_64::_mm512_set4_ps</a></li><li><a href="arch/x86_64/fn._mm512_set_epi16.html">arch::x86_64::_mm512_set_epi16</a></li><li><a href="arch/x86_64/fn._mm512_set_epi32.html">arch::x86_64::_mm512_set_epi32</a></li><li><a href="arch/x86_64/fn._mm512_set_epi64.html">arch::x86_64::_mm512_set_epi64</a></li><li><a href="arch/x86_64/fn._mm512_set_epi8.html">arch::x86_64::_mm512_set_epi8</a></li><li><a href="arch/x86_64/fn._mm512_set_pd.html">arch::x86_64::_mm512_set_pd</a></li><li><a href="arch/x86_64/fn._mm512_set_ps.html">arch::x86_64::_mm512_set_ps</a></li><li><a href="arch/x86_64/fn._mm512_setr4_epi32.html">arch::x86_64::_mm512_setr4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_setr4_epi64.html">arch::x86_64::_mm512_setr4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_setr4_pd.html">arch::x86_64::_mm512_setr4_pd</a></li><li><a href="arch/x86_64/fn._mm512_setr4_ps.html">arch::x86_64::_mm512_setr4_ps</a></li><li><a href="arch/x86_64/fn._mm512_setr_epi32.html">arch::x86_64::_mm512_setr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_setr_epi64.html">arch::x86_64::_mm512_setr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_setr_pd.html">arch::x86_64::_mm512_setr_pd</a></li><li><a href="arch/x86_64/fn._mm512_setr_ps.html">arch::x86_64::_mm512_setr_ps</a></li><li><a href="arch/x86_64/fn._mm512_setzero.html">arch::x86_64::_mm512_setzero</a></li><li><a href="arch/x86_64/fn._mm512_setzero_epi32.html">arch::x86_64::_mm512_setzero_epi32</a></li><li><a href="arch/x86_64/fn._mm512_setzero_pd.html">arch::x86_64::_mm512_setzero_pd</a></li><li><a href="arch/x86_64/fn._mm512_setzero_ps.html">arch::x86_64::_mm512_setzero_ps</a></li><li><a href="arch/x86_64/fn._mm512_setzero_si512.html">arch::x86_64::_mm512_setzero_si512</a></li><li><a href="arch/x86_64/fn._mm512_shldi_epi16.html">arch::x86_64::_mm512_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shldi_epi32.html">arch::x86_64::_mm512_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shldi_epi64.html">arch::x86_64::_mm512_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shldv_epi16.html">arch::x86_64::_mm512_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shldv_epi32.html">arch::x86_64::_mm512_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shldv_epi64.html">arch::x86_64::_mm512_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shrdi_epi16.html">arch::x86_64::_mm512_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shrdi_epi32.html">arch::x86_64::_mm512_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shrdi_epi64.html">arch::x86_64::_mm512_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shrdv_epi16.html">arch::x86_64::_mm512_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shrdv_epi32.html">arch::x86_64::_mm512_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shrdv_epi64.html">arch::x86_64::_mm512_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_epi32.html">arch::x86_64::_mm512_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_epi8.html">arch::x86_64::_mm512_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_f32x4.html">arch::x86_64::_mm512_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_f64x2.html">arch::x86_64::_mm512_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_i32x4.html">arch::x86_64::_mm512_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_i64x2.html">arch::x86_64::_mm512_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_pd.html">arch::x86_64::_mm512_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_ps.html">arch::x86_64::_mm512_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm512_shufflehi_epi16.html">arch::x86_64::_mm512_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shufflelo_epi16.html">arch::x86_64::_mm512_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sll_epi16.html">arch::x86_64::_mm512_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sll_epi32.html">arch::x86_64::_mm512_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sll_epi64.html">arch::x86_64::_mm512_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm512_slli_epi16.html">arch::x86_64::_mm512_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_slli_epi32.html">arch::x86_64::_mm512_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_slli_epi64.html">arch::x86_64::_mm512_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_sllv_epi16.html">arch::x86_64::_mm512_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sllv_epi32.html">arch::x86_64::_mm512_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sllv_epi64.html">arch::x86_64::_mm512_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_pd.html">arch::x86_64::_mm512_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_ps.html">arch::x86_64::_mm512_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_round_pd.html">arch::x86_64::_mm512_sqrt_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_round_ps.html">arch::x86_64::_mm512_sqrt_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_sra_epi16.html">arch::x86_64::_mm512_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sra_epi32.html">arch::x86_64::_mm512_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sra_epi64.html">arch::x86_64::_mm512_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srai_epi16.html">arch::x86_64::_mm512_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srai_epi32.html">arch::x86_64::_mm512_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srai_epi64.html">arch::x86_64::_mm512_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srav_epi16.html">arch::x86_64::_mm512_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srav_epi32.html">arch::x86_64::_mm512_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srav_epi64.html">arch::x86_64::_mm512_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srl_epi16.html">arch::x86_64::_mm512_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srl_epi32.html">arch::x86_64::_mm512_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srl_epi64.html">arch::x86_64::_mm512_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srli_epi16.html">arch::x86_64::_mm512_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srli_epi32.html">arch::x86_64::_mm512_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srli_epi64.html">arch::x86_64::_mm512_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srlv_epi16.html">arch::x86_64::_mm512_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srlv_epi32.html">arch::x86_64::_mm512_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srlv_epi64.html">arch::x86_64::_mm512_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_store_epi32.html">arch::x86_64::_mm512_store_epi32</a></li><li><a href="arch/x86_64/fn._mm512_store_epi64.html">arch::x86_64::_mm512_store_epi64</a></li><li><a href="arch/x86_64/fn._mm512_store_pd.html">arch::x86_64::_mm512_store_pd</a></li><li><a href="arch/x86_64/fn._mm512_store_ps.html">arch::x86_64::_mm512_store_ps</a></li><li><a href="arch/x86_64/fn._mm512_store_si512.html">arch::x86_64::_mm512_store_si512</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi16.html">arch::x86_64::_mm512_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi32.html">arch::x86_64::_mm512_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi64.html">arch::x86_64::_mm512_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi8.html">arch::x86_64::_mm512_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_storeu_pd.html">arch::x86_64::_mm512_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm512_storeu_ps.html">arch::x86_64::_mm512_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm512_storeu_si512.html">arch::x86_64::_mm512_storeu_si512</a></li><li><a href="arch/x86_64/fn._mm512_stream_pd.html">arch::x86_64::_mm512_stream_pd</a></li><li><a href="arch/x86_64/fn._mm512_stream_ps.html">arch::x86_64::_mm512_stream_ps</a></li><li><a href="arch/x86_64/fn._mm512_stream_si512.html">arch::x86_64::_mm512_stream_si512</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi16.html">arch::x86_64::_mm512_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi32.html">arch::x86_64::_mm512_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi64.html">arch::x86_64::_mm512_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi8.html">arch::x86_64::_mm512_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm512_sub_pd.html">arch::x86_64::_mm512_sub_pd</a></li><li><a href="arch/x86_64/fn._mm512_sub_ps.html">arch::x86_64::_mm512_sub_ps</a></li><li><a href="arch/x86_64/fn._mm512_sub_round_pd.html">arch::x86_64::_mm512_sub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_sub_round_ps.html">arch::x86_64::_mm512_sub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_subs_epi16.html">arch::x86_64::_mm512_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_subs_epi8.html">arch::x86_64::_mm512_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_subs_epu16.html">arch::x86_64::_mm512_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm512_subs_epu8.html">arch::x86_64::_mm512_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm512_ternarylogic_epi32.html">arch::x86_64::_mm512_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm512_ternarylogic_epi64.html">arch::x86_64::_mm512_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm512_test_epi16_mask.html">arch::x86_64::_mm512_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_test_epi32_mask.html">arch::x86_64::_mm512_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_test_epi64_mask.html">arch::x86_64::_mm512_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_test_epi8_mask.html">arch::x86_64::_mm512_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi16_mask.html">arch::x86_64::_mm512_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi32_mask.html">arch::x86_64::_mm512_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi64_mask.html">arch::x86_64::_mm512_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi8_mask.html">arch::x86_64::_mm512_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_undefined.html">arch::x86_64::_mm512_undefined</a></li><li><a href="arch/x86_64/fn._mm512_undefined_epi32.html">arch::x86_64::_mm512_undefined_epi32</a></li><li><a href="arch/x86_64/fn._mm512_undefined_pd.html">arch::x86_64::_mm512_undefined_pd</a></li><li><a href="arch/x86_64/fn._mm512_undefined_ps.html">arch::x86_64::_mm512_undefined_ps</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi16.html">arch::x86_64::_mm512_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi32.html">arch::x86_64::_mm512_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi64.html">arch::x86_64::_mm512_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi8.html">arch::x86_64::_mm512_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_pd.html">arch::x86_64::_mm512_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_ps.html">arch::x86_64::_mm512_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi16.html">arch::x86_64::_mm512_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi32.html">arch::x86_64::_mm512_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi64.html">arch::x86_64::_mm512_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi8.html">arch::x86_64::_mm512_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_pd.html">arch::x86_64::_mm512_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_ps.html">arch::x86_64::_mm512_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm512_xor_epi32.html">arch::x86_64::_mm512_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm512_xor_epi64.html">arch::x86_64::_mm512_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm512_xor_si512.html">arch::x86_64::_mm512_xor_si512</a></li><li><a href="arch/x86_64/fn._mm512_zextpd128_pd512.html">arch::x86_64::_mm512_zextpd128_pd512</a></li><li><a href="arch/x86_64/fn._mm512_zextpd256_pd512.html">arch::x86_64::_mm512_zextpd256_pd512</a></li><li><a href="arch/x86_64/fn._mm512_zextps128_ps512.html">arch::x86_64::_mm512_zextps128_ps512</a></li><li><a href="arch/x86_64/fn._mm512_zextps256_ps512.html">arch::x86_64::_mm512_zextps256_ps512</a></li><li><a href="arch/x86_64/fn._mm512_zextsi128_si512.html">arch::x86_64::_mm512_zextsi128_si512</a></li><li><a href="arch/x86_64/fn._mm512_zextsi256_si512.html">arch::x86_64::_mm512_zextsi256_si512</a></li><li><a href="arch/x86_64/fn._mm_abs_epi16.html">arch::x86_64::_mm_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm_abs_epi32.html">arch::x86_64::_mm_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm_abs_epi8.html">arch::x86_64::_mm_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm_add_epi16.html">arch::x86_64::_mm_add_epi16</a></li><li><a href="arch/x86_64/fn._mm_add_epi32.html">arch::x86_64::_mm_add_epi32</a></li><li><a href="arch/x86_64/fn._mm_add_epi64.html">arch::x86_64::_mm_add_epi64</a></li><li><a href="arch/x86_64/fn._mm_add_epi8.html">arch::x86_64::_mm_add_epi8</a></li><li><a href="arch/x86_64/fn._mm_add_pd.html">arch::x86_64::_mm_add_pd</a></li><li><a href="arch/x86_64/fn._mm_add_ps.html">arch::x86_64::_mm_add_ps</a></li><li><a href="arch/x86_64/fn._mm_add_round_sd.html">arch::x86_64::_mm_add_round_sd</a></li><li><a href="arch/x86_64/fn._mm_add_round_ss.html">arch::x86_64::_mm_add_round_ss</a></li><li><a href="arch/x86_64/fn._mm_add_sd.html">arch::x86_64::_mm_add_sd</a></li><li><a href="arch/x86_64/fn._mm_add_ss.html">arch::x86_64::_mm_add_ss</a></li><li><a href="arch/x86_64/fn._mm_adds_epi16.html">arch::x86_64::_mm_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm_adds_epi8.html">arch::x86_64::_mm_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm_adds_epu16.html">arch::x86_64::_mm_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm_adds_epu8.html">arch::x86_64::_mm_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm_addsub_pd.html">arch::x86_64::_mm_addsub_pd</a></li><li><a href="arch/x86_64/fn._mm_addsub_ps.html">arch::x86_64::_mm_addsub_ps</a></li><li><a href="arch/x86_64/fn._mm_aesdec_si128.html">arch::x86_64::_mm_aesdec_si128</a></li><li><a href="arch/x86_64/fn._mm_aesdeclast_si128.html">arch::x86_64::_mm_aesdeclast_si128</a></li><li><a href="arch/x86_64/fn._mm_aesenc_si128.html">arch::x86_64::_mm_aesenc_si128</a></li><li><a href="arch/x86_64/fn._mm_aesenclast_si128.html">arch::x86_64::_mm_aesenclast_si128</a></li><li><a href="arch/x86_64/fn._mm_aesimc_si128.html">arch::x86_64::_mm_aesimc_si128</a></li><li><a href="arch/x86_64/fn._mm_aeskeygenassist_si128.html">arch::x86_64::_mm_aeskeygenassist_si128</a></li><li><a href="arch/x86_64/fn._mm_alignr_epi32.html">arch::x86_64::_mm_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm_alignr_epi64.html">arch::x86_64::_mm_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm_alignr_epi8.html">arch::x86_64::_mm_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm_and_pd.html">arch::x86_64::_mm_and_pd</a></li><li><a href="arch/x86_64/fn._mm_and_ps.html">arch::x86_64::_mm_and_ps</a></li><li><a href="arch/x86_64/fn._mm_and_si128.html">arch::x86_64::_mm_and_si128</a></li><li><a href="arch/x86_64/fn._mm_andnot_pd.html">arch::x86_64::_mm_andnot_pd</a></li><li><a href="arch/x86_64/fn._mm_andnot_ps.html">arch::x86_64::_mm_andnot_ps</a></li><li><a href="arch/x86_64/fn._mm_andnot_si128.html">arch::x86_64::_mm_andnot_si128</a></li><li><a href="arch/x86_64/fn._mm_avg_epu16.html">arch::x86_64::_mm_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm_avg_epu8.html">arch::x86_64::_mm_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm_bitshuffle_epi64_mask.html">arch::x86_64::_mm_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_blend_epi16.html">arch::x86_64::_mm_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm_blend_epi32.html">arch::x86_64::_mm_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm_blend_pd.html">arch::x86_64::_mm_blend_pd</a></li><li><a href="arch/x86_64/fn._mm_blend_ps.html">arch::x86_64::_mm_blend_ps</a></li><li><a href="arch/x86_64/fn._mm_blendv_epi8.html">arch::x86_64::_mm_blendv_epi8</a></li><li><a href="arch/x86_64/fn._mm_blendv_pd.html">arch::x86_64::_mm_blendv_pd</a></li><li><a href="arch/x86_64/fn._mm_blendv_ps.html">arch::x86_64::_mm_blendv_ps</a></li><li><a href="arch/x86_64/fn._mm_broadcast_ss.html">arch::x86_64::_mm_broadcast_ss</a></li><li><a href="arch/x86_64/fn._mm_broadcastb_epi8.html">arch::x86_64::_mm_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm_broadcastd_epi32.html">arch::x86_64::_mm_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm_broadcastmb_epi64.html">arch::x86_64::_mm_broadcastmb_epi64</a></li><li><a href="arch/x86_64/fn._mm_broadcastmw_epi32.html">arch::x86_64::_mm_broadcastmw_epi32</a></li><li><a href="arch/x86_64/fn._mm_broadcastq_epi64.html">arch::x86_64::_mm_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm_broadcastsd_pd.html">arch::x86_64::_mm_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm_broadcastss_ps.html">arch::x86_64::_mm_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm_broadcastw_epi16.html">arch::x86_64::_mm_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm_bslli_si128.html">arch::x86_64::_mm_bslli_si128</a></li><li><a href="arch/x86_64/fn._mm_bsrli_si128.html">arch::x86_64::_mm_bsrli_si128</a></li><li><a href="arch/x86_64/fn._mm_castpd_ps.html">arch::x86_64::_mm_castpd_ps</a></li><li><a href="arch/x86_64/fn._mm_castpd_si128.html">arch::x86_64::_mm_castpd_si128</a></li><li><a href="arch/x86_64/fn._mm_castps_pd.html">arch::x86_64::_mm_castps_pd</a></li><li><a href="arch/x86_64/fn._mm_castps_si128.html">arch::x86_64::_mm_castps_si128</a></li><li><a href="arch/x86_64/fn._mm_castsi128_pd.html">arch::x86_64::_mm_castsi128_pd</a></li><li><a href="arch/x86_64/fn._mm_castsi128_ps.html">arch::x86_64::_mm_castsi128_ps</a></li><li><a href="arch/x86_64/fn._mm_ceil_pd.html">arch::x86_64::_mm_ceil_pd</a></li><li><a href="arch/x86_64/fn._mm_ceil_ps.html">arch::x86_64::_mm_ceil_ps</a></li><li><a href="arch/x86_64/fn._mm_ceil_sd.html">arch::x86_64::_mm_ceil_sd</a></li><li><a href="arch/x86_64/fn._mm_ceil_ss.html">arch::x86_64::_mm_ceil_ss</a></li><li><a href="arch/x86_64/fn._mm_clflush.html">arch::x86_64::_mm_clflush</a></li><li><a href="arch/x86_64/fn._mm_clmulepi64_si128.html">arch::x86_64::_mm_clmulepi64_si128</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi16_mask.html">arch::x86_64::_mm_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi32_mask.html">arch::x86_64::_mm_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi64_mask.html">arch::x86_64::_mm_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi8_mask.html">arch::x86_64::_mm_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu16_mask.html">arch::x86_64::_mm_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu32_mask.html">arch::x86_64::_mm_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu64_mask.html">arch::x86_64::_mm_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu8_mask.html">arch::x86_64::_mm_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_pd.html">arch::x86_64::_mm_cmp_pd</a></li><li><a href="arch/x86_64/fn._mm_cmp_pd_mask.html">arch::x86_64::_mm_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_ps.html">arch::x86_64::_mm_cmp_ps</a></li><li><a href="arch/x86_64/fn._mm_cmp_ps_mask.html">arch::x86_64::_mm_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_round_sd_mask.html">arch::x86_64::_mm_cmp_round_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_round_ss_mask.html">arch::x86_64::_mm_cmp_round_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_sd.html">arch::x86_64::_mm_cmp_sd</a></li><li><a href="arch/x86_64/fn._mm_cmp_sd_mask.html">arch::x86_64::_mm_cmp_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_ss.html">arch::x86_64::_mm_cmp_ss</a></li><li><a href="arch/x86_64/fn._mm_cmp_ss_mask.html">arch::x86_64::_mm_cmp_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi16.html">arch::x86_64::_mm_cmpeq_epi16</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi16_mask.html">arch::x86_64::_mm_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi32.html">arch::x86_64::_mm_cmpeq_epi32</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi32_mask.html">arch::x86_64::_mm_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi64.html">arch::x86_64::_mm_cmpeq_epi64</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi64_mask.html">arch::x86_64::_mm_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi8.html">arch::x86_64::_mm_cmpeq_epi8</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi8_mask.html">arch::x86_64::_mm_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu16_mask.html">arch::x86_64::_mm_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu32_mask.html">arch::x86_64::_mm_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu64_mask.html">arch::x86_64::_mm_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu8_mask.html">arch::x86_64::_mm_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_pd.html">arch::x86_64::_mm_cmpeq_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_ps.html">arch::x86_64::_mm_cmpeq_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_sd.html">arch::x86_64::_mm_cmpeq_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_ss.html">arch::x86_64::_mm_cmpeq_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpestra.html">arch::x86_64::_mm_cmpestra</a></li><li><a href="arch/x86_64/fn._mm_cmpestrc.html">arch::x86_64::_mm_cmpestrc</a></li><li><a href="arch/x86_64/fn._mm_cmpestri.html">arch::x86_64::_mm_cmpestri</a></li><li><a href="arch/x86_64/fn._mm_cmpestrm.html">arch::x86_64::_mm_cmpestrm</a></li><li><a href="arch/x86_64/fn._mm_cmpestro.html">arch::x86_64::_mm_cmpestro</a></li><li><a href="arch/x86_64/fn._mm_cmpestrs.html">arch::x86_64::_mm_cmpestrs</a></li><li><a href="arch/x86_64/fn._mm_cmpestrz.html">arch::x86_64::_mm_cmpestrz</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi16_mask.html">arch::x86_64::_mm_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi32_mask.html">arch::x86_64::_mm_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi64_mask.html">arch::x86_64::_mm_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi8_mask.html">arch::x86_64::_mm_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu16_mask.html">arch::x86_64::_mm_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu32_mask.html">arch::x86_64::_mm_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu64_mask.html">arch::x86_64::_mm_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu8_mask.html">arch::x86_64::_mm_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_pd.html">arch::x86_64::_mm_cmpge_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpge_ps.html">arch::x86_64::_mm_cmpge_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpge_sd.html">arch::x86_64::_mm_cmpge_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpge_ss.html">arch::x86_64::_mm_cmpge_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi16.html">arch::x86_64::_mm_cmpgt_epi16</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi16_mask.html">arch::x86_64::_mm_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi32.html">arch::x86_64::_mm_cmpgt_epi32</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi32_mask.html">arch::x86_64::_mm_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi64.html">arch::x86_64::_mm_cmpgt_epi64</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi64_mask.html">arch::x86_64::_mm_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi8.html">arch::x86_64::_mm_cmpgt_epi8</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi8_mask.html">arch::x86_64::_mm_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu16_mask.html">arch::x86_64::_mm_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu32_mask.html">arch::x86_64::_mm_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu64_mask.html">arch::x86_64::_mm_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu8_mask.html">arch::x86_64::_mm_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_pd.html">arch::x86_64::_mm_cmpgt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_ps.html">arch::x86_64::_mm_cmpgt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_sd.html">arch::x86_64::_mm_cmpgt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_ss.html">arch::x86_64::_mm_cmpgt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpistra.html">arch::x86_64::_mm_cmpistra</a></li><li><a href="arch/x86_64/fn._mm_cmpistrc.html">arch::x86_64::_mm_cmpistrc</a></li><li><a href="arch/x86_64/fn._mm_cmpistri.html">arch::x86_64::_mm_cmpistri</a></li><li><a href="arch/x86_64/fn._mm_cmpistrm.html">arch::x86_64::_mm_cmpistrm</a></li><li><a href="arch/x86_64/fn._mm_cmpistro.html">arch::x86_64::_mm_cmpistro</a></li><li><a href="arch/x86_64/fn._mm_cmpistrs.html">arch::x86_64::_mm_cmpistrs</a></li><li><a href="arch/x86_64/fn._mm_cmpistrz.html">arch::x86_64::_mm_cmpistrz</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi16_mask.html">arch::x86_64::_mm_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi32_mask.html">arch::x86_64::_mm_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi64_mask.html">arch::x86_64::_mm_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi8_mask.html">arch::x86_64::_mm_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu16_mask.html">arch::x86_64::_mm_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu32_mask.html">arch::x86_64::_mm_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu64_mask.html">arch::x86_64::_mm_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu8_mask.html">arch::x86_64::_mm_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_pd.html">arch::x86_64::_mm_cmple_pd</a></li><li><a href="arch/x86_64/fn._mm_cmple_ps.html">arch::x86_64::_mm_cmple_ps</a></li><li><a href="arch/x86_64/fn._mm_cmple_sd.html">arch::x86_64::_mm_cmple_sd</a></li><li><a href="arch/x86_64/fn._mm_cmple_ss.html">arch::x86_64::_mm_cmple_ss</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi16.html">arch::x86_64::_mm_cmplt_epi16</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi16_mask.html">arch::x86_64::_mm_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi32.html">arch::x86_64::_mm_cmplt_epi32</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi32_mask.html">arch::x86_64::_mm_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi64_mask.html">arch::x86_64::_mm_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi8.html">arch::x86_64::_mm_cmplt_epi8</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi8_mask.html">arch::x86_64::_mm_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu16_mask.html">arch::x86_64::_mm_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu32_mask.html">arch::x86_64::_mm_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu64_mask.html">arch::x86_64::_mm_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu8_mask.html">arch::x86_64::_mm_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_pd.html">arch::x86_64::_mm_cmplt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmplt_ps.html">arch::x86_64::_mm_cmplt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmplt_sd.html">arch::x86_64::_mm_cmplt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmplt_ss.html">arch::x86_64::_mm_cmplt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi16_mask.html">arch::x86_64::_mm_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi32_mask.html">arch::x86_64::_mm_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi64_mask.html">arch::x86_64::_mm_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi8_mask.html">arch::x86_64::_mm_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu16_mask.html">arch::x86_64::_mm_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu32_mask.html">arch::x86_64::_mm_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu64_mask.html">arch::x86_64::_mm_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu8_mask.html">arch::x86_64::_mm_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_pd.html">arch::x86_64::_mm_cmpneq_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_ps.html">arch::x86_64::_mm_cmpneq_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_sd.html">arch::x86_64::_mm_cmpneq_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_ss.html">arch::x86_64::_mm_cmpneq_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_pd.html">arch::x86_64::_mm_cmpnge_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_ps.html">arch::x86_64::_mm_cmpnge_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_sd.html">arch::x86_64::_mm_cmpnge_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_ss.html">arch::x86_64::_mm_cmpnge_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_pd.html">arch::x86_64::_mm_cmpngt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_ps.html">arch::x86_64::_mm_cmpngt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_sd.html">arch::x86_64::_mm_cmpngt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_ss.html">arch::x86_64::_mm_cmpngt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_pd.html">arch::x86_64::_mm_cmpnle_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_ps.html">arch::x86_64::_mm_cmpnle_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_sd.html">arch::x86_64::_mm_cmpnle_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_ss.html">arch::x86_64::_mm_cmpnle_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_pd.html">arch::x86_64::_mm_cmpnlt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_ps.html">arch::x86_64::_mm_cmpnlt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_sd.html">arch::x86_64::_mm_cmpnlt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_ss.html">arch::x86_64::_mm_cmpnlt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpord_pd.html">arch::x86_64::_mm_cmpord_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpord_ps.html">arch::x86_64::_mm_cmpord_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpord_sd.html">arch::x86_64::_mm_cmpord_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpord_ss.html">arch::x86_64::_mm_cmpord_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_pd.html">arch::x86_64::_mm_cmpunord_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_ps.html">arch::x86_64::_mm_cmpunord_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_sd.html">arch::x86_64::_mm_cmpunord_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_ss.html">arch::x86_64::_mm_cmpunord_ss</a></li><li><a href="arch/x86_64/fn._mm_comi_round_sd.html">arch::x86_64::_mm_comi_round_sd</a></li><li><a href="arch/x86_64/fn._mm_comi_round_ss.html">arch::x86_64::_mm_comi_round_ss</a></li><li><a href="arch/x86_64/fn._mm_comieq_sd.html">arch::x86_64::_mm_comieq_sd</a></li><li><a href="arch/x86_64/fn._mm_comieq_ss.html">arch::x86_64::_mm_comieq_ss</a></li><li><a href="arch/x86_64/fn._mm_comige_sd.html">arch::x86_64::_mm_comige_sd</a></li><li><a href="arch/x86_64/fn._mm_comige_ss.html">arch::x86_64::_mm_comige_ss</a></li><li><a href="arch/x86_64/fn._mm_comigt_sd.html">arch::x86_64::_mm_comigt_sd</a></li><li><a href="arch/x86_64/fn._mm_comigt_ss.html">arch::x86_64::_mm_comigt_ss</a></li><li><a href="arch/x86_64/fn._mm_comile_sd.html">arch::x86_64::_mm_comile_sd</a></li><li><a href="arch/x86_64/fn._mm_comile_ss.html">arch::x86_64::_mm_comile_ss</a></li><li><a href="arch/x86_64/fn._mm_comilt_sd.html">arch::x86_64::_mm_comilt_sd</a></li><li><a href="arch/x86_64/fn._mm_comilt_ss.html">arch::x86_64::_mm_comilt_ss</a></li><li><a href="arch/x86_64/fn._mm_comineq_sd.html">arch::x86_64::_mm_comineq_sd</a></li><li><a href="arch/x86_64/fn._mm_comineq_ss.html">arch::x86_64::_mm_comineq_ss</a></li><li><a href="arch/x86_64/fn._mm_conflict_epi32.html">arch::x86_64::_mm_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm_conflict_epi64.html">arch::x86_64::_mm_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm_crc32_u16.html">arch::x86_64::_mm_crc32_u16</a></li><li><a href="arch/x86_64/fn._mm_crc32_u32.html">arch::x86_64::_mm_crc32_u32</a></li><li><a href="arch/x86_64/fn._mm_crc32_u64.html">arch::x86_64::_mm_crc32_u64</a></li><li><a href="arch/x86_64/fn._mm_crc32_u8.html">arch::x86_64::_mm_crc32_u8</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundi32_ss.html">arch::x86_64::_mm_cvt_roundi32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundi64_sd.html">arch::x86_64::_mm_cvt_roundi64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundi64_ss.html">arch::x86_64::_mm_cvt_roundi64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_i32.html">arch::x86_64::_mm_cvt_roundsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_i64.html">arch::x86_64::_mm_cvt_roundsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_si32.html">arch::x86_64::_mm_cvt_roundsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_si64.html">arch::x86_64::_mm_cvt_roundsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_ss.html">arch::x86_64::_mm_cvt_roundsd_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_u32.html">arch::x86_64::_mm_cvt_roundsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_u64.html">arch::x86_64::_mm_cvt_roundsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsi32_ss.html">arch::x86_64::_mm_cvt_roundsi32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsi64_sd.html">arch::x86_64::_mm_cvt_roundsi64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsi64_ss.html">arch::x86_64::_mm_cvt_roundsi64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_i32.html">arch::x86_64::_mm_cvt_roundss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_i64.html">arch::x86_64::_mm_cvt_roundss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_sd.html">arch::x86_64::_mm_cvt_roundss_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_si32.html">arch::x86_64::_mm_cvt_roundss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_si64.html">arch::x86_64::_mm_cvt_roundss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_u32.html">arch::x86_64::_mm_cvt_roundss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_u64.html">arch::x86_64::_mm_cvt_roundss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundu32_ss.html">arch::x86_64::_mm_cvt_roundu32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundu64_sd.html">arch::x86_64::_mm_cvt_roundu64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundu64_ss.html">arch::x86_64::_mm_cvt_roundu64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_si2ss.html">arch::x86_64::_mm_cvt_si2ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_ss2si.html">arch::x86_64::_mm_cvt_ss2si</a></li><li><a href="arch/x86_64/fn._mm_cvtepi16_epi32.html">arch::x86_64::_mm_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepi16_epi64.html">arch::x86_64::_mm_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepi16_epi8.html">arch::x86_64::_mm_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_epi16.html">arch::x86_64::_mm_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_epi64.html">arch::x86_64::_mm_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_epi8.html">arch::x86_64::_mm_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_pd.html">arch::x86_64::_mm_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_ps.html">arch::x86_64::_mm_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm_cvtepi64_epi16.html">arch::x86_64::_mm_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepi64_epi32.html">arch::x86_64::_mm_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepi64_epi8.html">arch::x86_64::_mm_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtepi8_epi16.html">arch::x86_64::_mm_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepi8_epi32.html">arch::x86_64::_mm_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepi8_epi64.html">arch::x86_64::_mm_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepu16_epi32.html">arch::x86_64::_mm_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepu16_epi64.html">arch::x86_64::_mm_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepu32_epi64.html">arch::x86_64::_mm_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepu32_pd.html">arch::x86_64::_mm_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm_cvtepu8_epi16.html">arch::x86_64::_mm_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepu8_epi32.html">arch::x86_64::_mm_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepu8_epi64.html">arch::x86_64::_mm_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvti32_sd.html">arch::x86_64::_mm_cvti32_sd</a></li><li><a href="arch/x86_64/fn._mm_cvti32_ss.html">arch::x86_64::_mm_cvti32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvti64_sd.html">arch::x86_64::_mm_cvti64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvti64_ss.html">arch::x86_64::_mm_cvti64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtne2ps_pbh.html">arch::x86_64::_mm_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm_cvtpd_epi32.html">arch::x86_64::_mm_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtpd_epu32.html">arch::x86_64::_mm_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvtpd_ps.html">arch::x86_64::_mm_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm_cvtph_ps.html">arch::x86_64::_mm_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm_cvtps_epi32.html">arch::x86_64::_mm_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtps_epu32.html">arch::x86_64::_mm_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvtps_pd.html">arch::x86_64::_mm_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm_cvtps_ph.html">arch::x86_64::_mm_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_f64.html">arch::x86_64::_mm_cvtsd_f64</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_i32.html">arch::x86_64::_mm_cvtsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_i64.html">arch::x86_64::_mm_cvtsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_si32.html">arch::x86_64::_mm_cvtsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_si64.html">arch::x86_64::_mm_cvtsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_si64x.html">arch::x86_64::_mm_cvtsd_si64x</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_ss.html">arch::x86_64::_mm_cvtsd_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_u32.html">arch::x86_64::_mm_cvtsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_u64.html">arch::x86_64::_mm_cvtsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi16_epi8.html">arch::x86_64::_mm_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi32_epi16.html">arch::x86_64::_mm_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi32_epi8.html">arch::x86_64::_mm_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi64_epi16.html">arch::x86_64::_mm_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi64_epi32.html">arch::x86_64::_mm_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi64_epi8.html">arch::x86_64::_mm_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtsi128_si32.html">arch::x86_64::_mm_cvtsi128_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtsi128_si64.html">arch::x86_64::_mm_cvtsi128_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtsi128_si64x.html">arch::x86_64::_mm_cvtsi128_si64x</a></li><li><a href="arch/x86_64/fn._mm_cvtsi32_sd.html">arch::x86_64::_mm_cvtsi32_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtsi32_si128.html">arch::x86_64::_mm_cvtsi32_si128</a></li><li><a href="arch/x86_64/fn._mm_cvtsi32_ss.html">arch::x86_64::_mm_cvtsi32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64_sd.html">arch::x86_64::_mm_cvtsi64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64_si128.html">arch::x86_64::_mm_cvtsi64_si128</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64_ss.html">arch::x86_64::_mm_cvtsi64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64x_sd.html">arch::x86_64::_mm_cvtsi64x_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64x_si128.html">arch::x86_64::_mm_cvtsi64x_si128</a></li><li><a href="arch/x86_64/fn._mm_cvtss_f32.html">arch::x86_64::_mm_cvtss_f32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_i32.html">arch::x86_64::_mm_cvtss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_i64.html">arch::x86_64::_mm_cvtss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtss_sd.html">arch::x86_64::_mm_cvtss_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtss_si32.html">arch::x86_64::_mm_cvtss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_si64.html">arch::x86_64::_mm_cvtss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtss_u32.html">arch::x86_64::_mm_cvtss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_u64.html">arch::x86_64::_mm_cvtss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_i32.html">arch::x86_64::_mm_cvtt_roundsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_i64.html">arch::x86_64::_mm_cvtt_roundsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_si32.html">arch::x86_64::_mm_cvtt_roundsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_si64.html">arch::x86_64::_mm_cvtt_roundsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_u32.html">arch::x86_64::_mm_cvtt_roundsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_u64.html">arch::x86_64::_mm_cvtt_roundsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_i32.html">arch::x86_64::_mm_cvtt_roundss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_i64.html">arch::x86_64::_mm_cvtt_roundss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_si32.html">arch::x86_64::_mm_cvtt_roundss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_si64.html">arch::x86_64::_mm_cvtt_roundss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_u32.html">arch::x86_64::_mm_cvtt_roundss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_u64.html">arch::x86_64::_mm_cvtt_roundss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_ss2si.html">arch::x86_64::_mm_cvtt_ss2si</a></li><li><a href="arch/x86_64/fn._mm_cvttpd_epi32.html">arch::x86_64::_mm_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvttpd_epu32.html">arch::x86_64::_mm_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvttps_epi32.html">arch::x86_64::_mm_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvttps_epu32.html">arch::x86_64::_mm_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_i32.html">arch::x86_64::_mm_cvttsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_i64.html">arch::x86_64::_mm_cvttsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_si32.html">arch::x86_64::_mm_cvttsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_si64.html">arch::x86_64::_mm_cvttsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_si64x.html">arch::x86_64::_mm_cvttsd_si64x</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_u32.html">arch::x86_64::_mm_cvttsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_u64.html">arch::x86_64::_mm_cvttsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvttss_i32.html">arch::x86_64::_mm_cvttss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvttss_i64.html">arch::x86_64::_mm_cvttss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvttss_si32.html">arch::x86_64::_mm_cvttss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvttss_si64.html">arch::x86_64::_mm_cvttss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvttss_u32.html">arch::x86_64::_mm_cvttss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvttss_u64.html">arch::x86_64::_mm_cvttss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtu32_sd.html">arch::x86_64::_mm_cvtu32_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtu32_ss.html">arch::x86_64::_mm_cvtu32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtu64_sd.html">arch::x86_64::_mm_cvtu64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtu64_ss.html">arch::x86_64::_mm_cvtu64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi16_epi8.html">arch::x86_64::_mm_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi32_epi16.html">arch::x86_64::_mm_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi32_epi8.html">arch::x86_64::_mm_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi64_epi16.html">arch::x86_64::_mm_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi64_epi32.html">arch::x86_64::_mm_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi64_epi8.html">arch::x86_64::_mm_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_dbsad_epu8.html">arch::x86_64::_mm_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm_div_pd.html">arch::x86_64::_mm_div_pd</a></li><li><a href="arch/x86_64/fn._mm_div_ps.html">arch::x86_64::_mm_div_ps</a></li><li><a href="arch/x86_64/fn._mm_div_round_sd.html">arch::x86_64::_mm_div_round_sd</a></li><li><a href="arch/x86_64/fn._mm_div_round_ss.html">arch::x86_64::_mm_div_round_ss</a></li><li><a href="arch/x86_64/fn._mm_div_sd.html">arch::x86_64::_mm_div_sd</a></li><li><a href="arch/x86_64/fn._mm_div_ss.html">arch::x86_64::_mm_div_ss</a></li><li><a href="arch/x86_64/fn._mm_dp_pd.html">arch::x86_64::_mm_dp_pd</a></li><li><a href="arch/x86_64/fn._mm_dp_ps.html">arch::x86_64::_mm_dp_ps</a></li><li><a href="arch/x86_64/fn._mm_dpbf16_ps.html">arch::x86_64::_mm_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm_dpbusd_epi32.html">arch::x86_64::_mm_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm_dpbusds_epi32.html">arch::x86_64::_mm_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm_dpwssd_epi32.html">arch::x86_64::_mm_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm_dpwssds_epi32.html">arch::x86_64::_mm_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm_extract_epi16.html">arch::x86_64::_mm_extract_epi16</a></li><li><a href="arch/x86_64/fn._mm_extract_epi32.html">arch::x86_64::_mm_extract_epi32</a></li><li><a href="arch/x86_64/fn._mm_extract_epi64.html">arch::x86_64::_mm_extract_epi64</a></li><li><a href="arch/x86_64/fn._mm_extract_epi8.html">arch::x86_64::_mm_extract_epi8</a></li><li><a href="arch/x86_64/fn._mm_extract_ps.html">arch::x86_64::_mm_extract_ps</a></li><li><a href="arch/x86_64/fn._mm_extract_si64.html">arch::x86_64::_mm_extract_si64</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_pd.html">arch::x86_64::_mm_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_ps.html">arch::x86_64::_mm_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_round_sd.html">arch::x86_64::_mm_fixupimm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_round_ss.html">arch::x86_64::_mm_fixupimm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_sd.html">arch::x86_64::_mm_fixupimm_sd</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_ss.html">arch::x86_64::_mm_fixupimm_ss</a></li><li><a href="arch/x86_64/fn._mm_floor_pd.html">arch::x86_64::_mm_floor_pd</a></li><li><a href="arch/x86_64/fn._mm_floor_ps.html">arch::x86_64::_mm_floor_ps</a></li><li><a href="arch/x86_64/fn._mm_floor_sd.html">arch::x86_64::_mm_floor_sd</a></li><li><a href="arch/x86_64/fn._mm_floor_ss.html">arch::x86_64::_mm_floor_ss</a></li><li><a href="arch/x86_64/fn._mm_fmadd_pd.html">arch::x86_64::_mm_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_fmadd_ps.html">arch::x86_64::_mm_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_fmadd_round_sd.html">arch::x86_64::_mm_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fmadd_round_ss.html">arch::x86_64::_mm_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fmadd_sd.html">arch::x86_64::_mm_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_fmadd_ss.html">arch::x86_64::_mm_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_fmaddsub_pd.html">arch::x86_64::_mm_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_fmaddsub_ps.html">arch::x86_64::_mm_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_fmsub_pd.html">arch::x86_64::_mm_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_fmsub_ps.html">arch::x86_64::_mm_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_fmsub_round_sd.html">arch::x86_64::_mm_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fmsub_round_ss.html">arch::x86_64::_mm_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fmsub_sd.html">arch::x86_64::_mm_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_fmsub_ss.html">arch::x86_64::_mm_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_fmsubadd_pd.html">arch::x86_64::_mm_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_fmsubadd_ps.html">arch::x86_64::_mm_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_pd.html">arch::x86_64::_mm_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_ps.html">arch::x86_64::_mm_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_round_sd.html">arch::x86_64::_mm_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_round_ss.html">arch::x86_64::_mm_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_sd.html">arch::x86_64::_mm_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_ss.html">arch::x86_64::_mm_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_pd.html">arch::x86_64::_mm_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_ps.html">arch::x86_64::_mm_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_round_sd.html">arch::x86_64::_mm_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_round_ss.html">arch::x86_64::_mm_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_sd.html">arch::x86_64::_mm_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_ss.html">arch::x86_64::_mm_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_getcsr.html">arch::x86_64::_mm_getcsr</a></li><li><a href="arch/x86_64/fn._mm_getexp_pd.html">arch::x86_64::_mm_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm_getexp_ps.html">arch::x86_64::_mm_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm_getexp_round_sd.html">arch::x86_64::_mm_getexp_round_sd</a></li><li><a href="arch/x86_64/fn._mm_getexp_round_ss.html">arch::x86_64::_mm_getexp_round_ss</a></li><li><a href="arch/x86_64/fn._mm_getexp_sd.html">arch::x86_64::_mm_getexp_sd</a></li><li><a href="arch/x86_64/fn._mm_getexp_ss.html">arch::x86_64::_mm_getexp_ss</a></li><li><a href="arch/x86_64/fn._mm_getmant_pd.html">arch::x86_64::_mm_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm_getmant_ps.html">arch::x86_64::_mm_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm_getmant_round_sd.html">arch::x86_64::_mm_getmant_round_sd</a></li><li><a href="arch/x86_64/fn._mm_getmant_round_ss.html">arch::x86_64::_mm_getmant_round_ss</a></li><li><a href="arch/x86_64/fn._mm_getmant_sd.html">arch::x86_64::_mm_getmant_sd</a></li><li><a href="arch/x86_64/fn._mm_getmant_ss.html">arch::x86_64::_mm_getmant_ss</a></li><li><a href="arch/x86_64/fn._mm_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_gf2p8mul_epi8.html">arch::x86_64::_mm_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm_hadd_epi16.html">arch::x86_64::_mm_hadd_epi16</a></li><li><a href="arch/x86_64/fn._mm_hadd_epi32.html">arch::x86_64::_mm_hadd_epi32</a></li><li><a href="arch/x86_64/fn._mm_hadd_pd.html">arch::x86_64::_mm_hadd_pd</a></li><li><a href="arch/x86_64/fn._mm_hadd_ps.html">arch::x86_64::_mm_hadd_ps</a></li><li><a href="arch/x86_64/fn._mm_hadds_epi16.html">arch::x86_64::_mm_hadds_epi16</a></li><li><a href="arch/x86_64/fn._mm_hsub_epi16.html">arch::x86_64::_mm_hsub_epi16</a></li><li><a href="arch/x86_64/fn._mm_hsub_epi32.html">arch::x86_64::_mm_hsub_epi32</a></li><li><a href="arch/x86_64/fn._mm_hsub_pd.html">arch::x86_64::_mm_hsub_pd</a></li><li><a href="arch/x86_64/fn._mm_hsub_ps.html">arch::x86_64::_mm_hsub_ps</a></li><li><a href="arch/x86_64/fn._mm_hsubs_epi16.html">arch::x86_64::_mm_hsubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_i32gather_epi32.html">arch::x86_64::_mm_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_i32gather_epi64.html">arch::x86_64::_mm_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_i32gather_pd.html">arch::x86_64::_mm_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm_i32gather_ps.html">arch::x86_64::_mm_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm_i64gather_epi32.html">arch::x86_64::_mm_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_i64gather_epi64.html">arch::x86_64::_mm_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_i64gather_pd.html">arch::x86_64::_mm_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm_i64gather_ps.html">arch::x86_64::_mm_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm_insert_epi16.html">arch::x86_64::_mm_insert_epi16</a></li><li><a href="arch/x86_64/fn._mm_insert_epi32.html">arch::x86_64::_mm_insert_epi32</a></li><li><a href="arch/x86_64/fn._mm_insert_epi64.html">arch::x86_64::_mm_insert_epi64</a></li><li><a href="arch/x86_64/fn._mm_insert_epi8.html">arch::x86_64::_mm_insert_epi8</a></li><li><a href="arch/x86_64/fn._mm_insert_ps.html">arch::x86_64::_mm_insert_ps</a></li><li><a href="arch/x86_64/fn._mm_insert_si64.html">arch::x86_64::_mm_insert_si64</a></li><li><a href="arch/x86_64/fn._mm_lddqu_si128.html">arch::x86_64::_mm_lddqu_si128</a></li><li><a href="arch/x86_64/fn._mm_lfence.html">arch::x86_64::_mm_lfence</a></li><li><a href="arch/x86_64/fn._mm_load1_pd.html">arch::x86_64::_mm_load1_pd</a></li><li><a href="arch/x86_64/fn._mm_load1_ps.html">arch::x86_64::_mm_load1_ps</a></li><li><a href="arch/x86_64/fn._mm_load_epi32.html">arch::x86_64::_mm_load_epi32</a></li><li><a href="arch/x86_64/fn._mm_load_epi64.html">arch::x86_64::_mm_load_epi64</a></li><li><a href="arch/x86_64/fn._mm_load_pd.html">arch::x86_64::_mm_load_pd</a></li><li><a href="arch/x86_64/fn._mm_load_pd1.html">arch::x86_64::_mm_load_pd1</a></li><li><a href="arch/x86_64/fn._mm_load_ps.html">arch::x86_64::_mm_load_ps</a></li><li><a href="arch/x86_64/fn._mm_load_ps1.html">arch::x86_64::_mm_load_ps1</a></li><li><a href="arch/x86_64/fn._mm_load_sd.html">arch::x86_64::_mm_load_sd</a></li><li><a href="arch/x86_64/fn._mm_load_si128.html">arch::x86_64::_mm_load_si128</a></li><li><a href="arch/x86_64/fn._mm_load_ss.html">arch::x86_64::_mm_load_ss</a></li><li><a href="arch/x86_64/fn._mm_loaddup_pd.html">arch::x86_64::_mm_loaddup_pd</a></li><li><a href="arch/x86_64/fn._mm_loadh_pd.html">arch::x86_64::_mm_loadh_pd</a></li><li><a href="arch/x86_64/fn._mm_loadl_epi64.html">arch::x86_64::_mm_loadl_epi64</a></li><li><a href="arch/x86_64/fn._mm_loadl_pd.html">arch::x86_64::_mm_loadl_pd</a></li><li><a href="arch/x86_64/fn._mm_loadr_pd.html">arch::x86_64::_mm_loadr_pd</a></li><li><a href="arch/x86_64/fn._mm_loadr_ps.html">arch::x86_64::_mm_loadr_ps</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi16.html">arch::x86_64::_mm_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi32.html">arch::x86_64::_mm_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi64.html">arch::x86_64::_mm_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi8.html">arch::x86_64::_mm_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm_loadu_pd.html">arch::x86_64::_mm_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm_loadu_ps.html">arch::x86_64::_mm_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm_loadu_si128.html">arch::x86_64::_mm_loadu_si128</a></li><li><a href="arch/x86_64/fn._mm_loadu_si64.html">arch::x86_64::_mm_loadu_si64</a></li><li><a href="arch/x86_64/fn._mm_lzcnt_epi32.html">arch::x86_64::_mm_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_lzcnt_epi64.html">arch::x86_64::_mm_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_madd52hi_epu64.html">arch::x86_64::_mm_madd52hi_epu64</a></li><li><a href="arch/x86_64/fn._mm_madd52lo_epu64.html">arch::x86_64::_mm_madd52lo_epu64</a></li><li><a href="arch/x86_64/fn._mm_madd_epi16.html">arch::x86_64::_mm_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm_maddubs_epi16.html">arch::x86_64::_mm_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi16.html">arch::x86_64::_mm_mask2_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi32.html">arch::x86_64::_mm_mask2_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi64.html">arch::x86_64::_mm_mask2_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi8.html">arch::x86_64::_mm_mask2_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_pd.html">arch::x86_64::_mm_mask2_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_ps.html">arch::x86_64::_mm_mask2_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_pd.html">arch::x86_64::_mm_mask3_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_ps.html">arch::x86_64::_mm_mask3_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_round_sd.html">arch::x86_64::_mm_mask3_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_round_ss.html">arch::x86_64::_mm_mask3_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_sd.html">arch::x86_64::_mm_mask3_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_ss.html">arch::x86_64::_mm_mask3_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmaddsub_pd.html">arch::x86_64::_mm_mask3_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmaddsub_ps.html">arch::x86_64::_mm_mask3_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_pd.html">arch::x86_64::_mm_mask3_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_ps.html">arch::x86_64::_mm_mask3_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_round_sd.html">arch::x86_64::_mm_mask3_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_round_ss.html">arch::x86_64::_mm_mask3_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_sd.html">arch::x86_64::_mm_mask3_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_ss.html">arch::x86_64::_mm_mask3_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsubadd_pd.html">arch::x86_64::_mm_mask3_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsubadd_ps.html">arch::x86_64::_mm_mask3_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_pd.html">arch::x86_64::_mm_mask3_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_ps.html">arch::x86_64::_mm_mask3_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_round_sd.html">arch::x86_64::_mm_mask3_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_round_ss.html">arch::x86_64::_mm_mask3_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_sd.html">arch::x86_64::_mm_mask3_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_ss.html">arch::x86_64::_mm_mask3_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_pd.html">arch::x86_64::_mm_mask3_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_ps.html">arch::x86_64::_mm_mask3_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_round_sd.html">arch::x86_64::_mm_mask3_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_round_ss.html">arch::x86_64::_mm_mask3_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_sd.html">arch::x86_64::_mm_mask3_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_ss.html">arch::x86_64::_mm_mask3_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_abs_epi16.html">arch::x86_64::_mm_mask_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_abs_epi32.html">arch::x86_64::_mm_mask_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_abs_epi8.html">arch::x86_64::_mm_mask_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi16.html">arch::x86_64::_mm_mask_add_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi32.html">arch::x86_64::_mm_mask_add_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi64.html">arch::x86_64::_mm_mask_add_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi8.html">arch::x86_64::_mm_mask_add_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_add_pd.html">arch::x86_64::_mm_mask_add_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_add_ps.html">arch::x86_64::_mm_mask_add_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_add_round_sd.html">arch::x86_64::_mm_mask_add_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_add_round_ss.html">arch::x86_64::_mm_mask_add_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_add_sd.html">arch::x86_64::_mm_mask_add_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_add_ss.html">arch::x86_64::_mm_mask_add_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epi16.html">arch::x86_64::_mm_mask_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epi8.html">arch::x86_64::_mm_mask_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epu16.html">arch::x86_64::_mm_mask_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epu8.html">arch::x86_64::_mm_mask_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_alignr_epi32.html">arch::x86_64::_mm_mask_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_alignr_epi64.html">arch::x86_64::_mm_mask_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_alignr_epi8.html">arch::x86_64::_mm_mask_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_and_epi32.html">arch::x86_64::_mm_mask_and_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_and_epi64.html">arch::x86_64::_mm_mask_and_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_andnot_epi32.html">arch::x86_64::_mm_mask_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_andnot_epi64.html">arch::x86_64::_mm_mask_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_avg_epu16.html">arch::x86_64::_mm_mask_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_avg_epu8.html">arch::x86_64::_mm_mask_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_bitshuffle_epi64_mask.html">arch::x86_64::_mm_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi16.html">arch::x86_64::_mm_mask_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi32.html">arch::x86_64::_mm_mask_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi64.html">arch::x86_64::_mm_mask_blend_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi8.html">arch::x86_64::_mm_mask_blend_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_pd.html">arch::x86_64::_mm_mask_blend_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_ps.html">arch::x86_64::_mm_mask_blend_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastb_epi8.html">arch::x86_64::_mm_mask_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastd_epi32.html">arch::x86_64::_mm_mask_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastq_epi64.html">arch::x86_64::_mm_mask_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastss_ps.html">arch::x86_64::_mm_mask_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastw_epi16.html">arch::x86_64::_mm_mask_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi16_mask.html">arch::x86_64::_mm_mask_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi32_mask.html">arch::x86_64::_mm_mask_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi64_mask.html">arch::x86_64::_mm_mask_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi8_mask.html">arch::x86_64::_mm_mask_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu16_mask.html">arch::x86_64::_mm_mask_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu32_mask.html">arch::x86_64::_mm_mask_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu64_mask.html">arch::x86_64::_mm_mask_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu8_mask.html">arch::x86_64::_mm_mask_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_pd_mask.html">arch::x86_64::_mm_mask_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_ps_mask.html">arch::x86_64::_mm_mask_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_round_sd_mask.html">arch::x86_64::_mm_mask_cmp_round_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_round_ss_mask.html">arch::x86_64::_mm_mask_cmp_round_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_sd_mask.html">arch::x86_64::_mm_mask_cmp_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_ss_mask.html">arch::x86_64::_mm_mask_cmp_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi16_mask.html">arch::x86_64::_mm_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi32_mask.html">arch::x86_64::_mm_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi64_mask.html">arch::x86_64::_mm_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi8_mask.html">arch::x86_64::_mm_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu16_mask.html">arch::x86_64::_mm_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu32_mask.html">arch::x86_64::_mm_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu64_mask.html">arch::x86_64::_mm_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu8_mask.html">arch::x86_64::_mm_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi16_mask.html">arch::x86_64::_mm_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi32_mask.html">arch::x86_64::_mm_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi64_mask.html">arch::x86_64::_mm_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi8_mask.html">arch::x86_64::_mm_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu16_mask.html">arch::x86_64::_mm_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu32_mask.html">arch::x86_64::_mm_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu64_mask.html">arch::x86_64::_mm_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu8_mask.html">arch::x86_64::_mm_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi16_mask.html">arch::x86_64::_mm_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi32_mask.html">arch::x86_64::_mm_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi64_mask.html">arch::x86_64::_mm_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi8_mask.html">arch::x86_64::_mm_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu16_mask.html">arch::x86_64::_mm_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu32_mask.html">arch::x86_64::_mm_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu64_mask.html">arch::x86_64::_mm_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu8_mask.html">arch::x86_64::_mm_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi16_mask.html">arch::x86_64::_mm_mask_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi32_mask.html">arch::x86_64::_mm_mask_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi64_mask.html">arch::x86_64::_mm_mask_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi8_mask.html">arch::x86_64::_mm_mask_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu16_mask.html">arch::x86_64::_mm_mask_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu32_mask.html">arch::x86_64::_mm_mask_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu64_mask.html">arch::x86_64::_mm_mask_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu8_mask.html">arch::x86_64::_mm_mask_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi16_mask.html">arch::x86_64::_mm_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi32_mask.html">arch::x86_64::_mm_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi64_mask.html">arch::x86_64::_mm_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi8_mask.html">arch::x86_64::_mm_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu16_mask.html">arch::x86_64::_mm_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu32_mask.html">arch::x86_64::_mm_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu64_mask.html">arch::x86_64::_mm_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu8_mask.html">arch::x86_64::_mm_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi16_mask.html">arch::x86_64::_mm_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi32_mask.html">arch::x86_64::_mm_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi64_mask.html">arch::x86_64::_mm_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi8_mask.html">arch::x86_64::_mm_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu16_mask.html">arch::x86_64::_mm_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu32_mask.html">arch::x86_64::_mm_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu64_mask.html">arch::x86_64::_mm_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu8_mask.html">arch::x86_64::_mm_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi16.html">arch::x86_64::_mm_mask_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi32.html">arch::x86_64::_mm_mask_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi64.html">arch::x86_64::_mm_mask_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi8.html">arch::x86_64::_mm_mask_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_pd.html">arch::x86_64::_mm_mask_compress_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_ps.html">arch::x86_64::_mm_mask_compress_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_compressstoreu_epi16.html">arch::x86_64::_mm_mask_compressstoreu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_compressstoreu_epi32.html">arch::x86_64::_mm_mask_compressstoreu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_compressstoreu_epi64.html">arch::x86_64::_mm_mask_compressstoreu_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_compressstoreu_epi8.html">arch::x86_64::_mm_mask_compressstoreu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_compressstoreu_pd.html">arch::x86_64::_mm_mask_compressstoreu_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_compressstoreu_ps.html">arch::x86_64::_mm_mask_compressstoreu_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_conflict_epi32.html">arch::x86_64::_mm_mask_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_conflict_epi64.html">arch::x86_64::_mm_mask_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvt_roundps_ph.html">arch::x86_64::_mm_mask_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm_mask_cvt_roundsd_ss.html">arch::x86_64::_mm_mask_cvt_roundsd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_cvt_roundss_sd.html">arch::x86_64::_mm_mask_cvt_roundss_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_epi32.html">arch::x86_64::_mm_mask_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_epi64.html">arch::x86_64::_mm_mask_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_epi8.html">arch::x86_64::_mm_mask_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_storeu_epi8.html">arch::x86_64::_mm_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_epi16.html">arch::x86_64::_mm_mask_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_epi64.html">arch::x86_64::_mm_mask_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_epi8.html">arch::x86_64::_mm_mask_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_pd.html">arch::x86_64::_mm_mask_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_ps.html">arch::x86_64::_mm_mask_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_storeu_epi16.html">arch::x86_64::_mm_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_storeu_epi8.html">arch::x86_64::_mm_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_epi16.html">arch::x86_64::_mm_mask_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_epi32.html">arch::x86_64::_mm_mask_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_epi8.html">arch::x86_64::_mm_mask_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_storeu_epi16.html">arch::x86_64::_mm_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_storeu_epi32.html">arch::x86_64::_mm_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_storeu_epi8.html">arch::x86_64::_mm_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi8_epi16.html">arch::x86_64::_mm_mask_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi8_epi32.html">arch::x86_64::_mm_mask_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi8_epi64.html">arch::x86_64::_mm_mask_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu16_epi32.html">arch::x86_64::_mm_mask_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu16_epi64.html">arch::x86_64::_mm_mask_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu32_epi64.html">arch::x86_64::_mm_mask_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu32_pd.html">arch::x86_64::_mm_mask_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu8_epi16.html">arch::x86_64::_mm_mask_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu8_epi32.html">arch::x86_64::_mm_mask_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu8_epi64.html">arch::x86_64::_mm_mask_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtne2ps_pbh.html">arch::x86_64::_mm_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtpd_epi32.html">arch::x86_64::_mm_mask_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtpd_epu32.html">arch::x86_64::_mm_mask_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtpd_ps.html">arch::x86_64::_mm_mask_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtph_ps.html">arch::x86_64::_mm_mask_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtps_epi32.html">arch::x86_64::_mm_mask_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtps_epu32.html">arch::x86_64::_mm_mask_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtps_ph.html">arch::x86_64::_mm_mask_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsd_ss.html">arch::x86_64::_mm_mask_cvtsd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi16_epi8.html">arch::x86_64::_mm_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi16_storeu_epi8.html">arch::x86_64::_mm_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_epi16.html">arch::x86_64::_mm_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_epi8.html">arch::x86_64::_mm_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_storeu_epi16.html">arch::x86_64::_mm_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_storeu_epi8.html">arch::x86_64::_mm_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_epi16.html">arch::x86_64::_mm_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_epi32.html">arch::x86_64::_mm_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_epi8.html">arch::x86_64::_mm_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_storeu_epi16.html">arch::x86_64::_mm_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_storeu_epi32.html">arch::x86_64::_mm_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_storeu_epi8.html">arch::x86_64::_mm_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtss_sd.html">arch::x86_64::_mm_mask_cvtss_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttpd_epi32.html">arch::x86_64::_mm_mask_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttpd_epu32.html">arch::x86_64::_mm_mask_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttps_epi32.html">arch::x86_64::_mm_mask_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttps_epu32.html">arch::x86_64::_mm_mask_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi16_epi8.html">arch::x86_64::_mm_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi16_storeu_epi8.html">arch::x86_64::_mm_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_epi16.html">arch::x86_64::_mm_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_epi8.html">arch::x86_64::_mm_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_storeu_epi16.html">arch::x86_64::_mm_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_storeu_epi8.html">arch::x86_64::_mm_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_epi16.html">arch::x86_64::_mm_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_epi32.html">arch::x86_64::_mm_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_epi8.html">arch::x86_64::_mm_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_storeu_epi16.html">arch::x86_64::_mm_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_storeu_epi32.html">arch::x86_64::_mm_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_storeu_epi8.html">arch::x86_64::_mm_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_dbsad_epu8.html">arch::x86_64::_mm_mask_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_div_pd.html">arch::x86_64::_mm_mask_div_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_div_ps.html">arch::x86_64::_mm_mask_div_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_div_round_sd.html">arch::x86_64::_mm_mask_div_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_div_round_ss.html">arch::x86_64::_mm_mask_div_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_div_sd.html">arch::x86_64::_mm_mask_div_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_div_ss.html">arch::x86_64::_mm_mask_div_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_dpbf16_ps.html">arch::x86_64::_mm_mask_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_dpbusd_epi32.html">arch::x86_64::_mm_mask_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_dpbusds_epi32.html">arch::x86_64::_mm_mask_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_dpwssd_epi32.html">arch::x86_64::_mm_mask_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_dpwssds_epi32.html">arch::x86_64::_mm_mask_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi16.html">arch::x86_64::_mm_mask_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi32.html">arch::x86_64::_mm_mask_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi64.html">arch::x86_64::_mm_mask_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi8.html">arch::x86_64::_mm_mask_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_pd.html">arch::x86_64::_mm_mask_expand_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_ps.html">arch::x86_64::_mm_mask_expand_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_expandloadu_epi16.html">arch::x86_64::_mm_mask_expandloadu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_expandloadu_epi32.html">arch::x86_64::_mm_mask_expandloadu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_expandloadu_epi64.html">arch::x86_64::_mm_mask_expandloadu_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_expandloadu_epi8.html">arch::x86_64::_mm_mask_expandloadu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_expandloadu_pd.html">arch::x86_64::_mm_mask_expandloadu_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_expandloadu_ps.html">arch::x86_64::_mm_mask_expandloadu_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_pd.html">arch::x86_64::_mm_mask_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_ps.html">arch::x86_64::_mm_mask_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_round_sd.html">arch::x86_64::_mm_mask_fixupimm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_round_ss.html">arch::x86_64::_mm_mask_fixupimm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_sd.html">arch::x86_64::_mm_mask_fixupimm_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_ss.html">arch::x86_64::_mm_mask_fixupimm_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_pd.html">arch::x86_64::_mm_mask_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_ps.html">arch::x86_64::_mm_mask_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_round_sd.html">arch::x86_64::_mm_mask_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_round_ss.html">arch::x86_64::_mm_mask_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_sd.html">arch::x86_64::_mm_mask_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_ss.html">arch::x86_64::_mm_mask_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmaddsub_pd.html">arch::x86_64::_mm_mask_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmaddsub_ps.html">arch::x86_64::_mm_mask_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_pd.html">arch::x86_64::_mm_mask_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_ps.html">arch::x86_64::_mm_mask_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_round_sd.html">arch::x86_64::_mm_mask_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_round_ss.html">arch::x86_64::_mm_mask_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_sd.html">arch::x86_64::_mm_mask_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_ss.html">arch::x86_64::_mm_mask_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsubadd_pd.html">arch::x86_64::_mm_mask_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsubadd_ps.html">arch::x86_64::_mm_mask_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_pd.html">arch::x86_64::_mm_mask_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_ps.html">arch::x86_64::_mm_mask_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_round_sd.html">arch::x86_64::_mm_mask_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_round_ss.html">arch::x86_64::_mm_mask_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_sd.html">arch::x86_64::_mm_mask_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_ss.html">arch::x86_64::_mm_mask_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_pd.html">arch::x86_64::_mm_mask_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_ps.html">arch::x86_64::_mm_mask_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_round_sd.html">arch::x86_64::_mm_mask_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_round_ss.html">arch::x86_64::_mm_mask_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_sd.html">arch::x86_64::_mm_mask_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_ss.html">arch::x86_64::_mm_mask_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_pd.html">arch::x86_64::_mm_mask_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_ps.html">arch::x86_64::_mm_mask_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_round_sd.html">arch::x86_64::_mm_mask_getexp_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_round_ss.html">arch::x86_64::_mm_mask_getexp_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_sd.html">arch::x86_64::_mm_mask_getexp_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_ss.html">arch::x86_64::_mm_mask_getexp_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_pd.html">arch::x86_64::_mm_mask_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_ps.html">arch::x86_64::_mm_mask_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_round_sd.html">arch::x86_64::_mm_mask_getmant_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_round_ss.html">arch::x86_64::_mm_mask_getmant_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_sd.html">arch::x86_64::_mm_mask_getmant_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_ss.html">arch::x86_64::_mm_mask_getmant_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_gf2p8mul_epi8.html">arch::x86_64::_mm_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_epi32.html">arch::x86_64::_mm_mask_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_epi64.html">arch::x86_64::_mm_mask_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_pd.html">arch::x86_64::_mm_mask_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_ps.html">arch::x86_64::_mm_mask_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_epi32.html">arch::x86_64::_mm_mask_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_epi64.html">arch::x86_64::_mm_mask_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_pd.html">arch::x86_64::_mm_mask_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_ps.html">arch::x86_64::_mm_mask_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_load_epi32.html">arch::x86_64::_mm_mask_load_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_load_epi64.html">arch::x86_64::_mm_mask_load_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_load_pd.html">arch::x86_64::_mm_mask_load_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_load_ps.html">arch::x86_64::_mm_mask_load_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_loadu_epi16.html">arch::x86_64::_mm_mask_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_loadu_epi32.html">arch::x86_64::_mm_mask_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_loadu_epi64.html">arch::x86_64::_mm_mask_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_loadu_epi8.html">arch::x86_64::_mm_mask_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_loadu_pd.html">arch::x86_64::_mm_mask_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_loadu_ps.html">arch::x86_64::_mm_mask_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_lzcnt_epi32.html">arch::x86_64::_mm_mask_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_lzcnt_epi64.html">arch::x86_64::_mm_mask_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_madd_epi16.html">arch::x86_64::_mm_mask_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_maddubs_epi16.html">arch::x86_64::_mm_mask_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi16.html">arch::x86_64::_mm_mask_max_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi32.html">arch::x86_64::_mm_mask_max_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi64.html">arch::x86_64::_mm_mask_max_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi8.html">arch::x86_64::_mm_mask_max_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu16.html">arch::x86_64::_mm_mask_max_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu32.html">arch::x86_64::_mm_mask_max_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu64.html">arch::x86_64::_mm_mask_max_epu64</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu8.html">arch::x86_64::_mm_mask_max_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_max_pd.html">arch::x86_64::_mm_mask_max_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_max_ps.html">arch::x86_64::_mm_mask_max_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_max_round_sd.html">arch::x86_64::_mm_mask_max_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_max_round_ss.html">arch::x86_64::_mm_mask_max_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_max_sd.html">arch::x86_64::_mm_mask_max_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_max_ss.html">arch::x86_64::_mm_mask_max_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epi16.html">arch::x86_64::_mm_mask_min_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epi32.html">arch::x86_64::_mm_mask_min_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epi8.html">arch::x86_64::_mm_mask_min_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu16.html">arch::x86_64::_mm_mask_min_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu32.html">arch::x86_64::_mm_mask_min_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu64.html">arch::x86_64::_mm_mask_min_epu64</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu8.html">arch::x86_64::_mm_mask_min_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_min_pd.html">arch::x86_64::_mm_mask_min_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_min_ps.html">arch::x86_64::_mm_mask_min_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_min_round_sd.html">arch::x86_64::_mm_mask_min_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_min_round_ss.html">arch::x86_64::_mm_mask_min_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_min_sd.html">arch::x86_64::_mm_mask_min_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_min_ss.html">arch::x86_64::_mm_mask_min_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi16.html">arch::x86_64::_mm_mask_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi32.html">arch::x86_64::_mm_mask_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi64.html">arch::x86_64::_mm_mask_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi8.html">arch::x86_64::_mm_mask_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_pd.html">arch::x86_64::_mm_mask_mov_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_ps.html">arch::x86_64::_mm_mask_mov_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_move_sd.html">arch::x86_64::_mm_mask_move_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_move_ss.html">arch::x86_64::_mm_mask_move_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_movedup_pd.html">arch::x86_64::_mm_mask_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_movehdup_ps.html">arch::x86_64::_mm_mask_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_moveldup_ps.html">arch::x86_64::_mm_mask_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_epi32.html">arch::x86_64::_mm_mask_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_epu32.html">arch::x86_64::_mm_mask_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_pd.html">arch::x86_64::_mm_mask_mul_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_ps.html">arch::x86_64::_mm_mask_mul_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_round_sd.html">arch::x86_64::_mm_mask_mul_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_round_ss.html">arch::x86_64::_mm_mask_mul_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_sd.html">arch::x86_64::_mm_mask_mul_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_ss.html">arch::x86_64::_mm_mask_mul_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_mulhi_epi16.html">arch::x86_64::_mm_mask_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mulhi_epu16.html">arch::x86_64::_mm_mask_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_mulhrs_epi16.html">arch::x86_64::_mm_mask_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mullo_epi16.html">arch::x86_64::_mm_mask_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mullo_epi32.html">arch::x86_64::_mm_mask_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_multishift_epi64_epi8.html">arch::x86_64::_mm_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_or_epi32.html">arch::x86_64::_mm_mask_or_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_or_epi64.html">arch::x86_64::_mm_mask_or_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_packs_epi16.html">arch::x86_64::_mm_mask_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_packs_epi32.html">arch::x86_64::_mm_mask_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_packus_epi16.html">arch::x86_64::_mm_mask_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_packus_epi32.html">arch::x86_64::_mm_mask_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_permute_pd.html">arch::x86_64::_mm_mask_permute_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_permute_ps.html">arch::x86_64::_mm_mask_permute_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_permutevar_pd.html">arch::x86_64::_mm_mask_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_permutevar_ps.html">arch::x86_64::_mm_mask_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi16.html">arch::x86_64::_mm_mask_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi32.html">arch::x86_64::_mm_mask_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi64.html">arch::x86_64::_mm_mask_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi8.html">arch::x86_64::_mm_mask_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_pd.html">arch::x86_64::_mm_mask_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_ps.html">arch::x86_64::_mm_mask_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_permutexvar_epi16.html">arch::x86_64::_mm_mask_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_permutexvar_epi8.html">arch::x86_64::_mm_mask_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi16.html">arch::x86_64::_mm_mask_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi32.html">arch::x86_64::_mm_mask_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi64.html">arch::x86_64::_mm_mask_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi8.html">arch::x86_64::_mm_mask_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_pd.html">arch::x86_64::_mm_mask_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_ps.html">arch::x86_64::_mm_mask_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_sd.html">arch::x86_64::_mm_mask_rcp14_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_ss.html">arch::x86_64::_mm_mask_rcp14_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_rol_epi32.html">arch::x86_64::_mm_mask_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_rol_epi64.html">arch::x86_64::_mm_mask_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_rolv_epi32.html">arch::x86_64::_mm_mask_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_rolv_epi64.html">arch::x86_64::_mm_mask_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_ror_epi32.html">arch::x86_64::_mm_mask_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_ror_epi64.html">arch::x86_64::_mm_mask_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_rorv_epi32.html">arch::x86_64::_mm_mask_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_rorv_epi64.html">arch::x86_64::_mm_mask_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_pd.html">arch::x86_64::_mm_mask_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_ps.html">arch::x86_64::_mm_mask_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_round_sd.html">arch::x86_64::_mm_mask_roundscale_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_round_ss.html">arch::x86_64::_mm_mask_roundscale_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_sd.html">arch::x86_64::_mm_mask_roundscale_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_ss.html">arch::x86_64::_mm_mask_roundscale_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_pd.html">arch::x86_64::_mm_mask_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_ps.html">arch::x86_64::_mm_mask_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_sd.html">arch::x86_64::_mm_mask_rsqrt14_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_ss.html">arch::x86_64::_mm_mask_rsqrt14_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_pd.html">arch::x86_64::_mm_mask_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_ps.html">arch::x86_64::_mm_mask_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_round_sd.html">arch::x86_64::_mm_mask_scalef_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_round_ss.html">arch::x86_64::_mm_mask_scalef_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_sd.html">arch::x86_64::_mm_mask_scalef_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_ss.html">arch::x86_64::_mm_mask_scalef_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi16.html">arch::x86_64::_mm_mask_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi32.html">arch::x86_64::_mm_mask_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi64.html">arch::x86_64::_mm_mask_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi8.html">arch::x86_64::_mm_mask_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_shldi_epi16.html">arch::x86_64::_mm_mask_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shldi_epi32.html">arch::x86_64::_mm_mask_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shldi_epi64.html">arch::x86_64::_mm_mask_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shldv_epi16.html">arch::x86_64::_mm_mask_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shldv_epi32.html">arch::x86_64::_mm_mask_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shldv_epi64.html">arch::x86_64::_mm_mask_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdi_epi16.html">arch::x86_64::_mm_mask_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdi_epi32.html">arch::x86_64::_mm_mask_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdi_epi64.html">arch::x86_64::_mm_mask_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdv_epi16.html">arch::x86_64::_mm_mask_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdv_epi32.html">arch::x86_64::_mm_mask_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdv_epi64.html">arch::x86_64::_mm_mask_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_epi32.html">arch::x86_64::_mm_mask_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_epi8.html">arch::x86_64::_mm_mask_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_pd.html">arch::x86_64::_mm_mask_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_ps.html">arch::x86_64::_mm_mask_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_shufflehi_epi16.html">arch::x86_64::_mm_mask_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shufflelo_epi16.html">arch::x86_64::_mm_mask_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sll_epi16.html">arch::x86_64::_mm_mask_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sll_epi32.html">arch::x86_64::_mm_mask_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sll_epi64.html">arch::x86_64::_mm_mask_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_slli_epi16.html">arch::x86_64::_mm_mask_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_slli_epi32.html">arch::x86_64::_mm_mask_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_slli_epi64.html">arch::x86_64::_mm_mask_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_sllv_epi16.html">arch::x86_64::_mm_mask_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sllv_epi32.html">arch::x86_64::_mm_mask_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sllv_epi64.html">arch::x86_64::_mm_mask_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_pd.html">arch::x86_64::_mm_mask_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_ps.html">arch::x86_64::_mm_mask_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_round_sd.html">arch::x86_64::_mm_mask_sqrt_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_round_ss.html">arch::x86_64::_mm_mask_sqrt_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_sd.html">arch::x86_64::_mm_mask_sqrt_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_ss.html">arch::x86_64::_mm_mask_sqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_sra_epi16.html">arch::x86_64::_mm_mask_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sra_epi32.html">arch::x86_64::_mm_mask_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sra_epi64.html">arch::x86_64::_mm_mask_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srai_epi16.html">arch::x86_64::_mm_mask_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srai_epi32.html">arch::x86_64::_mm_mask_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srai_epi64.html">arch::x86_64::_mm_mask_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srav_epi16.html">arch::x86_64::_mm_mask_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srav_epi32.html">arch::x86_64::_mm_mask_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srav_epi64.html">arch::x86_64::_mm_mask_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srl_epi16.html">arch::x86_64::_mm_mask_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srl_epi32.html">arch::x86_64::_mm_mask_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srl_epi64.html">arch::x86_64::_mm_mask_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srli_epi16.html">arch::x86_64::_mm_mask_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srli_epi32.html">arch::x86_64::_mm_mask_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srli_epi64.html">arch::x86_64::_mm_mask_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srlv_epi16.html">arch::x86_64::_mm_mask_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srlv_epi32.html">arch::x86_64::_mm_mask_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srlv_epi64.html">arch::x86_64::_mm_mask_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_store_epi32.html">arch::x86_64::_mm_mask_store_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_store_epi64.html">arch::x86_64::_mm_mask_store_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_store_pd.html">arch::x86_64::_mm_mask_store_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_store_ps.html">arch::x86_64::_mm_mask_store_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_storeu_epi16.html">arch::x86_64::_mm_mask_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_storeu_epi32.html">arch::x86_64::_mm_mask_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_storeu_epi64.html">arch::x86_64::_mm_mask_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_storeu_epi8.html">arch::x86_64::_mm_mask_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_storeu_pd.html">arch::x86_64::_mm_mask_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_storeu_ps.html">arch::x86_64::_mm_mask_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi16.html">arch::x86_64::_mm_mask_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi32.html">arch::x86_64::_mm_mask_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi64.html">arch::x86_64::_mm_mask_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi8.html">arch::x86_64::_mm_mask_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_pd.html">arch::x86_64::_mm_mask_sub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_ps.html">arch::x86_64::_mm_mask_sub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_round_sd.html">arch::x86_64::_mm_mask_sub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_round_ss.html">arch::x86_64::_mm_mask_sub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_sd.html">arch::x86_64::_mm_mask_sub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_ss.html">arch::x86_64::_mm_mask_sub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epi16.html">arch::x86_64::_mm_mask_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epi8.html">arch::x86_64::_mm_mask_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epu16.html">arch::x86_64::_mm_mask_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epu8.html">arch::x86_64::_mm_mask_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_ternarylogic_epi32.html">arch::x86_64::_mm_mask_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_ternarylogic_epi64.html">arch::x86_64::_mm_mask_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi16_mask.html">arch::x86_64::_mm_mask_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi32_mask.html">arch::x86_64::_mm_mask_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi64_mask.html">arch::x86_64::_mm_mask_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi8_mask.html">arch::x86_64::_mm_mask_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi16_mask.html">arch::x86_64::_mm_mask_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi32_mask.html">arch::x86_64::_mm_mask_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi64_mask.html">arch::x86_64::_mm_mask_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi8_mask.html">arch::x86_64::_mm_mask_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi16.html">arch::x86_64::_mm_mask_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi32.html">arch::x86_64::_mm_mask_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi64.html">arch::x86_64::_mm_mask_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi8.html">arch::x86_64::_mm_mask_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_pd.html">arch::x86_64::_mm_mask_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_ps.html">arch::x86_64::_mm_mask_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi16.html">arch::x86_64::_mm_mask_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi32.html">arch::x86_64::_mm_mask_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi64.html">arch::x86_64::_mm_mask_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi8.html">arch::x86_64::_mm_mask_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_pd.html">arch::x86_64::_mm_mask_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_ps.html">arch::x86_64::_mm_mask_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_xor_epi32.html">arch::x86_64::_mm_mask_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_xor_epi64.html">arch::x86_64::_mm_mask_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskload_epi32.html">arch::x86_64::_mm_maskload_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskload_epi64.html">arch::x86_64::_mm_maskload_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskload_pd.html">arch::x86_64::_mm_maskload_pd</a></li><li><a href="arch/x86_64/fn._mm_maskload_ps.html">arch::x86_64::_mm_maskload_ps</a></li><li><a href="arch/x86_64/fn._mm_maskmoveu_si128.html">arch::x86_64::_mm_maskmoveu_si128</a></li><li><a href="arch/x86_64/fn._mm_maskstore_epi32.html">arch::x86_64::_mm_maskstore_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskstore_epi64.html">arch::x86_64::_mm_maskstore_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskstore_pd.html">arch::x86_64::_mm_maskstore_pd</a></li><li><a href="arch/x86_64/fn._mm_maskstore_ps.html">arch::x86_64::_mm_maskstore_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_abs_epi16.html">arch::x86_64::_mm_maskz_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_abs_epi32.html">arch::x86_64::_mm_maskz_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_abs_epi8.html">arch::x86_64::_mm_maskz_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi16.html">arch::x86_64::_mm_maskz_add_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi32.html">arch::x86_64::_mm_maskz_add_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi64.html">arch::x86_64::_mm_maskz_add_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi8.html">arch::x86_64::_mm_maskz_add_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_pd.html">arch::x86_64::_mm_maskz_add_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_ps.html">arch::x86_64::_mm_maskz_add_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_round_sd.html">arch::x86_64::_mm_maskz_add_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_round_ss.html">arch::x86_64::_mm_maskz_add_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_sd.html">arch::x86_64::_mm_maskz_add_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_ss.html">arch::x86_64::_mm_maskz_add_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epi16.html">arch::x86_64::_mm_maskz_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epi8.html">arch::x86_64::_mm_maskz_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epu16.html">arch::x86_64::_mm_maskz_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epu8.html">arch::x86_64::_mm_maskz_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_alignr_epi32.html">arch::x86_64::_mm_maskz_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_alignr_epi64.html">arch::x86_64::_mm_maskz_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_alignr_epi8.html">arch::x86_64::_mm_maskz_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_and_epi32.html">arch::x86_64::_mm_maskz_and_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_and_epi64.html">arch::x86_64::_mm_maskz_and_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_andnot_epi32.html">arch::x86_64::_mm_maskz_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_andnot_epi64.html">arch::x86_64::_mm_maskz_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_avg_epu16.html">arch::x86_64::_mm_maskz_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_avg_epu8.html">arch::x86_64::_mm_maskz_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastb_epi8.html">arch::x86_64::_mm_maskz_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastd_epi32.html">arch::x86_64::_mm_maskz_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastq_epi64.html">arch::x86_64::_mm_maskz_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastss_ps.html">arch::x86_64::_mm_maskz_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastw_epi16.html">arch::x86_64::_mm_maskz_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi16.html">arch::x86_64::_mm_maskz_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi32.html">arch::x86_64::_mm_maskz_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi64.html">arch::x86_64::_mm_maskz_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi8.html">arch::x86_64::_mm_maskz_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_pd.html">arch::x86_64::_mm_maskz_compress_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_ps.html">arch::x86_64::_mm_maskz_compress_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_conflict_epi32.html">arch::x86_64::_mm_maskz_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_conflict_epi64.html">arch::x86_64::_mm_maskz_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvt_roundps_ph.html">arch::x86_64::_mm_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvt_roundsd_ss.html">arch::x86_64::_mm_maskz_cvt_roundsd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvt_roundss_sd.html">arch::x86_64::_mm_maskz_cvt_roundss_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi16_epi32.html">arch::x86_64::_mm_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi16_epi64.html">arch::x86_64::_mm_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi16_epi8.html">arch::x86_64::_mm_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_epi16.html">arch::x86_64::_mm_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_epi64.html">arch::x86_64::_mm_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_epi8.html">arch::x86_64::_mm_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_pd.html">arch::x86_64::_mm_maskz_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_ps.html">arch::x86_64::_mm_maskz_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi64_epi16.html">arch::x86_64::_mm_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi64_epi32.html">arch::x86_64::_mm_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi64_epi8.html">arch::x86_64::_mm_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi8_epi16.html">arch::x86_64::_mm_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi8_epi32.html">arch::x86_64::_mm_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi8_epi64.html">arch::x86_64::_mm_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu16_epi32.html">arch::x86_64::_mm_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu16_epi64.html">arch::x86_64::_mm_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu32_epi64.html">arch::x86_64::_mm_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu32_pd.html">arch::x86_64::_mm_maskz_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu8_epi16.html">arch::x86_64::_mm_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu8_epi32.html">arch::x86_64::_mm_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu8_epi64.html">arch::x86_64::_mm_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtne2ps_pbh.html">arch::x86_64::_mm_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtpd_epi32.html">arch::x86_64::_mm_maskz_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtpd_epu32.html">arch::x86_64::_mm_maskz_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtpd_ps.html">arch::x86_64::_mm_maskz_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtph_ps.html">arch::x86_64::_mm_maskz_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtps_epi32.html">arch::x86_64::_mm_maskz_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtps_epu32.html">arch::x86_64::_mm_maskz_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtps_ph.html">arch::x86_64::_mm_maskz_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsd_ss.html">arch::x86_64::_mm_maskz_cvtsd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi16_epi8.html">arch::x86_64::_mm_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi32_epi16.html">arch::x86_64::_mm_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi32_epi8.html">arch::x86_64::_mm_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi64_epi16.html">arch::x86_64::_mm_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi64_epi32.html">arch::x86_64::_mm_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi64_epi8.html">arch::x86_64::_mm_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtss_sd.html">arch::x86_64::_mm_maskz_cvtss_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttpd_epi32.html">arch::x86_64::_mm_maskz_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttpd_epu32.html">arch::x86_64::_mm_maskz_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttps_epi32.html">arch::x86_64::_mm_maskz_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttps_epu32.html">arch::x86_64::_mm_maskz_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi16_epi8.html">arch::x86_64::_mm_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi32_epi16.html">arch::x86_64::_mm_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi32_epi8.html">arch::x86_64::_mm_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi64_epi16.html">arch::x86_64::_mm_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi64_epi32.html">arch::x86_64::_mm_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi64_epi8.html">arch::x86_64::_mm_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_dbsad_epu8.html">arch::x86_64::_mm_maskz_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_pd.html">arch::x86_64::_mm_maskz_div_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_ps.html">arch::x86_64::_mm_maskz_div_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_round_sd.html">arch::x86_64::_mm_maskz_div_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_round_ss.html">arch::x86_64::_mm_maskz_div_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_sd.html">arch::x86_64::_mm_maskz_div_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_ss.html">arch::x86_64::_mm_maskz_div_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpbf16_ps.html">arch::x86_64::_mm_maskz_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpbusd_epi32.html">arch::x86_64::_mm_maskz_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpbusds_epi32.html">arch::x86_64::_mm_maskz_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpwssd_epi32.html">arch::x86_64::_mm_maskz_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpwssds_epi32.html">arch::x86_64::_mm_maskz_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi16.html">arch::x86_64::_mm_maskz_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi32.html">arch::x86_64::_mm_maskz_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi64.html">arch::x86_64::_mm_maskz_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi8.html">arch::x86_64::_mm_maskz_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_pd.html">arch::x86_64::_mm_maskz_expand_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_ps.html">arch::x86_64::_mm_maskz_expand_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_expandloadu_epi16.html">arch::x86_64::_mm_maskz_expandloadu_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_expandloadu_epi32.html">arch::x86_64::_mm_maskz_expandloadu_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_expandloadu_epi64.html">arch::x86_64::_mm_maskz_expandloadu_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_expandloadu_epi8.html">arch::x86_64::_mm_maskz_expandloadu_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_expandloadu_pd.html">arch::x86_64::_mm_maskz_expandloadu_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_expandloadu_ps.html">arch::x86_64::_mm_maskz_expandloadu_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_pd.html">arch::x86_64::_mm_maskz_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_ps.html">arch::x86_64::_mm_maskz_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_round_sd.html">arch::x86_64::_mm_maskz_fixupimm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_round_ss.html">arch::x86_64::_mm_maskz_fixupimm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_sd.html">arch::x86_64::_mm_maskz_fixupimm_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_ss.html">arch::x86_64::_mm_maskz_fixupimm_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_pd.html">arch::x86_64::_mm_maskz_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_ps.html">arch::x86_64::_mm_maskz_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_round_sd.html">arch::x86_64::_mm_maskz_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_round_ss.html">arch::x86_64::_mm_maskz_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_sd.html">arch::x86_64::_mm_maskz_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_ss.html">arch::x86_64::_mm_maskz_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmaddsub_pd.html">arch::x86_64::_mm_maskz_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmaddsub_ps.html">arch::x86_64::_mm_maskz_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_pd.html">arch::x86_64::_mm_maskz_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_ps.html">arch::x86_64::_mm_maskz_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_round_sd.html">arch::x86_64::_mm_maskz_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_round_ss.html">arch::x86_64::_mm_maskz_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_sd.html">arch::x86_64::_mm_maskz_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_ss.html">arch::x86_64::_mm_maskz_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsubadd_pd.html">arch::x86_64::_mm_maskz_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsubadd_ps.html">arch::x86_64::_mm_maskz_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_pd.html">arch::x86_64::_mm_maskz_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_ps.html">arch::x86_64::_mm_maskz_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_round_sd.html">arch::x86_64::_mm_maskz_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_round_ss.html">arch::x86_64::_mm_maskz_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_sd.html">arch::x86_64::_mm_maskz_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_ss.html">arch::x86_64::_mm_maskz_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_pd.html">arch::x86_64::_mm_maskz_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_ps.html">arch::x86_64::_mm_maskz_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_round_sd.html">arch::x86_64::_mm_maskz_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_round_ss.html">arch::x86_64::_mm_maskz_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_sd.html">arch::x86_64::_mm_maskz_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_ss.html">arch::x86_64::_mm_maskz_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_pd.html">arch::x86_64::_mm_maskz_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_ps.html">arch::x86_64::_mm_maskz_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_round_sd.html">arch::x86_64::_mm_maskz_getexp_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_round_ss.html">arch::x86_64::_mm_maskz_getexp_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_sd.html">arch::x86_64::_mm_maskz_getexp_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_ss.html">arch::x86_64::_mm_maskz_getexp_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_pd.html">arch::x86_64::_mm_maskz_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_ps.html">arch::x86_64::_mm_maskz_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_round_sd.html">arch::x86_64::_mm_maskz_getmant_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_round_ss.html">arch::x86_64::_mm_maskz_getmant_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_sd.html">arch::x86_64::_mm_maskz_getmant_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_ss.html">arch::x86_64::_mm_maskz_getmant_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_gf2p8mul_epi8.html">arch::x86_64::_mm_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_load_epi32.html">arch::x86_64::_mm_maskz_load_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_load_epi64.html">arch::x86_64::_mm_maskz_load_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_load_pd.html">arch::x86_64::_mm_maskz_load_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_load_ps.html">arch::x86_64::_mm_maskz_load_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_loadu_epi16.html">arch::x86_64::_mm_maskz_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_loadu_epi32.html">arch::x86_64::_mm_maskz_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_loadu_epi64.html">arch::x86_64::_mm_maskz_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_loadu_epi8.html">arch::x86_64::_mm_maskz_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_loadu_pd.html">arch::x86_64::_mm_maskz_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_loadu_ps.html">arch::x86_64::_mm_maskz_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_lzcnt_epi32.html">arch::x86_64::_mm_maskz_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_lzcnt_epi64.html">arch::x86_64::_mm_maskz_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_madd_epi16.html">arch::x86_64::_mm_maskz_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_maddubs_epi16.html">arch::x86_64::_mm_maskz_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi16.html">arch::x86_64::_mm_maskz_max_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi32.html">arch::x86_64::_mm_maskz_max_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi64.html">arch::x86_64::_mm_maskz_max_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi8.html">arch::x86_64::_mm_maskz_max_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu16.html">arch::x86_64::_mm_maskz_max_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu32.html">arch::x86_64::_mm_maskz_max_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu64.html">arch::x86_64::_mm_maskz_max_epu64</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu8.html">arch::x86_64::_mm_maskz_max_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_pd.html">arch::x86_64::_mm_maskz_max_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_ps.html">arch::x86_64::_mm_maskz_max_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_round_sd.html">arch::x86_64::_mm_maskz_max_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_round_ss.html">arch::x86_64::_mm_maskz_max_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_sd.html">arch::x86_64::_mm_maskz_max_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_ss.html">arch::x86_64::_mm_maskz_max_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epi16.html">arch::x86_64::_mm_maskz_min_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epi32.html">arch::x86_64::_mm_maskz_min_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epi8.html">arch::x86_64::_mm_maskz_min_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu16.html">arch::x86_64::_mm_maskz_min_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu32.html">arch::x86_64::_mm_maskz_min_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu64.html">arch::x86_64::_mm_maskz_min_epu64</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu8.html">arch::x86_64::_mm_maskz_min_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_pd.html">arch::x86_64::_mm_maskz_min_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_ps.html">arch::x86_64::_mm_maskz_min_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_round_sd.html">arch::x86_64::_mm_maskz_min_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_round_ss.html">arch::x86_64::_mm_maskz_min_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_sd.html">arch::x86_64::_mm_maskz_min_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_ss.html">arch::x86_64::_mm_maskz_min_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi16.html">arch::x86_64::_mm_maskz_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi32.html">arch::x86_64::_mm_maskz_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi64.html">arch::x86_64::_mm_maskz_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi8.html">arch::x86_64::_mm_maskz_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_pd.html">arch::x86_64::_mm_maskz_mov_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_ps.html">arch::x86_64::_mm_maskz_mov_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_move_sd.html">arch::x86_64::_mm_maskz_move_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_move_ss.html">arch::x86_64::_mm_maskz_move_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_movedup_pd.html">arch::x86_64::_mm_maskz_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_movehdup_ps.html">arch::x86_64::_mm_maskz_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_moveldup_ps.html">arch::x86_64::_mm_maskz_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_epi32.html">arch::x86_64::_mm_maskz_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_epu32.html">arch::x86_64::_mm_maskz_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_pd.html">arch::x86_64::_mm_maskz_mul_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_ps.html">arch::x86_64::_mm_maskz_mul_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_round_sd.html">arch::x86_64::_mm_maskz_mul_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_round_ss.html">arch::x86_64::_mm_maskz_mul_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_sd.html">arch::x86_64::_mm_maskz_mul_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_ss.html">arch::x86_64::_mm_maskz_mul_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_mulhi_epi16.html">arch::x86_64::_mm_maskz_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mulhi_epu16.html">arch::x86_64::_mm_maskz_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mulhrs_epi16.html">arch::x86_64::_mm_maskz_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mullo_epi16.html">arch::x86_64::_mm_maskz_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mullo_epi32.html">arch::x86_64::_mm_maskz_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_multishift_epi64_epi8.html">arch::x86_64::_mm_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_or_epi32.html">arch::x86_64::_mm_maskz_or_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_or_epi64.html">arch::x86_64::_mm_maskz_or_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_packs_epi16.html">arch::x86_64::_mm_maskz_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_packs_epi32.html">arch::x86_64::_mm_maskz_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_packus_epi16.html">arch::x86_64::_mm_maskz_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_packus_epi32.html">arch::x86_64::_mm_maskz_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_permute_pd.html">arch::x86_64::_mm_maskz_permute_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_permute_ps.html">arch::x86_64::_mm_maskz_permute_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutevar_pd.html">arch::x86_64::_mm_maskz_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutevar_ps.html">arch::x86_64::_mm_maskz_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi16.html">arch::x86_64::_mm_maskz_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi32.html">arch::x86_64::_mm_maskz_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi64.html">arch::x86_64::_mm_maskz_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi8.html">arch::x86_64::_mm_maskz_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_pd.html">arch::x86_64::_mm_maskz_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_ps.html">arch::x86_64::_mm_maskz_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutexvar_epi16.html">arch::x86_64::_mm_maskz_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutexvar_epi8.html">arch::x86_64::_mm_maskz_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi16.html">arch::x86_64::_mm_maskz_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi32.html">arch::x86_64::_mm_maskz_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi64.html">arch::x86_64::_mm_maskz_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi8.html">arch::x86_64::_mm_maskz_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_pd.html">arch::x86_64::_mm_maskz_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_ps.html">arch::x86_64::_mm_maskz_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_sd.html">arch::x86_64::_mm_maskz_rcp14_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_ss.html">arch::x86_64::_mm_maskz_rcp14_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_rol_epi32.html">arch::x86_64::_mm_maskz_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_rol_epi64.html">arch::x86_64::_mm_maskz_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_rolv_epi32.html">arch::x86_64::_mm_maskz_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_rolv_epi64.html">arch::x86_64::_mm_maskz_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_ror_epi32.html">arch::x86_64::_mm_maskz_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_ror_epi64.html">arch::x86_64::_mm_maskz_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_rorv_epi32.html">arch::x86_64::_mm_maskz_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_rorv_epi64.html">arch::x86_64::_mm_maskz_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_pd.html">arch::x86_64::_mm_maskz_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_ps.html">arch::x86_64::_mm_maskz_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_round_sd.html">arch::x86_64::_mm_maskz_roundscale_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_round_ss.html">arch::x86_64::_mm_maskz_roundscale_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_sd.html">arch::x86_64::_mm_maskz_roundscale_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_ss.html">arch::x86_64::_mm_maskz_roundscale_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_pd.html">arch::x86_64::_mm_maskz_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_ps.html">arch::x86_64::_mm_maskz_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_sd.html">arch::x86_64::_mm_maskz_rsqrt14_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_ss.html">arch::x86_64::_mm_maskz_rsqrt14_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_pd.html">arch::x86_64::_mm_maskz_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_ps.html">arch::x86_64::_mm_maskz_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_round_sd.html">arch::x86_64::_mm_maskz_scalef_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_round_ss.html">arch::x86_64::_mm_maskz_scalef_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_sd.html">arch::x86_64::_mm_maskz_scalef_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_ss.html">arch::x86_64::_mm_maskz_scalef_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi16.html">arch::x86_64::_mm_maskz_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi32.html">arch::x86_64::_mm_maskz_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi64.html">arch::x86_64::_mm_maskz_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi8.html">arch::x86_64::_mm_maskz_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldi_epi16.html">arch::x86_64::_mm_maskz_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldi_epi32.html">arch::x86_64::_mm_maskz_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldi_epi64.html">arch::x86_64::_mm_maskz_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldv_epi16.html">arch::x86_64::_mm_maskz_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldv_epi32.html">arch::x86_64::_mm_maskz_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldv_epi64.html">arch::x86_64::_mm_maskz_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdi_epi16.html">arch::x86_64::_mm_maskz_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdi_epi32.html">arch::x86_64::_mm_maskz_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdi_epi64.html">arch::x86_64::_mm_maskz_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdv_epi16.html">arch::x86_64::_mm_maskz_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdv_epi32.html">arch::x86_64::_mm_maskz_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdv_epi64.html">arch::x86_64::_mm_maskz_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_epi32.html">arch::x86_64::_mm_maskz_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_epi8.html">arch::x86_64::_mm_maskz_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_pd.html">arch::x86_64::_mm_maskz_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_ps.html">arch::x86_64::_mm_maskz_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_shufflehi_epi16.html">arch::x86_64::_mm_maskz_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shufflelo_epi16.html">arch::x86_64::_mm_maskz_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sll_epi16.html">arch::x86_64::_mm_maskz_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sll_epi32.html">arch::x86_64::_mm_maskz_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sll_epi64.html">arch::x86_64::_mm_maskz_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_slli_epi16.html">arch::x86_64::_mm_maskz_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_slli_epi32.html">arch::x86_64::_mm_maskz_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_slli_epi64.html">arch::x86_64::_mm_maskz_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sllv_epi16.html">arch::x86_64::_mm_maskz_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sllv_epi32.html">arch::x86_64::_mm_maskz_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sllv_epi64.html">arch::x86_64::_mm_maskz_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_pd.html">arch::x86_64::_mm_maskz_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_ps.html">arch::x86_64::_mm_maskz_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_round_sd.html">arch::x86_64::_mm_maskz_sqrt_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_round_ss.html">arch::x86_64::_mm_maskz_sqrt_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_sd.html">arch::x86_64::_mm_maskz_sqrt_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_ss.html">arch::x86_64::_mm_maskz_sqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_sra_epi16.html">arch::x86_64::_mm_maskz_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sra_epi32.html">arch::x86_64::_mm_maskz_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sra_epi64.html">arch::x86_64::_mm_maskz_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srai_epi16.html">arch::x86_64::_mm_maskz_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srai_epi32.html">arch::x86_64::_mm_maskz_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srai_epi64.html">arch::x86_64::_mm_maskz_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srav_epi16.html">arch::x86_64::_mm_maskz_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srav_epi32.html">arch::x86_64::_mm_maskz_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srav_epi64.html">arch::x86_64::_mm_maskz_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srl_epi16.html">arch::x86_64::_mm_maskz_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srl_epi32.html">arch::x86_64::_mm_maskz_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srl_epi64.html">arch::x86_64::_mm_maskz_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srli_epi16.html">arch::x86_64::_mm_maskz_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srli_epi32.html">arch::x86_64::_mm_maskz_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srli_epi64.html">arch::x86_64::_mm_maskz_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srlv_epi16.html">arch::x86_64::_mm_maskz_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srlv_epi32.html">arch::x86_64::_mm_maskz_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srlv_epi64.html">arch::x86_64::_mm_maskz_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi16.html">arch::x86_64::_mm_maskz_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi32.html">arch::x86_64::_mm_maskz_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi64.html">arch::x86_64::_mm_maskz_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi8.html">arch::x86_64::_mm_maskz_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_pd.html">arch::x86_64::_mm_maskz_sub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_ps.html">arch::x86_64::_mm_maskz_sub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_round_sd.html">arch::x86_64::_mm_maskz_sub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_round_ss.html">arch::x86_64::_mm_maskz_sub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_sd.html">arch::x86_64::_mm_maskz_sub_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_ss.html">arch::x86_64::_mm_maskz_sub_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epi16.html">arch::x86_64::_mm_maskz_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epi8.html">arch::x86_64::_mm_maskz_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epu16.html">arch::x86_64::_mm_maskz_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epu8.html">arch::x86_64::_mm_maskz_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_ternarylogic_epi32.html">arch::x86_64::_mm_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_ternarylogic_epi64.html">arch::x86_64::_mm_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi16.html">arch::x86_64::_mm_maskz_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi32.html">arch::x86_64::_mm_maskz_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi64.html">arch::x86_64::_mm_maskz_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi8.html">arch::x86_64::_mm_maskz_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_pd.html">arch::x86_64::_mm_maskz_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_ps.html">arch::x86_64::_mm_maskz_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi16.html">arch::x86_64::_mm_maskz_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi32.html">arch::x86_64::_mm_maskz_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi64.html">arch::x86_64::_mm_maskz_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi8.html">arch::x86_64::_mm_maskz_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_pd.html">arch::x86_64::_mm_maskz_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_ps.html">arch::x86_64::_mm_maskz_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_xor_epi32.html">arch::x86_64::_mm_maskz_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_xor_epi64.html">arch::x86_64::_mm_maskz_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm_max_epi16.html">arch::x86_64::_mm_max_epi16</a></li><li><a href="arch/x86_64/fn._mm_max_epi32.html">arch::x86_64::_mm_max_epi32</a></li><li><a href="arch/x86_64/fn._mm_max_epi64.html">arch::x86_64::_mm_max_epi64</a></li><li><a href="arch/x86_64/fn._mm_max_epi8.html">arch::x86_64::_mm_max_epi8</a></li><li><a href="arch/x86_64/fn._mm_max_epu16.html">arch::x86_64::_mm_max_epu16</a></li><li><a href="arch/x86_64/fn._mm_max_epu32.html">arch::x86_64::_mm_max_epu32</a></li><li><a href="arch/x86_64/fn._mm_max_epu64.html">arch::x86_64::_mm_max_epu64</a></li><li><a href="arch/x86_64/fn._mm_max_epu8.html">arch::x86_64::_mm_max_epu8</a></li><li><a href="arch/x86_64/fn._mm_max_pd.html">arch::x86_64::_mm_max_pd</a></li><li><a href="arch/x86_64/fn._mm_max_ps.html">arch::x86_64::_mm_max_ps</a></li><li><a href="arch/x86_64/fn._mm_max_round_sd.html">arch::x86_64::_mm_max_round_sd</a></li><li><a href="arch/x86_64/fn._mm_max_round_ss.html">arch::x86_64::_mm_max_round_ss</a></li><li><a href="arch/x86_64/fn._mm_max_sd.html">arch::x86_64::_mm_max_sd</a></li><li><a href="arch/x86_64/fn._mm_max_ss.html">arch::x86_64::_mm_max_ss</a></li><li><a href="arch/x86_64/fn._mm_mfence.html">arch::x86_64::_mm_mfence</a></li><li><a href="arch/x86_64/fn._mm_min_epi16.html">arch::x86_64::_mm_min_epi16</a></li><li><a href="arch/x86_64/fn._mm_min_epi32.html">arch::x86_64::_mm_min_epi32</a></li><li><a href="arch/x86_64/fn._mm_min_epi8.html">arch::x86_64::_mm_min_epi8</a></li><li><a href="arch/x86_64/fn._mm_min_epu16.html">arch::x86_64::_mm_min_epu16</a></li><li><a href="arch/x86_64/fn._mm_min_epu32.html">arch::x86_64::_mm_min_epu32</a></li><li><a href="arch/x86_64/fn._mm_min_epu64.html">arch::x86_64::_mm_min_epu64</a></li><li><a href="arch/x86_64/fn._mm_min_epu8.html">arch::x86_64::_mm_min_epu8</a></li><li><a href="arch/x86_64/fn._mm_min_pd.html">arch::x86_64::_mm_min_pd</a></li><li><a href="arch/x86_64/fn._mm_min_ps.html">arch::x86_64::_mm_min_ps</a></li><li><a href="arch/x86_64/fn._mm_min_round_sd.html">arch::x86_64::_mm_min_round_sd</a></li><li><a href="arch/x86_64/fn._mm_min_round_ss.html">arch::x86_64::_mm_min_round_ss</a></li><li><a href="arch/x86_64/fn._mm_min_sd.html">arch::x86_64::_mm_min_sd</a></li><li><a href="arch/x86_64/fn._mm_min_ss.html">arch::x86_64::_mm_min_ss</a></li><li><a href="arch/x86_64/fn._mm_minpos_epu16.html">arch::x86_64::_mm_minpos_epu16</a></li><li><a href="arch/x86_64/fn._mm_move_epi64.html">arch::x86_64::_mm_move_epi64</a></li><li><a href="arch/x86_64/fn._mm_move_sd.html">arch::x86_64::_mm_move_sd</a></li><li><a href="arch/x86_64/fn._mm_move_ss.html">arch::x86_64::_mm_move_ss</a></li><li><a href="arch/x86_64/fn._mm_movedup_pd.html">arch::x86_64::_mm_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm_movehdup_ps.html">arch::x86_64::_mm_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm_movehl_ps.html">arch::x86_64::_mm_movehl_ps</a></li><li><a href="arch/x86_64/fn._mm_moveldup_ps.html">arch::x86_64::_mm_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm_movelh_ps.html">arch::x86_64::_mm_movelh_ps</a></li><li><a href="arch/x86_64/fn._mm_movemask_epi8.html">arch::x86_64::_mm_movemask_epi8</a></li><li><a href="arch/x86_64/fn._mm_movemask_pd.html">arch::x86_64::_mm_movemask_pd</a></li><li><a href="arch/x86_64/fn._mm_movemask_ps.html">arch::x86_64::_mm_movemask_ps</a></li><li><a href="arch/x86_64/fn._mm_movepi16_mask.html">arch::x86_64::_mm_movepi16_mask</a></li><li><a href="arch/x86_64/fn._mm_movepi8_mask.html">arch::x86_64::_mm_movepi8_mask</a></li><li><a href="arch/x86_64/fn._mm_movm_epi16.html">arch::x86_64::_mm_movm_epi16</a></li><li><a href="arch/x86_64/fn._mm_movm_epi8.html">arch::x86_64::_mm_movm_epi8</a></li><li><a href="arch/x86_64/fn._mm_mpsadbw_epu8.html">arch::x86_64::_mm_mpsadbw_epu8</a></li><li><a href="arch/x86_64/fn._mm_mul_epi32.html">arch::x86_64::_mm_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm_mul_epu32.html">arch::x86_64::_mm_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm_mul_pd.html">arch::x86_64::_mm_mul_pd</a></li><li><a href="arch/x86_64/fn._mm_mul_ps.html">arch::x86_64::_mm_mul_ps</a></li><li><a href="arch/x86_64/fn._mm_mul_round_sd.html">arch::x86_64::_mm_mul_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mul_round_ss.html">arch::x86_64::_mm_mul_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mul_sd.html">arch::x86_64::_mm_mul_sd</a></li><li><a href="arch/x86_64/fn._mm_mul_ss.html">arch::x86_64::_mm_mul_ss</a></li><li><a href="arch/x86_64/fn._mm_mulhi_epi16.html">arch::x86_64::_mm_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mulhi_epu16.html">arch::x86_64::_mm_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm_mulhrs_epi16.html">arch::x86_64::_mm_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mullo_epi16.html">arch::x86_64::_mm_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mullo_epi32.html">arch::x86_64::_mm_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm_multishift_epi64_epi8.html">arch::x86_64::_mm_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_or_epi32.html">arch::x86_64::_mm_or_epi32</a></li><li><a href="arch/x86_64/fn._mm_or_epi64.html">arch::x86_64::_mm_or_epi64</a></li><li><a href="arch/x86_64/fn._mm_or_pd.html">arch::x86_64::_mm_or_pd</a></li><li><a href="arch/x86_64/fn._mm_or_ps.html">arch::x86_64::_mm_or_ps</a></li><li><a href="arch/x86_64/fn._mm_or_si128.html">arch::x86_64::_mm_or_si128</a></li><li><a href="arch/x86_64/fn._mm_packs_epi16.html">arch::x86_64::_mm_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm_packs_epi32.html">arch::x86_64::_mm_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm_packus_epi16.html">arch::x86_64::_mm_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm_packus_epi32.html">arch::x86_64::_mm_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm_pause.html">arch::x86_64::_mm_pause</a></li><li><a href="arch/x86_64/fn._mm_permute_pd.html">arch::x86_64::_mm_permute_pd</a></li><li><a href="arch/x86_64/fn._mm_permute_ps.html">arch::x86_64::_mm_permute_ps</a></li><li><a href="arch/x86_64/fn._mm_permutevar_pd.html">arch::x86_64::_mm_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm_permutevar_ps.html">arch::x86_64::_mm_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi16.html">arch::x86_64::_mm_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi32.html">arch::x86_64::_mm_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi64.html">arch::x86_64::_mm_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi8.html">arch::x86_64::_mm_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_pd.html">arch::x86_64::_mm_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_ps.html">arch::x86_64::_mm_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_permutexvar_epi16.html">arch::x86_64::_mm_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm_permutexvar_epi8.html">arch::x86_64::_mm_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi16.html">arch::x86_64::_mm_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi32.html">arch::x86_64::_mm_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi64.html">arch::x86_64::_mm_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi8.html">arch::x86_64::_mm_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm_prefetch.html">arch::x86_64::_mm_prefetch</a></li><li><a href="arch/x86_64/fn._mm_rcp14_pd.html">arch::x86_64::_mm_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm_rcp14_ps.html">arch::x86_64::_mm_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm_rcp14_sd.html">arch::x86_64::_mm_rcp14_sd</a></li><li><a href="arch/x86_64/fn._mm_rcp14_ss.html">arch::x86_64::_mm_rcp14_ss</a></li><li><a href="arch/x86_64/fn._mm_rcp_ps.html">arch::x86_64::_mm_rcp_ps</a></li><li><a href="arch/x86_64/fn._mm_rcp_ss.html">arch::x86_64::_mm_rcp_ss</a></li><li><a href="arch/x86_64/fn._mm_rol_epi32.html">arch::x86_64::_mm_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm_rol_epi64.html">arch::x86_64::_mm_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm_rolv_epi32.html">arch::x86_64::_mm_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm_rolv_epi64.html">arch::x86_64::_mm_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm_ror_epi32.html">arch::x86_64::_mm_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm_ror_epi64.html">arch::x86_64::_mm_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm_rorv_epi32.html">arch::x86_64::_mm_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm_rorv_epi64.html">arch::x86_64::_mm_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm_round_pd.html">arch::x86_64::_mm_round_pd</a></li><li><a href="arch/x86_64/fn._mm_round_ps.html">arch::x86_64::_mm_round_ps</a></li><li><a href="arch/x86_64/fn._mm_round_sd.html">arch::x86_64::_mm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_round_ss.html">arch::x86_64::_mm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_roundscale_pd.html">arch::x86_64::_mm_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm_roundscale_ps.html">arch::x86_64::_mm_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm_roundscale_round_sd.html">arch::x86_64::_mm_roundscale_round_sd</a></li><li><a href="arch/x86_64/fn._mm_roundscale_round_ss.html">arch::x86_64::_mm_roundscale_round_ss</a></li><li><a href="arch/x86_64/fn._mm_roundscale_sd.html">arch::x86_64::_mm_roundscale_sd</a></li><li><a href="arch/x86_64/fn._mm_roundscale_ss.html">arch::x86_64::_mm_roundscale_ss</a></li><li><a href="arch/x86_64/fn._mm_rsqrt14_sd.html">arch::x86_64::_mm_rsqrt14_sd</a></li><li><a href="arch/x86_64/fn._mm_rsqrt14_ss.html">arch::x86_64::_mm_rsqrt14_ss</a></li><li><a href="arch/x86_64/fn._mm_rsqrt_ps.html">arch::x86_64::_mm_rsqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_rsqrt_ss.html">arch::x86_64::_mm_rsqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_sad_epu8.html">arch::x86_64::_mm_sad_epu8</a></li><li><a href="arch/x86_64/fn._mm_scalef_pd.html">arch::x86_64::_mm_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm_scalef_ps.html">arch::x86_64::_mm_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm_scalef_round_sd.html">arch::x86_64::_mm_scalef_round_sd</a></li><li><a href="arch/x86_64/fn._mm_scalef_round_ss.html">arch::x86_64::_mm_scalef_round_ss</a></li><li><a href="arch/x86_64/fn._mm_scalef_sd.html">arch::x86_64::_mm_scalef_sd</a></li><li><a href="arch/x86_64/fn._mm_scalef_ss.html">arch::x86_64::_mm_scalef_ss</a></li><li><a href="arch/x86_64/fn._mm_set1_epi16.html">arch::x86_64::_mm_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm_set1_epi32.html">arch::x86_64::_mm_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm_set1_epi64x.html">arch::x86_64::_mm_set1_epi64x</a></li><li><a href="arch/x86_64/fn._mm_set1_epi8.html">arch::x86_64::_mm_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm_set1_pd.html">arch::x86_64::_mm_set1_pd</a></li><li><a href="arch/x86_64/fn._mm_set1_ps.html">arch::x86_64::_mm_set1_ps</a></li><li><a href="arch/x86_64/fn._mm_set_epi16.html">arch::x86_64::_mm_set_epi16</a></li><li><a href="arch/x86_64/fn._mm_set_epi32.html">arch::x86_64::_mm_set_epi32</a></li><li><a href="arch/x86_64/fn._mm_set_epi64x.html">arch::x86_64::_mm_set_epi64x</a></li><li><a href="arch/x86_64/fn._mm_set_epi8.html">arch::x86_64::_mm_set_epi8</a></li><li><a href="arch/x86_64/fn._mm_set_pd.html">arch::x86_64::_mm_set_pd</a></li><li><a href="arch/x86_64/fn._mm_set_pd1.html">arch::x86_64::_mm_set_pd1</a></li><li><a href="arch/x86_64/fn._mm_set_ps.html">arch::x86_64::_mm_set_ps</a></li><li><a href="arch/x86_64/fn._mm_set_ps1.html">arch::x86_64::_mm_set_ps1</a></li><li><a href="arch/x86_64/fn._mm_set_sd.html">arch::x86_64::_mm_set_sd</a></li><li><a href="arch/x86_64/fn._mm_set_ss.html">arch::x86_64::_mm_set_ss</a></li><li><a href="arch/x86_64/fn._mm_setcsr.html">arch::x86_64::_mm_setcsr</a></li><li><a href="arch/x86_64/fn._mm_setr_epi16.html">arch::x86_64::_mm_setr_epi16</a></li><li><a href="arch/x86_64/fn._mm_setr_epi32.html">arch::x86_64::_mm_setr_epi32</a></li><li><a href="arch/x86_64/fn._mm_setr_epi8.html">arch::x86_64::_mm_setr_epi8</a></li><li><a href="arch/x86_64/fn._mm_setr_pd.html">arch::x86_64::_mm_setr_pd</a></li><li><a href="arch/x86_64/fn._mm_setr_ps.html">arch::x86_64::_mm_setr_ps</a></li><li><a href="arch/x86_64/fn._mm_setzero_pd.html">arch::x86_64::_mm_setzero_pd</a></li><li><a href="arch/x86_64/fn._mm_setzero_ps.html">arch::x86_64::_mm_setzero_ps</a></li><li><a href="arch/x86_64/fn._mm_setzero_si128.html">arch::x86_64::_mm_setzero_si128</a></li><li><a href="arch/x86_64/fn._mm_sfence.html">arch::x86_64::_mm_sfence</a></li><li><a href="arch/x86_64/fn._mm_sha1msg1_epu32.html">arch::x86_64::_mm_sha1msg1_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha1msg2_epu32.html">arch::x86_64::_mm_sha1msg2_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha1nexte_epu32.html">arch::x86_64::_mm_sha1nexte_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha1rnds4_epu32.html">arch::x86_64::_mm_sha1rnds4_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha256msg1_epu32.html">arch::x86_64::_mm_sha256msg1_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha256msg2_epu32.html">arch::x86_64::_mm_sha256msg2_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha256rnds2_epu32.html">arch::x86_64::_mm_sha256rnds2_epu32</a></li><li><a href="arch/x86_64/fn._mm_shldi_epi16.html">arch::x86_64::_mm_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm_shldi_epi32.html">arch::x86_64::_mm_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm_shldi_epi64.html">arch::x86_64::_mm_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm_shldv_epi16.html">arch::x86_64::_mm_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm_shldv_epi32.html">arch::x86_64::_mm_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm_shldv_epi64.html">arch::x86_64::_mm_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm_shrdi_epi16.html">arch::x86_64::_mm_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm_shrdi_epi32.html">arch::x86_64::_mm_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm_shrdi_epi64.html">arch::x86_64::_mm_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm_shrdv_epi16.html">arch::x86_64::_mm_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm_shrdv_epi32.html">arch::x86_64::_mm_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm_shrdv_epi64.html">arch::x86_64::_mm_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm_shuffle_epi32.html">arch::x86_64::_mm_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm_shuffle_epi8.html">arch::x86_64::_mm_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm_shuffle_pd.html">arch::x86_64::_mm_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm_shuffle_ps.html">arch::x86_64::_mm_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm_shufflehi_epi16.html">arch::x86_64::_mm_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm_shufflelo_epi16.html">arch::x86_64::_mm_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm_sign_epi16.html">arch::x86_64::_mm_sign_epi16</a></li><li><a href="arch/x86_64/fn._mm_sign_epi32.html">arch::x86_64::_mm_sign_epi32</a></li><li><a href="arch/x86_64/fn._mm_sign_epi8.html">arch::x86_64::_mm_sign_epi8</a></li><li><a href="arch/x86_64/fn._mm_sll_epi16.html">arch::x86_64::_mm_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm_sll_epi32.html">arch::x86_64::_mm_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm_sll_epi64.html">arch::x86_64::_mm_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm_slli_epi16.html">arch::x86_64::_mm_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm_slli_epi32.html">arch::x86_64::_mm_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm_slli_epi64.html">arch::x86_64::_mm_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm_slli_si128.html">arch::x86_64::_mm_slli_si128</a></li><li><a href="arch/x86_64/fn._mm_sllv_epi16.html">arch::x86_64::_mm_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm_sllv_epi32.html">arch::x86_64::_mm_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm_sllv_epi64.html">arch::x86_64::_mm_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm_sqrt_pd.html">arch::x86_64::_mm_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm_sqrt_ps.html">arch::x86_64::_mm_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_sqrt_round_sd.html">arch::x86_64::_mm_sqrt_round_sd</a></li><li><a href="arch/x86_64/fn._mm_sqrt_round_ss.html">arch::x86_64::_mm_sqrt_round_ss</a></li><li><a href="arch/x86_64/fn._mm_sqrt_sd.html">arch::x86_64::_mm_sqrt_sd</a></li><li><a href="arch/x86_64/fn._mm_sqrt_ss.html">arch::x86_64::_mm_sqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_sra_epi16.html">arch::x86_64::_mm_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm_sra_epi32.html">arch::x86_64::_mm_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm_sra_epi64.html">arch::x86_64::_mm_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm_srai_epi16.html">arch::x86_64::_mm_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm_srai_epi32.html">arch::x86_64::_mm_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm_srai_epi64.html">arch::x86_64::_mm_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm_srav_epi16.html">arch::x86_64::_mm_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm_srav_epi32.html">arch::x86_64::_mm_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm_srav_epi64.html">arch::x86_64::_mm_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm_srl_epi16.html">arch::x86_64::_mm_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm_srl_epi32.html">arch::x86_64::_mm_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm_srl_epi64.html">arch::x86_64::_mm_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm_srli_epi16.html">arch::x86_64::_mm_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm_srli_epi32.html">arch::x86_64::_mm_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm_srli_epi64.html">arch::x86_64::_mm_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm_srli_si128.html">arch::x86_64::_mm_srli_si128</a></li><li><a href="arch/x86_64/fn._mm_srlv_epi16.html">arch::x86_64::_mm_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm_srlv_epi32.html">arch::x86_64::_mm_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm_srlv_epi64.html">arch::x86_64::_mm_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm_store1_pd.html">arch::x86_64::_mm_store1_pd</a></li><li><a href="arch/x86_64/fn._mm_store1_ps.html">arch::x86_64::_mm_store1_ps</a></li><li><a href="arch/x86_64/fn._mm_store_epi32.html">arch::x86_64::_mm_store_epi32</a></li><li><a href="arch/x86_64/fn._mm_store_epi64.html">arch::x86_64::_mm_store_epi64</a></li><li><a href="arch/x86_64/fn._mm_store_pd.html">arch::x86_64::_mm_store_pd</a></li><li><a href="arch/x86_64/fn._mm_store_pd1.html">arch::x86_64::_mm_store_pd1</a></li><li><a href="arch/x86_64/fn._mm_store_ps.html">arch::x86_64::_mm_store_ps</a></li><li><a href="arch/x86_64/fn._mm_store_ps1.html">arch::x86_64::_mm_store_ps1</a></li><li><a href="arch/x86_64/fn._mm_store_sd.html">arch::x86_64::_mm_store_sd</a></li><li><a href="arch/x86_64/fn._mm_store_si128.html">arch::x86_64::_mm_store_si128</a></li><li><a href="arch/x86_64/fn._mm_store_ss.html">arch::x86_64::_mm_store_ss</a></li><li><a href="arch/x86_64/fn._mm_storeh_pd.html">arch::x86_64::_mm_storeh_pd</a></li><li><a href="arch/x86_64/fn._mm_storel_epi64.html">arch::x86_64::_mm_storel_epi64</a></li><li><a href="arch/x86_64/fn._mm_storel_pd.html">arch::x86_64::_mm_storel_pd</a></li><li><a href="arch/x86_64/fn._mm_storer_pd.html">arch::x86_64::_mm_storer_pd</a></li><li><a href="arch/x86_64/fn._mm_storer_ps.html">arch::x86_64::_mm_storer_ps</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi16.html">arch::x86_64::_mm_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi32.html">arch::x86_64::_mm_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi64.html">arch::x86_64::_mm_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi8.html">arch::x86_64::_mm_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_storeu_pd.html">arch::x86_64::_mm_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm_storeu_ps.html">arch::x86_64::_mm_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm_storeu_si128.html">arch::x86_64::_mm_storeu_si128</a></li><li><a href="arch/x86_64/fn._mm_stream_pd.html">arch::x86_64::_mm_stream_pd</a></li><li><a href="arch/x86_64/fn._mm_stream_ps.html">arch::x86_64::_mm_stream_ps</a></li><li><a href="arch/x86_64/fn._mm_stream_sd.html">arch::x86_64::_mm_stream_sd</a></li><li><a href="arch/x86_64/fn._mm_stream_si128.html">arch::x86_64::_mm_stream_si128</a></li><li><a href="arch/x86_64/fn._mm_stream_si32.html">arch::x86_64::_mm_stream_si32</a></li><li><a href="arch/x86_64/fn._mm_stream_si64.html">arch::x86_64::_mm_stream_si64</a></li><li><a href="arch/x86_64/fn._mm_stream_ss.html">arch::x86_64::_mm_stream_ss</a></li><li><a href="arch/x86_64/fn._mm_sub_epi16.html">arch::x86_64::_mm_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm_sub_epi32.html">arch::x86_64::_mm_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm_sub_epi64.html">arch::x86_64::_mm_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm_sub_epi8.html">arch::x86_64::_mm_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm_sub_pd.html">arch::x86_64::_mm_sub_pd</a></li><li><a href="arch/x86_64/fn._mm_sub_ps.html">arch::x86_64::_mm_sub_ps</a></li><li><a href="arch/x86_64/fn._mm_sub_round_sd.html">arch::x86_64::_mm_sub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_sub_round_ss.html">arch::x86_64::_mm_sub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_sub_sd.html">arch::x86_64::_mm_sub_sd</a></li><li><a href="arch/x86_64/fn._mm_sub_ss.html">arch::x86_64::_mm_sub_ss</a></li><li><a href="arch/x86_64/fn._mm_subs_epi16.html">arch::x86_64::_mm_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm_subs_epi8.html">arch::x86_64::_mm_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm_subs_epu16.html">arch::x86_64::_mm_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm_subs_epu8.html">arch::x86_64::_mm_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm_ternarylogic_epi32.html">arch::x86_64::_mm_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm_ternarylogic_epi64.html">arch::x86_64::_mm_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm_test_all_ones.html">arch::x86_64::_mm_test_all_ones</a></li><li><a href="arch/x86_64/fn._mm_test_all_zeros.html">arch::x86_64::_mm_test_all_zeros</a></li><li><a href="arch/x86_64/fn._mm_test_epi16_mask.html">arch::x86_64::_mm_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_test_epi32_mask.html">arch::x86_64::_mm_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_test_epi64_mask.html">arch::x86_64::_mm_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_test_epi8_mask.html">arch::x86_64::_mm_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_test_mix_ones_zeros.html">arch::x86_64::_mm_test_mix_ones_zeros</a></li><li><a href="arch/x86_64/fn._mm_testc_pd.html">arch::x86_64::_mm_testc_pd</a></li><li><a href="arch/x86_64/fn._mm_testc_ps.html">arch::x86_64::_mm_testc_ps</a></li><li><a href="arch/x86_64/fn._mm_testc_si128.html">arch::x86_64::_mm_testc_si128</a></li><li><a href="arch/x86_64/fn._mm_testn_epi16_mask.html">arch::x86_64::_mm_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_testn_epi32_mask.html">arch::x86_64::_mm_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_testn_epi64_mask.html">arch::x86_64::_mm_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_testn_epi8_mask.html">arch::x86_64::_mm_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_testnzc_pd.html">arch::x86_64::_mm_testnzc_pd</a></li><li><a href="arch/x86_64/fn._mm_testnzc_ps.html">arch::x86_64::_mm_testnzc_ps</a></li><li><a href="arch/x86_64/fn._mm_testnzc_si128.html">arch::x86_64::_mm_testnzc_si128</a></li><li><a href="arch/x86_64/fn._mm_testz_pd.html">arch::x86_64::_mm_testz_pd</a></li><li><a href="arch/x86_64/fn._mm_testz_ps.html">arch::x86_64::_mm_testz_ps</a></li><li><a href="arch/x86_64/fn._mm_testz_si128.html">arch::x86_64::_mm_testz_si128</a></li><li><a href="arch/x86_64/fn._mm_tzcnt_32.html">arch::x86_64::_mm_tzcnt_32</a></li><li><a href="arch/x86_64/fn._mm_tzcnt_64.html">arch::x86_64::_mm_tzcnt_64</a></li><li><a href="arch/x86_64/fn._mm_ucomieq_sd.html">arch::x86_64::_mm_ucomieq_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomieq_ss.html">arch::x86_64::_mm_ucomieq_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomige_sd.html">arch::x86_64::_mm_ucomige_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomige_ss.html">arch::x86_64::_mm_ucomige_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomigt_sd.html">arch::x86_64::_mm_ucomigt_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomigt_ss.html">arch::x86_64::_mm_ucomigt_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomile_sd.html">arch::x86_64::_mm_ucomile_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomile_ss.html">arch::x86_64::_mm_ucomile_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomilt_sd.html">arch::x86_64::_mm_ucomilt_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomilt_ss.html">arch::x86_64::_mm_ucomilt_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomineq_sd.html">arch::x86_64::_mm_ucomineq_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomineq_ss.html">arch::x86_64::_mm_ucomineq_ss</a></li><li><a href="arch/x86_64/fn._mm_undefined_pd.html">arch::x86_64::_mm_undefined_pd</a></li><li><a href="arch/x86_64/fn._mm_undefined_ps.html">arch::x86_64::_mm_undefined_ps</a></li><li><a href="arch/x86_64/fn._mm_undefined_si128.html">arch::x86_64::_mm_undefined_si128</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi16.html">arch::x86_64::_mm_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi32.html">arch::x86_64::_mm_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi64.html">arch::x86_64::_mm_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi8.html">arch::x86_64::_mm_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_pd.html">arch::x86_64::_mm_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_ps.html">arch::x86_64::_mm_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi16.html">arch::x86_64::_mm_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi32.html">arch::x86_64::_mm_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi64.html">arch::x86_64::_mm_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi8.html">arch::x86_64::_mm_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_pd.html">arch::x86_64::_mm_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_ps.html">arch::x86_64::_mm_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm_xor_epi32.html">arch::x86_64::_mm_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm_xor_epi64.html">arch::x86_64::_mm_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm_xor_pd.html">arch::x86_64::_mm_xor_pd</a></li><li><a href="arch/x86_64/fn._mm_xor_ps.html">arch::x86_64::_mm_xor_ps</a></li><li><a href="arch/x86_64/fn._mm_xor_si128.html">arch::x86_64::_mm_xor_si128</a></li><li><a href="arch/x86_64/fn._mulx_u32.html">arch::x86_64::_mulx_u32</a></li><li><a href="arch/x86_64/fn._mulx_u64.html">arch::x86_64::_mulx_u64</a></li><li><a href="arch/x86_64/fn._pdep_u32.html">arch::x86_64::_pdep_u32</a></li><li><a href="arch/x86_64/fn._pdep_u64.html">arch::x86_64::_pdep_u64</a></li><li><a href="arch/x86_64/fn._pext_u32.html">arch::x86_64::_pext_u32</a></li><li><a href="arch/x86_64/fn._pext_u64.html">arch::x86_64::_pext_u64</a></li><li><a href="arch/x86_64/fn._popcnt32.html">arch::x86_64::_popcnt32</a></li><li><a href="arch/x86_64/fn._popcnt64.html">arch::x86_64::_popcnt64</a></li><li><a href="arch/x86_64/fn._rdrand16_step.html">arch::x86_64::_rdrand16_step</a></li><li><a href="arch/x86_64/fn._rdrand32_step.html">arch::x86_64::_rdrand32_step</a></li><li><a href="arch/x86_64/fn._rdrand64_step.html">arch::x86_64::_rdrand64_step</a></li><li><a href="arch/x86_64/fn._rdseed16_step.html">arch::x86_64::_rdseed16_step</a></li><li><a href="arch/x86_64/fn._rdseed32_step.html">arch::x86_64::_rdseed32_step</a></li><li><a href="arch/x86_64/fn._rdseed64_step.html">arch::x86_64::_rdseed64_step</a></li><li><a href="arch/x86_64/fn._rdtsc.html">arch::x86_64::_rdtsc</a></li><li><a href="arch/x86_64/fn._store_mask32.html">arch::x86_64::_store_mask32</a></li><li><a href="arch/x86_64/fn._store_mask64.html">arch::x86_64::_store_mask64</a></li><li><a href="arch/x86_64/fn._subborrow_u32.html">arch::x86_64::_subborrow_u32</a></li><li><a href="arch/x86_64/fn._subborrow_u64.html">arch::x86_64::_subborrow_u64</a></li><li><a href="arch/x86_64/fn._t1mskc_u32.html">arch::x86_64::_t1mskc_u32</a></li><li><a href="arch/x86_64/fn._t1mskc_u64.html">arch::x86_64::_t1mskc_u64</a></li><li><a href="arch/x86_64/fn._tzcnt_u32.html">arch::x86_64::_tzcnt_u32</a></li><li><a href="arch/x86_64/fn._tzcnt_u64.html">arch::x86_64::_tzcnt_u64</a></li><li><a href="arch/x86_64/fn._tzmsk_u32.html">arch::x86_64::_tzmsk_u32</a></li><li><a href="arch/x86_64/fn._tzmsk_u64.html">arch::x86_64::_tzmsk_u64</a></li><li><a href="arch/x86_64/fn._xabort.html">arch::x86_64::_xabort</a></li><li><a href="arch/x86_64/fn._xabort_code.html">arch::x86_64::_xabort_code</a></li><li><a href="arch/x86_64/fn._xbegin.html">arch::x86_64::_xbegin</a></li><li><a href="arch/x86_64/fn._xend.html">arch::x86_64::_xend</a></li><li><a href="arch/x86_64/fn._xgetbv.html">arch::x86_64::_xgetbv</a></li><li><a href="arch/x86_64/fn._xrstor.html">arch::x86_64::_xrstor</a></li><li><a href="arch/x86_64/fn._xrstor64.html">arch::x86_64::_xrstor64</a></li><li><a href="arch/x86_64/fn._xrstors.html">arch::x86_64::_xrstors</a></li><li><a href="arch/x86_64/fn._xrstors64.html">arch::x86_64::_xrstors64</a></li><li><a href="arch/x86_64/fn._xsave.html">arch::x86_64::_xsave</a></li><li><a href="arch/x86_64/fn._xsave64.html">arch::x86_64::_xsave64</a></li><li><a href="arch/x86_64/fn._xsavec.html">arch::x86_64::_xsavec</a></li><li><a href="arch/x86_64/fn._xsavec64.html">arch::x86_64::_xsavec64</a></li><li><a href="arch/x86_64/fn._xsaveopt.html">arch::x86_64::_xsaveopt</a></li><li><a href="arch/x86_64/fn._xsaveopt64.html">arch::x86_64::_xsaveopt64</a></li><li><a href="arch/x86_64/fn._xsaves.html">arch::x86_64::_xsaves</a></li><li><a href="arch/x86_64/fn._xsaves64.html">arch::x86_64::_xsaves64</a></li><li><a href="arch/x86_64/fn._xsetbv.html">arch::x86_64::_xsetbv</a></li><li><a href="arch/x86_64/fn._xtest.html">arch::x86_64::_xtest</a></li><li><a href="arch/x86_64/fn.cmpxchg16b.html">arch::x86_64::cmpxchg16b</a></li><li><a href="arch/x86_64/fn.has_cpuid.html">arch::x86_64::has_cpuid</a></li><li><a href="arch/x86_64/fn.ud2.html">arch::x86_64::ud2</a></li><li><a href="array/drain/fn.drain_array_with.html">array::drain::drain_array_with</a></li><li><a href="array/fn.from_fn.html">array::from_fn</a></li><li><a href="array/fn.from_mut.html">array::from_mut</a></li><li><a href="array/fn.from_ref.html">array::from_ref</a></li><li><a href="array/fn.from_trusted_iterator.html">array::from_trusted_iterator</a></li><li><a href="array/fn.iter_next_chunk.html">array::iter_next_chunk</a></li><li><a href="array/fn.iter_next_chunk_erased.html">array::iter_next_chunk_erased</a></li><li><a href="array/fn.try_from_fn.html">array::try_from_fn</a></li><li><a href="array/fn.try_from_fn_erased.html">array::try_from_fn_erased</a></li><li><a href="array/fn.try_from_trusted_iterator.html">array::try_from_trusted_iterator</a></li><li><a href="ascii/fn.escape_default.html">ascii::escape_default</a></li><li><a href="async_iter/fn.from_iter.html">async_iter::from_iter</a></li><li><a href="async_iter/from_iter/fn.from_iter.html">async_iter::from_iter::from_iter</a></li><li><a href="cell/fn.assert_coerce_unsized.html">cell::assert_coerce_unsized</a></li><li><a href="cell/fn.is_reading.html">cell::is_reading</a></li><li><a href="cell/fn.is_writing.html">cell::is_writing</a></li><li><a href="char/convert/fn.char_try_from_u32.html">char::convert::char_try_from_u32</a></li><li><a href="char/convert/fn.from_digit.html">char::convert::from_digit</a></li><li><a href="char/convert/fn.from_u32.html">char::convert::from_u32</a></li><li><a href="char/convert/fn.from_u32_unchecked.html">char::convert::from_u32_unchecked</a></li><li><a href="char/decode/fn.decode_utf16.html">char::decode::decode_utf16</a></li><li><a href="char/fn.decode_utf16.html">char::decode_utf16</a></li><li><a href="char/fn.from_digit.html">char::from_digit</a></li><li><a href="char/fn.from_u32.html">char::from_u32</a></li><li><a href="char/fn.from_u32_unchecked.html">char::from_u32_unchecked</a></li><li><a href="char/methods/fn.encode_utf16_raw.html">char::methods::encode_utf16_raw</a></li><li><a href="char/methods/fn.encode_utf8_raw.html">char::methods::encode_utf8_raw</a></li><li><a href="char/methods/fn.len_utf8.html">char::methods::len_utf8</a></li><li><a href="cmp/fn.max.html">cmp::max</a></li><li><a href="cmp/fn.max_by.html">cmp::max_by</a></li><li><a href="cmp/fn.max_by_key.html">cmp::max_by_key</a></li><li><a href="cmp/fn.min.html">cmp::min</a></li><li><a href="cmp/fn.min_by.html">cmp::min_by</a></li><li><a href="cmp/fn.min_by_key.html">cmp::min_by_key</a></li><li><a href="convert/fn.identity.html">convert::identity</a></li><li><a href="core_arch/aarch64/armclang/fn.__breakpoint.html">core_arch::aarch64::armclang::__breakpoint</a></li><li><a href="core_arch/aarch64/fn.brk.html">core_arch::aarch64::brk</a></li><li><a href="core_arch/aarch64/crc/fn.__crc32cd.html">core_arch::aarch64::crc::__crc32cd</a></li><li><a href="core_arch/aarch64/crc/fn.__crc32d.html">core_arch::aarch64::crc::__crc32d</a></li><li><a href="core_arch/aarch64/crc/fn.crc32cx_.html">core_arch::aarch64::crc::crc32cx_</a></li><li><a href="core_arch/aarch64/crc/fn.crc32x_.html">core_arch::aarch64::crc::crc32x_</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabal_high_s16.html">core_arch::aarch64::neon::generated::vabal_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabal_high_s32.html">core_arch::aarch64::neon::generated::vabal_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabal_high_s8.html">core_arch::aarch64::neon::generated::vabal_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabal_high_u16.html">core_arch::aarch64::neon::generated::vabal_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabal_high_u32.html">core_arch::aarch64::neon::generated::vabal_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabal_high_u8.html">core_arch::aarch64::neon::generated::vabal_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabd_f64.html">core_arch::aarch64::neon::generated::vabd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdd_f64.html">core_arch::aarch64::neon::generated::vabdd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdl_high_s16.html">core_arch::aarch64::neon::generated::vabdl_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdl_high_s32.html">core_arch::aarch64::neon::generated::vabdl_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdl_high_s8.html">core_arch::aarch64::neon::generated::vabdl_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdl_high_u16.html">core_arch::aarch64::neon::generated::vabdl_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdl_high_u32.html">core_arch::aarch64::neon::generated::vabdl_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdl_high_u8.html">core_arch::aarch64::neon::generated::vabdl_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabdq_f64.html">core_arch::aarch64::neon::generated::vabdq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabds_f32.html">core_arch::aarch64::neon::generated::vabds_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabs_f64.html">core_arch::aarch64::neon::generated::vabs_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vabsq_f64.html">core_arch::aarch64::neon::generated::vabsq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddd_s64.html">core_arch::aarch64::neon::generated::vaddd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddd_u64.html">core_arch::aarch64::neon::generated::vaddd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlv_s16.html">core_arch::aarch64::neon::generated::vaddlv_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlv_s32.html">core_arch::aarch64::neon::generated::vaddlv_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlv_u16.html">core_arch::aarch64::neon::generated::vaddlv_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlv_u32.html">core_arch::aarch64::neon::generated::vaddlv_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlvq_s16.html">core_arch::aarch64::neon::generated::vaddlvq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlvq_s32.html">core_arch::aarch64::neon::generated::vaddlvq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlvq_u16.html">core_arch::aarch64::neon::generated::vaddlvq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddlvq_u32.html">core_arch::aarch64::neon::generated::vaddlvq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddv_f32.html">core_arch::aarch64::neon::generated::vaddv_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddvq_f32.html">core_arch::aarch64::neon::generated::vaddvq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vaddvq_f64.html">core_arch::aarch64::neon::generated::vaddvq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_s16.html">core_arch::aarch64::neon::generated::vbcaxq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_s32.html">core_arch::aarch64::neon::generated::vbcaxq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_s64.html">core_arch::aarch64::neon::generated::vbcaxq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_s8.html">core_arch::aarch64::neon::generated::vbcaxq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_u16.html">core_arch::aarch64::neon::generated::vbcaxq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_u32.html">core_arch::aarch64::neon::generated::vbcaxq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_u64.html">core_arch::aarch64::neon::generated::vbcaxq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vbcaxq_u8.html">core_arch::aarch64::neon::generated::vbcaxq_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcadd_rot270_f32.html">core_arch::aarch64::neon::generated::vcadd_rot270_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcadd_rot90_f32.html">core_arch::aarch64::neon::generated::vcadd_rot90_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaddq_rot270_f32.html">core_arch::aarch64::neon::generated::vcaddq_rot270_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaddq_rot270_f64.html">core_arch::aarch64::neon::generated::vcaddq_rot270_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaddq_rot90_f32.html">core_arch::aarch64::neon::generated::vcaddq_rot90_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaddq_rot90_f64.html">core_arch::aarch64::neon::generated::vcaddq_rot90_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcage_f64.html">core_arch::aarch64::neon::generated::vcage_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaged_f64.html">core_arch::aarch64::neon::generated::vcaged_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcageq_f64.html">core_arch::aarch64::neon::generated::vcageq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcages_f32.html">core_arch::aarch64::neon::generated::vcages_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcagt_f64.html">core_arch::aarch64::neon::generated::vcagt_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcagtd_f64.html">core_arch::aarch64::neon::generated::vcagtd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcagtq_f64.html">core_arch::aarch64::neon::generated::vcagtq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcagts_f32.html">core_arch::aarch64::neon::generated::vcagts_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcale_f64.html">core_arch::aarch64::neon::generated::vcale_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaled_f64.html">core_arch::aarch64::neon::generated::vcaled_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaleq_f64.html">core_arch::aarch64::neon::generated::vcaleq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcales_f32.html">core_arch::aarch64::neon::generated::vcales_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcalt_f64.html">core_arch::aarch64::neon::generated::vcalt_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaltd_f64.html">core_arch::aarch64::neon::generated::vcaltd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcaltq_f64.html">core_arch::aarch64::neon::generated::vcaltq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcalts_f32.html">core_arch::aarch64::neon::generated::vcalts_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceq_f64.html">core_arch::aarch64::neon::generated::vceq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceq_p64.html">core_arch::aarch64::neon::generated::vceq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceq_s64.html">core_arch::aarch64::neon::generated::vceq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceq_u64.html">core_arch::aarch64::neon::generated::vceq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqd_f64.html">core_arch::aarch64::neon::generated::vceqd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqd_s64.html">core_arch::aarch64::neon::generated::vceqd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqd_u64.html">core_arch::aarch64::neon::generated::vceqd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqq_f64.html">core_arch::aarch64::neon::generated::vceqq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqq_p64.html">core_arch::aarch64::neon::generated::vceqq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqq_s64.html">core_arch::aarch64::neon::generated::vceqq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqq_u64.html">core_arch::aarch64::neon::generated::vceqq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqs_f32.html">core_arch::aarch64::neon::generated::vceqs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_f32.html">core_arch::aarch64::neon::generated::vceqz_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_f64.html">core_arch::aarch64::neon::generated::vceqz_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_p64.html">core_arch::aarch64::neon::generated::vceqz_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_p8.html">core_arch::aarch64::neon::generated::vceqz_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_s16.html">core_arch::aarch64::neon::generated::vceqz_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_s32.html">core_arch::aarch64::neon::generated::vceqz_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_s64.html">core_arch::aarch64::neon::generated::vceqz_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_s8.html">core_arch::aarch64::neon::generated::vceqz_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_u16.html">core_arch::aarch64::neon::generated::vceqz_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_u32.html">core_arch::aarch64::neon::generated::vceqz_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_u64.html">core_arch::aarch64::neon::generated::vceqz_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqz_u8.html">core_arch::aarch64::neon::generated::vceqz_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzd_f64.html">core_arch::aarch64::neon::generated::vceqzd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzd_s64.html">core_arch::aarch64::neon::generated::vceqzd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzd_u64.html">core_arch::aarch64::neon::generated::vceqzd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_f32.html">core_arch::aarch64::neon::generated::vceqzq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_f64.html">core_arch::aarch64::neon::generated::vceqzq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_p64.html">core_arch::aarch64::neon::generated::vceqzq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_p8.html">core_arch::aarch64::neon::generated::vceqzq_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_s16.html">core_arch::aarch64::neon::generated::vceqzq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_s32.html">core_arch::aarch64::neon::generated::vceqzq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_s64.html">core_arch::aarch64::neon::generated::vceqzq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_s8.html">core_arch::aarch64::neon::generated::vceqzq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_u16.html">core_arch::aarch64::neon::generated::vceqzq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_u32.html">core_arch::aarch64::neon::generated::vceqzq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_u64.html">core_arch::aarch64::neon::generated::vceqzq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzq_u8.html">core_arch::aarch64::neon::generated::vceqzq_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vceqzs_f32.html">core_arch::aarch64::neon::generated::vceqzs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcge_f64.html">core_arch::aarch64::neon::generated::vcge_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcge_s64.html">core_arch::aarch64::neon::generated::vcge_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcge_u64.html">core_arch::aarch64::neon::generated::vcge_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcged_f64.html">core_arch::aarch64::neon::generated::vcged_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcged_s64.html">core_arch::aarch64::neon::generated::vcged_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcged_u64.html">core_arch::aarch64::neon::generated::vcged_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgeq_f64.html">core_arch::aarch64::neon::generated::vcgeq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgeq_s64.html">core_arch::aarch64::neon::generated::vcgeq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgeq_u64.html">core_arch::aarch64::neon::generated::vcgeq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcges_f32.html">core_arch::aarch64::neon::generated::vcges_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgez_f32.html">core_arch::aarch64::neon::generated::vcgez_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgez_f64.html">core_arch::aarch64::neon::generated::vcgez_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgez_s16.html">core_arch::aarch64::neon::generated::vcgez_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgez_s32.html">core_arch::aarch64::neon::generated::vcgez_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgez_s64.html">core_arch::aarch64::neon::generated::vcgez_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgez_s8.html">core_arch::aarch64::neon::generated::vcgez_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezd_f64.html">core_arch::aarch64::neon::generated::vcgezd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezd_s64.html">core_arch::aarch64::neon::generated::vcgezd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezq_f32.html">core_arch::aarch64::neon::generated::vcgezq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezq_f64.html">core_arch::aarch64::neon::generated::vcgezq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezq_s16.html">core_arch::aarch64::neon::generated::vcgezq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezq_s32.html">core_arch::aarch64::neon::generated::vcgezq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezq_s64.html">core_arch::aarch64::neon::generated::vcgezq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezq_s8.html">core_arch::aarch64::neon::generated::vcgezq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgezs_f32.html">core_arch::aarch64::neon::generated::vcgezs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgt_f64.html">core_arch::aarch64::neon::generated::vcgt_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgt_s64.html">core_arch::aarch64::neon::generated::vcgt_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgt_u64.html">core_arch::aarch64::neon::generated::vcgt_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtd_f64.html">core_arch::aarch64::neon::generated::vcgtd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtd_s64.html">core_arch::aarch64::neon::generated::vcgtd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtd_u64.html">core_arch::aarch64::neon::generated::vcgtd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtq_f64.html">core_arch::aarch64::neon::generated::vcgtq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtq_s64.html">core_arch::aarch64::neon::generated::vcgtq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtq_u64.html">core_arch::aarch64::neon::generated::vcgtq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgts_f32.html">core_arch::aarch64::neon::generated::vcgts_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtz_f32.html">core_arch::aarch64::neon::generated::vcgtz_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtz_f64.html">core_arch::aarch64::neon::generated::vcgtz_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtz_s16.html">core_arch::aarch64::neon::generated::vcgtz_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtz_s32.html">core_arch::aarch64::neon::generated::vcgtz_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtz_s64.html">core_arch::aarch64::neon::generated::vcgtz_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtz_s8.html">core_arch::aarch64::neon::generated::vcgtz_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzd_f64.html">core_arch::aarch64::neon::generated::vcgtzd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzd_s64.html">core_arch::aarch64::neon::generated::vcgtzd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzq_f32.html">core_arch::aarch64::neon::generated::vcgtzq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzq_f64.html">core_arch::aarch64::neon::generated::vcgtzq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzq_s16.html">core_arch::aarch64::neon::generated::vcgtzq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzq_s32.html">core_arch::aarch64::neon::generated::vcgtzq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzq_s64.html">core_arch::aarch64::neon::generated::vcgtzq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzq_s8.html">core_arch::aarch64::neon::generated::vcgtzq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcgtzs_f32.html">core_arch::aarch64::neon::generated::vcgtzs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcle_f64.html">core_arch::aarch64::neon::generated::vcle_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcle_s64.html">core_arch::aarch64::neon::generated::vcle_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcle_u64.html">core_arch::aarch64::neon::generated::vcle_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcled_f64.html">core_arch::aarch64::neon::generated::vcled_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcled_s64.html">core_arch::aarch64::neon::generated::vcled_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcled_u64.html">core_arch::aarch64::neon::generated::vcled_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcleq_f64.html">core_arch::aarch64::neon::generated::vcleq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcleq_s64.html">core_arch::aarch64::neon::generated::vcleq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcleq_u64.html">core_arch::aarch64::neon::generated::vcleq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcles_f32.html">core_arch::aarch64::neon::generated::vcles_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclez_f32.html">core_arch::aarch64::neon::generated::vclez_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclez_f64.html">core_arch::aarch64::neon::generated::vclez_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclez_s16.html">core_arch::aarch64::neon::generated::vclez_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclez_s32.html">core_arch::aarch64::neon::generated::vclez_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclez_s64.html">core_arch::aarch64::neon::generated::vclez_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclez_s8.html">core_arch::aarch64::neon::generated::vclez_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezd_f64.html">core_arch::aarch64::neon::generated::vclezd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezd_s64.html">core_arch::aarch64::neon::generated::vclezd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezq_f32.html">core_arch::aarch64::neon::generated::vclezq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezq_f64.html">core_arch::aarch64::neon::generated::vclezq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezq_s16.html">core_arch::aarch64::neon::generated::vclezq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezq_s32.html">core_arch::aarch64::neon::generated::vclezq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezq_s64.html">core_arch::aarch64::neon::generated::vclezq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezq_s8.html">core_arch::aarch64::neon::generated::vclezq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclezs_f32.html">core_arch::aarch64::neon::generated::vclezs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclt_f64.html">core_arch::aarch64::neon::generated::vclt_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclt_s64.html">core_arch::aarch64::neon::generated::vclt_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclt_u64.html">core_arch::aarch64::neon::generated::vclt_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltd_f64.html">core_arch::aarch64::neon::generated::vcltd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltd_s64.html">core_arch::aarch64::neon::generated::vcltd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltd_u64.html">core_arch::aarch64::neon::generated::vcltd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltq_f64.html">core_arch::aarch64::neon::generated::vcltq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltq_s64.html">core_arch::aarch64::neon::generated::vcltq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltq_u64.html">core_arch::aarch64::neon::generated::vcltq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vclts_f32.html">core_arch::aarch64::neon::generated::vclts_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltz_f32.html">core_arch::aarch64::neon::generated::vcltz_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltz_f64.html">core_arch::aarch64::neon::generated::vcltz_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltz_s16.html">core_arch::aarch64::neon::generated::vcltz_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltz_s32.html">core_arch::aarch64::neon::generated::vcltz_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltz_s64.html">core_arch::aarch64::neon::generated::vcltz_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltz_s8.html">core_arch::aarch64::neon::generated::vcltz_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzd_f64.html">core_arch::aarch64::neon::generated::vcltzd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzd_s64.html">core_arch::aarch64::neon::generated::vcltzd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzq_f32.html">core_arch::aarch64::neon::generated::vcltzq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzq_f64.html">core_arch::aarch64::neon::generated::vcltzq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzq_s16.html">core_arch::aarch64::neon::generated::vcltzq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzq_s32.html">core_arch::aarch64::neon::generated::vcltzq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzq_s64.html">core_arch::aarch64::neon::generated::vcltzq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzq_s8.html">core_arch::aarch64::neon::generated::vcltzq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcltzs_f32.html">core_arch::aarch64::neon::generated::vcltzs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_f32.html">core_arch::aarch64::neon::generated::vcmla_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_lane_f32.html">core_arch::aarch64::neon::generated::vcmla_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_laneq_f32.html">core_arch::aarch64::neon::generated::vcmla_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot180_f32.html">core_arch::aarch64::neon::generated::vcmla_rot180_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot180_lane_f32.html">core_arch::aarch64::neon::generated::vcmla_rot180_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot180_laneq_f32.html">core_arch::aarch64::neon::generated::vcmla_rot180_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot270_f32.html">core_arch::aarch64::neon::generated::vcmla_rot270_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot270_lane_f32.html">core_arch::aarch64::neon::generated::vcmla_rot270_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot270_laneq_f32.html">core_arch::aarch64::neon::generated::vcmla_rot270_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot90_f32.html">core_arch::aarch64::neon::generated::vcmla_rot90_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot90_lane_f32.html">core_arch::aarch64::neon::generated::vcmla_rot90_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmla_rot90_laneq_f32.html">core_arch::aarch64::neon::generated::vcmla_rot90_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_f32.html">core_arch::aarch64::neon::generated::vcmlaq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_f64.html">core_arch::aarch64::neon::generated::vcmlaq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_lane_f32.html">core_arch::aarch64::neon::generated::vcmlaq_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_laneq_f32.html">core_arch::aarch64::neon::generated::vcmlaq_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot180_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot180_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot180_f64.html">core_arch::aarch64::neon::generated::vcmlaq_rot180_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot180_lane_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot180_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot180_laneq_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot180_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot270_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot270_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot270_f64.html">core_arch::aarch64::neon::generated::vcmlaq_rot270_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot270_lane_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot270_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot270_laneq_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot270_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot90_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot90_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot90_f64.html">core_arch::aarch64::neon::generated::vcmlaq_rot90_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot90_lane_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot90_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcmlaq_rot90_laneq_f32.html">core_arch::aarch64::neon::generated::vcmlaq_rot90_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_f32.html">core_arch::aarch64::neon::generated::vcopy_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_p16.html">core_arch::aarch64::neon::generated::vcopy_lane_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_p8.html">core_arch::aarch64::neon::generated::vcopy_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_s16.html">core_arch::aarch64::neon::generated::vcopy_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_s32.html">core_arch::aarch64::neon::generated::vcopy_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_s8.html">core_arch::aarch64::neon::generated::vcopy_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_u16.html">core_arch::aarch64::neon::generated::vcopy_lane_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_u32.html">core_arch::aarch64::neon::generated::vcopy_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_lane_u8.html">core_arch::aarch64::neon::generated::vcopy_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_f32.html">core_arch::aarch64::neon::generated::vcopy_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_p16.html">core_arch::aarch64::neon::generated::vcopy_laneq_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_p8.html">core_arch::aarch64::neon::generated::vcopy_laneq_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_s16.html">core_arch::aarch64::neon::generated::vcopy_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_s32.html">core_arch::aarch64::neon::generated::vcopy_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_s8.html">core_arch::aarch64::neon::generated::vcopy_laneq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_u16.html">core_arch::aarch64::neon::generated::vcopy_laneq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_u32.html">core_arch::aarch64::neon::generated::vcopy_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopy_laneq_u8.html">core_arch::aarch64::neon::generated::vcopy_laneq_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_f32.html">core_arch::aarch64::neon::generated::vcopyq_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_f64.html">core_arch::aarch64::neon::generated::vcopyq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_p16.html">core_arch::aarch64::neon::generated::vcopyq_lane_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_p64.html">core_arch::aarch64::neon::generated::vcopyq_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_p8.html">core_arch::aarch64::neon::generated::vcopyq_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_s16.html">core_arch::aarch64::neon::generated::vcopyq_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_s32.html">core_arch::aarch64::neon::generated::vcopyq_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_s64.html">core_arch::aarch64::neon::generated::vcopyq_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_s8.html">core_arch::aarch64::neon::generated::vcopyq_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_u16.html">core_arch::aarch64::neon::generated::vcopyq_lane_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_u32.html">core_arch::aarch64::neon::generated::vcopyq_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_u64.html">core_arch::aarch64::neon::generated::vcopyq_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_lane_u8.html">core_arch::aarch64::neon::generated::vcopyq_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_f32.html">core_arch::aarch64::neon::generated::vcopyq_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_f64.html">core_arch::aarch64::neon::generated::vcopyq_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_p16.html">core_arch::aarch64::neon::generated::vcopyq_laneq_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_p64.html">core_arch::aarch64::neon::generated::vcopyq_laneq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_p8.html">core_arch::aarch64::neon::generated::vcopyq_laneq_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_s16.html">core_arch::aarch64::neon::generated::vcopyq_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_s32.html">core_arch::aarch64::neon::generated::vcopyq_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_s64.html">core_arch::aarch64::neon::generated::vcopyq_laneq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_s8.html">core_arch::aarch64::neon::generated::vcopyq_laneq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_u16.html">core_arch::aarch64::neon::generated::vcopyq_laneq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_u32.html">core_arch::aarch64::neon::generated::vcopyq_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_u64.html">core_arch::aarch64::neon::generated::vcopyq_laneq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcopyq_laneq_u8.html">core_arch::aarch64::neon::generated::vcopyq_laneq_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcreate_f64.html">core_arch::aarch64::neon::generated::vcreate_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_f32_f64.html">core_arch::aarch64::neon::generated::vcvt_f32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_f64_f32.html">core_arch::aarch64::neon::generated::vcvt_f64_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_f64_s64.html">core_arch::aarch64::neon::generated::vcvt_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_f64_u64.html">core_arch::aarch64::neon::generated::vcvt_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_high_f32_f64.html">core_arch::aarch64::neon::generated::vcvt_high_f32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_high_f64_f32.html">core_arch::aarch64::neon::generated::vcvt_high_f64_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_n_f64_s64.html">core_arch::aarch64::neon::generated::vcvt_n_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_n_f64_u64.html">core_arch::aarch64::neon::generated::vcvt_n_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_n_s64_f64.html">core_arch::aarch64::neon::generated::vcvt_n_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_n_u64_f64.html">core_arch::aarch64::neon::generated::vcvt_n_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_s64_f64.html">core_arch::aarch64::neon::generated::vcvt_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvt_u64_f64.html">core_arch::aarch64::neon::generated::vcvt_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvta_s32_f32.html">core_arch::aarch64::neon::generated::vcvta_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvta_s64_f64.html">core_arch::aarch64::neon::generated::vcvta_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvta_u32_f32.html">core_arch::aarch64::neon::generated::vcvta_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvta_u64_f64.html">core_arch::aarch64::neon::generated::vcvta_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtad_s64_f64.html">core_arch::aarch64::neon::generated::vcvtad_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtad_u64_f64.html">core_arch::aarch64::neon::generated::vcvtad_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtaq_s32_f32.html">core_arch::aarch64::neon::generated::vcvtaq_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtaq_s64_f64.html">core_arch::aarch64::neon::generated::vcvtaq_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtaq_u32_f32.html">core_arch::aarch64::neon::generated::vcvtaq_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtaq_u64_f64.html">core_arch::aarch64::neon::generated::vcvtaq_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtas_s32_f32.html">core_arch::aarch64::neon::generated::vcvtas_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtas_u32_f32.html">core_arch::aarch64::neon::generated::vcvtas_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_f64_s64.html">core_arch::aarch64::neon::generated::vcvtd_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_f64_u64.html">core_arch::aarch64::neon::generated::vcvtd_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_n_f64_s64.html">core_arch::aarch64::neon::generated::vcvtd_n_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_n_f64_u64.html">core_arch::aarch64::neon::generated::vcvtd_n_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_n_s64_f64.html">core_arch::aarch64::neon::generated::vcvtd_n_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_n_u64_f64.html">core_arch::aarch64::neon::generated::vcvtd_n_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_s64_f64.html">core_arch::aarch64::neon::generated::vcvtd_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtd_u64_f64.html">core_arch::aarch64::neon::generated::vcvtd_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtm_s32_f32.html">core_arch::aarch64::neon::generated::vcvtm_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtm_s64_f64.html">core_arch::aarch64::neon::generated::vcvtm_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtm_u32_f32.html">core_arch::aarch64::neon::generated::vcvtm_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtm_u64_f64.html">core_arch::aarch64::neon::generated::vcvtm_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtmd_s64_f64.html">core_arch::aarch64::neon::generated::vcvtmd_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtmd_u64_f64.html">core_arch::aarch64::neon::generated::vcvtmd_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtmq_s32_f32.html">core_arch::aarch64::neon::generated::vcvtmq_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtmq_s64_f64.html">core_arch::aarch64::neon::generated::vcvtmq_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtmq_u32_f32.html">core_arch::aarch64::neon::generated::vcvtmq_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtmq_u64_f64.html">core_arch::aarch64::neon::generated::vcvtmq_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtms_s32_f32.html">core_arch::aarch64::neon::generated::vcvtms_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtms_u32_f32.html">core_arch::aarch64::neon::generated::vcvtms_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtn_s32_f32.html">core_arch::aarch64::neon::generated::vcvtn_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtn_s64_f64.html">core_arch::aarch64::neon::generated::vcvtn_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtn_u32_f32.html">core_arch::aarch64::neon::generated::vcvtn_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtn_u64_f64.html">core_arch::aarch64::neon::generated::vcvtn_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtnd_s64_f64.html">core_arch::aarch64::neon::generated::vcvtnd_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtnd_u64_f64.html">core_arch::aarch64::neon::generated::vcvtnd_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtnq_s32_f32.html">core_arch::aarch64::neon::generated::vcvtnq_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtnq_s64_f64.html">core_arch::aarch64::neon::generated::vcvtnq_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtnq_u32_f32.html">core_arch::aarch64::neon::generated::vcvtnq_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtnq_u64_f64.html">core_arch::aarch64::neon::generated::vcvtnq_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtns_s32_f32.html">core_arch::aarch64::neon::generated::vcvtns_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtns_u32_f32.html">core_arch::aarch64::neon::generated::vcvtns_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtp_s32_f32.html">core_arch::aarch64::neon::generated::vcvtp_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtp_s64_f64.html">core_arch::aarch64::neon::generated::vcvtp_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtp_u32_f32.html">core_arch::aarch64::neon::generated::vcvtp_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtp_u64_f64.html">core_arch::aarch64::neon::generated::vcvtp_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtpd_s64_f64.html">core_arch::aarch64::neon::generated::vcvtpd_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtpd_u64_f64.html">core_arch::aarch64::neon::generated::vcvtpd_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtpq_s32_f32.html">core_arch::aarch64::neon::generated::vcvtpq_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtpq_s64_f64.html">core_arch::aarch64::neon::generated::vcvtpq_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtpq_u32_f32.html">core_arch::aarch64::neon::generated::vcvtpq_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtpq_u64_f64.html">core_arch::aarch64::neon::generated::vcvtpq_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtps_s32_f32.html">core_arch::aarch64::neon::generated::vcvtps_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtps_u32_f32.html">core_arch::aarch64::neon::generated::vcvtps_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_f64_s64.html">core_arch::aarch64::neon::generated::vcvtq_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_f64_u64.html">core_arch::aarch64::neon::generated::vcvtq_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_n_f64_s64.html">core_arch::aarch64::neon::generated::vcvtq_n_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_n_f64_u64.html">core_arch::aarch64::neon::generated::vcvtq_n_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_n_s64_f64.html">core_arch::aarch64::neon::generated::vcvtq_n_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_n_u64_f64.html">core_arch::aarch64::neon::generated::vcvtq_n_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_s64_f64.html">core_arch::aarch64::neon::generated::vcvtq_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtq_u64_f64.html">core_arch::aarch64::neon::generated::vcvtq_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_f32_s32.html">core_arch::aarch64::neon::generated::vcvts_f32_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_f32_u32.html">core_arch::aarch64::neon::generated::vcvts_f32_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_n_f32_s32.html">core_arch::aarch64::neon::generated::vcvts_n_f32_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_n_f32_u32.html">core_arch::aarch64::neon::generated::vcvts_n_f32_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_n_s32_f32.html">core_arch::aarch64::neon::generated::vcvts_n_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_n_u32_f32.html">core_arch::aarch64::neon::generated::vcvts_n_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_s32_f32.html">core_arch::aarch64::neon::generated::vcvts_s32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvts_u32_f32.html">core_arch::aarch64::neon::generated::vcvts_u32_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtx_f32_f64.html">core_arch::aarch64::neon::generated::vcvtx_f32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtx_high_f32_f64.html">core_arch::aarch64::neon::generated::vcvtx_high_f32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vcvtxd_f32_f64.html">core_arch::aarch64::neon::generated::vcvtxd_f32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdiv_f32.html">core_arch::aarch64::neon::generated::vdiv_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdiv_f64.html">core_arch::aarch64::neon::generated::vdiv_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdivq_f32.html">core_arch::aarch64::neon::generated::vdivq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdivq_f64.html">core_arch::aarch64::neon::generated::vdivq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdot_lane_s32.html">core_arch::aarch64::neon::generated::vdot_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdot_lane_u32.html">core_arch::aarch64::neon::generated::vdot_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdot_laneq_s32.html">core_arch::aarch64::neon::generated::vdot_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdot_laneq_u32.html">core_arch::aarch64::neon::generated::vdot_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdot_s32.html">core_arch::aarch64::neon::generated::vdot_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdot_u32.html">core_arch::aarch64::neon::generated::vdot_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdotq_lane_s32.html">core_arch::aarch64::neon::generated::vdotq_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdotq_lane_u32.html">core_arch::aarch64::neon::generated::vdotq_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdotq_laneq_s32.html">core_arch::aarch64::neon::generated::vdotq_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdotq_laneq_u32.html">core_arch::aarch64::neon::generated::vdotq_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdotq_s32.html">core_arch::aarch64::neon::generated::vdotq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdotq_u32.html">core_arch::aarch64::neon::generated::vdotq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdup_lane_f64.html">core_arch::aarch64::neon::generated::vdup_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdup_lane_p64.html">core_arch::aarch64::neon::generated::vdup_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdup_laneq_f64.html">core_arch::aarch64::neon::generated::vdup_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdup_laneq_p64.html">core_arch::aarch64::neon::generated::vdup_laneq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupb_lane_p8.html">core_arch::aarch64::neon::generated::vdupb_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupb_lane_s8.html">core_arch::aarch64::neon::generated::vdupb_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupb_lane_u8.html">core_arch::aarch64::neon::generated::vdupb_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupb_laneq_p8.html">core_arch::aarch64::neon::generated::vdupb_laneq_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupb_laneq_s8.html">core_arch::aarch64::neon::generated::vdupb_laneq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupb_laneq_u8.html">core_arch::aarch64::neon::generated::vdupb_laneq_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupd_lane_f64.html">core_arch::aarch64::neon::generated::vdupd_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupd_lane_s64.html">core_arch::aarch64::neon::generated::vdupd_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupd_lane_u64.html">core_arch::aarch64::neon::generated::vdupd_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupd_laneq_f64.html">core_arch::aarch64::neon::generated::vdupd_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupd_laneq_s64.html">core_arch::aarch64::neon::generated::vdupd_laneq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupd_laneq_u64.html">core_arch::aarch64::neon::generated::vdupd_laneq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vduph_lane_p16.html">core_arch::aarch64::neon::generated::vduph_lane_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vduph_lane_s16.html">core_arch::aarch64::neon::generated::vduph_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vduph_lane_u16.html">core_arch::aarch64::neon::generated::vduph_lane_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vduph_laneq_p16.html">core_arch::aarch64::neon::generated::vduph_laneq_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vduph_laneq_s16.html">core_arch::aarch64::neon::generated::vduph_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vduph_laneq_u16.html">core_arch::aarch64::neon::generated::vduph_laneq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupq_lane_f64.html">core_arch::aarch64::neon::generated::vdupq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupq_lane_p64.html">core_arch::aarch64::neon::generated::vdupq_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupq_laneq_f64.html">core_arch::aarch64::neon::generated::vdupq_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdupq_laneq_p64.html">core_arch::aarch64::neon::generated::vdupq_laneq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdups_lane_f32.html">core_arch::aarch64::neon::generated::vdups_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdups_lane_s32.html">core_arch::aarch64::neon::generated::vdups_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdups_lane_u32.html">core_arch::aarch64::neon::generated::vdups_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdups_laneq_f32.html">core_arch::aarch64::neon::generated::vdups_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdups_laneq_s32.html">core_arch::aarch64::neon::generated::vdups_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vdups_laneq_u32.html">core_arch::aarch64::neon::generated::vdups_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_s16.html">core_arch::aarch64::neon::generated::veor3q_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_s32.html">core_arch::aarch64::neon::generated::veor3q_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_s64.html">core_arch::aarch64::neon::generated::veor3q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_s8.html">core_arch::aarch64::neon::generated::veor3q_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_u16.html">core_arch::aarch64::neon::generated::veor3q_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_u32.html">core_arch::aarch64::neon::generated::veor3q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_u64.html">core_arch::aarch64::neon::generated::veor3q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.veor3q_u8.html">core_arch::aarch64::neon::generated::veor3q_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vextq_f64.html">core_arch::aarch64::neon::generated::vextq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vextq_p64.html">core_arch::aarch64::neon::generated::vextq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfma_f64.html">core_arch::aarch64::neon::generated::vfma_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfma_lane_f32.html">core_arch::aarch64::neon::generated::vfma_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfma_lane_f64.html">core_arch::aarch64::neon::generated::vfma_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfma_laneq_f32.html">core_arch::aarch64::neon::generated::vfma_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfma_laneq_f64.html">core_arch::aarch64::neon::generated::vfma_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfma_n_f64.html">core_arch::aarch64::neon::generated::vfma_n_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmad_lane_f64.html">core_arch::aarch64::neon::generated::vfmad_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmad_laneq_f64.html">core_arch::aarch64::neon::generated::vfmad_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmaq_f64.html">core_arch::aarch64::neon::generated::vfmaq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmaq_lane_f32.html">core_arch::aarch64::neon::generated::vfmaq_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmaq_lane_f64.html">core_arch::aarch64::neon::generated::vfmaq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmaq_laneq_f32.html">core_arch::aarch64::neon::generated::vfmaq_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmaq_laneq_f64.html">core_arch::aarch64::neon::generated::vfmaq_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmaq_n_f64.html">core_arch::aarch64::neon::generated::vfmaq_n_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmas_lane_f32.html">core_arch::aarch64::neon::generated::vfmas_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmas_laneq_f32.html">core_arch::aarch64::neon::generated::vfmas_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfms_f64.html">core_arch::aarch64::neon::generated::vfms_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfms_lane_f32.html">core_arch::aarch64::neon::generated::vfms_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfms_lane_f64.html">core_arch::aarch64::neon::generated::vfms_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfms_laneq_f32.html">core_arch::aarch64::neon::generated::vfms_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfms_laneq_f64.html">core_arch::aarch64::neon::generated::vfms_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfms_n_f64.html">core_arch::aarch64::neon::generated::vfms_n_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsd_lane_f64.html">core_arch::aarch64::neon::generated::vfmsd_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsd_laneq_f64.html">core_arch::aarch64::neon::generated::vfmsd_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsq_f64.html">core_arch::aarch64::neon::generated::vfmsq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsq_lane_f32.html">core_arch::aarch64::neon::generated::vfmsq_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsq_lane_f64.html">core_arch::aarch64::neon::generated::vfmsq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsq_laneq_f32.html">core_arch::aarch64::neon::generated::vfmsq_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsq_laneq_f64.html">core_arch::aarch64::neon::generated::vfmsq_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmsq_n_f64.html">core_arch::aarch64::neon::generated::vfmsq_n_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmss_lane_f32.html">core_arch::aarch64::neon::generated::vfmss_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vfmss_laneq_f32.html">core_arch::aarch64::neon::generated::vfmss_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld1_f64_x2.html">core_arch::aarch64::neon::generated::vld1_f64_x2</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld1_f64_x3.html">core_arch::aarch64::neon::generated::vld1_f64_x3</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld1_f64_x4.html">core_arch::aarch64::neon::generated::vld1_f64_x4</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld1q_f64_x2.html">core_arch::aarch64::neon::generated::vld1q_f64_x2</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld1q_f64_x3.html">core_arch::aarch64::neon::generated::vld1q_f64_x3</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld1q_f64_x4.html">core_arch::aarch64::neon::generated::vld1q_f64_x4</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2_dup_f64.html">core_arch::aarch64::neon::generated::vld2_dup_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2_f64.html">core_arch::aarch64::neon::generated::vld2_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2_lane_f64.html">core_arch::aarch64::neon::generated::vld2_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2_lane_p64.html">core_arch::aarch64::neon::generated::vld2_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2_lane_s64.html">core_arch::aarch64::neon::generated::vld2_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2_lane_u64.html">core_arch::aarch64::neon::generated::vld2_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_dup_f64.html">core_arch::aarch64::neon::generated::vld2q_dup_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_dup_p64.html">core_arch::aarch64::neon::generated::vld2q_dup_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_dup_s64.html">core_arch::aarch64::neon::generated::vld2q_dup_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_dup_u64.html">core_arch::aarch64::neon::generated::vld2q_dup_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_f64.html">core_arch::aarch64::neon::generated::vld2q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_lane_f64.html">core_arch::aarch64::neon::generated::vld2q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_lane_p64.html">core_arch::aarch64::neon::generated::vld2q_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_lane_p8.html">core_arch::aarch64::neon::generated::vld2q_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_lane_s64.html">core_arch::aarch64::neon::generated::vld2q_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_lane_s8.html">core_arch::aarch64::neon::generated::vld2q_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_lane_u64.html">core_arch::aarch64::neon::generated::vld2q_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_lane_u8.html">core_arch::aarch64::neon::generated::vld2q_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_p64.html">core_arch::aarch64::neon::generated::vld2q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_s64.html">core_arch::aarch64::neon::generated::vld2q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld2q_u64.html">core_arch::aarch64::neon::generated::vld2q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3_dup_f64.html">core_arch::aarch64::neon::generated::vld3_dup_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3_f64.html">core_arch::aarch64::neon::generated::vld3_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3_lane_f64.html">core_arch::aarch64::neon::generated::vld3_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3_lane_p64.html">core_arch::aarch64::neon::generated::vld3_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3_lane_s64.html">core_arch::aarch64::neon::generated::vld3_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3_lane_u64.html">core_arch::aarch64::neon::generated::vld3_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_dup_f64.html">core_arch::aarch64::neon::generated::vld3q_dup_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_dup_p64.html">core_arch::aarch64::neon::generated::vld3q_dup_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_dup_s64.html">core_arch::aarch64::neon::generated::vld3q_dup_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_dup_u64.html">core_arch::aarch64::neon::generated::vld3q_dup_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_f64.html">core_arch::aarch64::neon::generated::vld3q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_lane_f64.html">core_arch::aarch64::neon::generated::vld3q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_lane_p64.html">core_arch::aarch64::neon::generated::vld3q_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_lane_p8.html">core_arch::aarch64::neon::generated::vld3q_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_lane_s64.html">core_arch::aarch64::neon::generated::vld3q_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_lane_s8.html">core_arch::aarch64::neon::generated::vld3q_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_lane_u64.html">core_arch::aarch64::neon::generated::vld3q_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_lane_u8.html">core_arch::aarch64::neon::generated::vld3q_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_p64.html">core_arch::aarch64::neon::generated::vld3q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_s64.html">core_arch::aarch64::neon::generated::vld3q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld3q_u64.html">core_arch::aarch64::neon::generated::vld3q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4_dup_f64.html">core_arch::aarch64::neon::generated::vld4_dup_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4_f64.html">core_arch::aarch64::neon::generated::vld4_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4_lane_f64.html">core_arch::aarch64::neon::generated::vld4_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4_lane_p64.html">core_arch::aarch64::neon::generated::vld4_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4_lane_s64.html">core_arch::aarch64::neon::generated::vld4_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4_lane_u64.html">core_arch::aarch64::neon::generated::vld4_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_dup_f64.html">core_arch::aarch64::neon::generated::vld4q_dup_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_dup_p64.html">core_arch::aarch64::neon::generated::vld4q_dup_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_dup_s64.html">core_arch::aarch64::neon::generated::vld4q_dup_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_dup_u64.html">core_arch::aarch64::neon::generated::vld4q_dup_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_f64.html">core_arch::aarch64::neon::generated::vld4q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_lane_f64.html">core_arch::aarch64::neon::generated::vld4q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_lane_p64.html">core_arch::aarch64::neon::generated::vld4q_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_lane_p8.html">core_arch::aarch64::neon::generated::vld4q_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_lane_s64.html">core_arch::aarch64::neon::generated::vld4q_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_lane_s8.html">core_arch::aarch64::neon::generated::vld4q_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_lane_u64.html">core_arch::aarch64::neon::generated::vld4q_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_lane_u8.html">core_arch::aarch64::neon::generated::vld4q_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_p64.html">core_arch::aarch64::neon::generated::vld4q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_s64.html">core_arch::aarch64::neon::generated::vld4q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vld4q_u64.html">core_arch::aarch64::neon::generated::vld4q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmax_f64.html">core_arch::aarch64::neon::generated::vmax_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmaxnm_f64.html">core_arch::aarch64::neon::generated::vmaxnm_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmaxnmq_f64.html">core_arch::aarch64::neon::generated::vmaxnmq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmaxnmv_f32.html">core_arch::aarch64::neon::generated::vmaxnmv_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmaxnmvq_f32.html">core_arch::aarch64::neon::generated::vmaxnmvq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmaxnmvq_f64.html">core_arch::aarch64::neon::generated::vmaxnmvq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmaxq_f64.html">core_arch::aarch64::neon::generated::vmaxq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmin_f64.html">core_arch::aarch64::neon::generated::vmin_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vminnm_f64.html">core_arch::aarch64::neon::generated::vminnm_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vminnmq_f64.html">core_arch::aarch64::neon::generated::vminnmq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vminnmv_f32.html">core_arch::aarch64::neon::generated::vminnmv_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vminnmvq_f32.html">core_arch::aarch64::neon::generated::vminnmvq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vminnmvq_f64.html">core_arch::aarch64::neon::generated::vminnmvq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vminq_f64.html">core_arch::aarch64::neon::generated::vminq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmla_f64.html">core_arch::aarch64::neon::generated::vmla_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_lane_s16.html">core_arch::aarch64::neon::generated::vmlal_high_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_lane_s32.html">core_arch::aarch64::neon::generated::vmlal_high_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_lane_u16.html">core_arch::aarch64::neon::generated::vmlal_high_lane_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_lane_u32.html">core_arch::aarch64::neon::generated::vmlal_high_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_laneq_s16.html">core_arch::aarch64::neon::generated::vmlal_high_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_laneq_s32.html">core_arch::aarch64::neon::generated::vmlal_high_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_laneq_u16.html">core_arch::aarch64::neon::generated::vmlal_high_laneq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_laneq_u32.html">core_arch::aarch64::neon::generated::vmlal_high_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_n_s16.html">core_arch::aarch64::neon::generated::vmlal_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_n_s32.html">core_arch::aarch64::neon::generated::vmlal_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_n_u16.html">core_arch::aarch64::neon::generated::vmlal_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_n_u32.html">core_arch::aarch64::neon::generated::vmlal_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_s16.html">core_arch::aarch64::neon::generated::vmlal_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_s32.html">core_arch::aarch64::neon::generated::vmlal_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_s8.html">core_arch::aarch64::neon::generated::vmlal_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_u16.html">core_arch::aarch64::neon::generated::vmlal_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_u32.html">core_arch::aarch64::neon::generated::vmlal_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlal_high_u8.html">core_arch::aarch64::neon::generated::vmlal_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlaq_f64.html">core_arch::aarch64::neon::generated::vmlaq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmls_f64.html">core_arch::aarch64::neon::generated::vmls_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_lane_s16.html">core_arch::aarch64::neon::generated::vmlsl_high_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_lane_s32.html">core_arch::aarch64::neon::generated::vmlsl_high_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_lane_u16.html">core_arch::aarch64::neon::generated::vmlsl_high_lane_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_lane_u32.html">core_arch::aarch64::neon::generated::vmlsl_high_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_laneq_s16.html">core_arch::aarch64::neon::generated::vmlsl_high_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_laneq_s32.html">core_arch::aarch64::neon::generated::vmlsl_high_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_laneq_u16.html">core_arch::aarch64::neon::generated::vmlsl_high_laneq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_laneq_u32.html">core_arch::aarch64::neon::generated::vmlsl_high_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_n_s16.html">core_arch::aarch64::neon::generated::vmlsl_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_n_s32.html">core_arch::aarch64::neon::generated::vmlsl_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_n_u16.html">core_arch::aarch64::neon::generated::vmlsl_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_n_u32.html">core_arch::aarch64::neon::generated::vmlsl_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_s16.html">core_arch::aarch64::neon::generated::vmlsl_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_s32.html">core_arch::aarch64::neon::generated::vmlsl_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_s8.html">core_arch::aarch64::neon::generated::vmlsl_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_u16.html">core_arch::aarch64::neon::generated::vmlsl_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_u32.html">core_arch::aarch64::neon::generated::vmlsl_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsl_high_u8.html">core_arch::aarch64::neon::generated::vmlsl_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmlsq_f64.html">core_arch::aarch64::neon::generated::vmlsq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovl_high_s16.html">core_arch::aarch64::neon::generated::vmovl_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovl_high_s32.html">core_arch::aarch64::neon::generated::vmovl_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovl_high_s8.html">core_arch::aarch64::neon::generated::vmovl_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovl_high_u16.html">core_arch::aarch64::neon::generated::vmovl_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovl_high_u32.html">core_arch::aarch64::neon::generated::vmovl_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovl_high_u8.html">core_arch::aarch64::neon::generated::vmovl_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovn_high_s16.html">core_arch::aarch64::neon::generated::vmovn_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovn_high_s32.html">core_arch::aarch64::neon::generated::vmovn_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovn_high_s64.html">core_arch::aarch64::neon::generated::vmovn_high_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovn_high_u16.html">core_arch::aarch64::neon::generated::vmovn_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovn_high_u32.html">core_arch::aarch64::neon::generated::vmovn_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmovn_high_u64.html">core_arch::aarch64::neon::generated::vmovn_high_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmul_f64.html">core_arch::aarch64::neon::generated::vmul_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmul_lane_f64.html">core_arch::aarch64::neon::generated::vmul_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmul_laneq_f64.html">core_arch::aarch64::neon::generated::vmul_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmul_n_f64.html">core_arch::aarch64::neon::generated::vmul_n_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmuld_lane_f64.html">core_arch::aarch64::neon::generated::vmuld_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmuld_laneq_f64.html">core_arch::aarch64::neon::generated::vmuld_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_lane_s16.html">core_arch::aarch64::neon::generated::vmull_high_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_lane_s32.html">core_arch::aarch64::neon::generated::vmull_high_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_lane_u16.html">core_arch::aarch64::neon::generated::vmull_high_lane_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_lane_u32.html">core_arch::aarch64::neon::generated::vmull_high_lane_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_laneq_s16.html">core_arch::aarch64::neon::generated::vmull_high_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_laneq_s32.html">core_arch::aarch64::neon::generated::vmull_high_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_laneq_u16.html">core_arch::aarch64::neon::generated::vmull_high_laneq_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_laneq_u32.html">core_arch::aarch64::neon::generated::vmull_high_laneq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_n_s16.html">core_arch::aarch64::neon::generated::vmull_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_n_s32.html">core_arch::aarch64::neon::generated::vmull_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_n_u16.html">core_arch::aarch64::neon::generated::vmull_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_n_u32.html">core_arch::aarch64::neon::generated::vmull_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_p64.html">core_arch::aarch64::neon::generated::vmull_high_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_p8.html">core_arch::aarch64::neon::generated::vmull_high_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_s16.html">core_arch::aarch64::neon::generated::vmull_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_s32.html">core_arch::aarch64::neon::generated::vmull_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_s8.html">core_arch::aarch64::neon::generated::vmull_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_u16.html">core_arch::aarch64::neon::generated::vmull_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_u32.html">core_arch::aarch64::neon::generated::vmull_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_high_u8.html">core_arch::aarch64::neon::generated::vmull_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmull_p64.html">core_arch::aarch64::neon::generated::vmull_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulq_f64.html">core_arch::aarch64::neon::generated::vmulq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulq_lane_f64.html">core_arch::aarch64::neon::generated::vmulq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulq_laneq_f64.html">core_arch::aarch64::neon::generated::vmulq_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulq_n_f64.html">core_arch::aarch64::neon::generated::vmulq_n_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmuls_lane_f32.html">core_arch::aarch64::neon::generated::vmuls_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmuls_laneq_f32.html">core_arch::aarch64::neon::generated::vmuls_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulx_f32.html">core_arch::aarch64::neon::generated::vmulx_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulx_f64.html">core_arch::aarch64::neon::generated::vmulx_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulx_lane_f32.html">core_arch::aarch64::neon::generated::vmulx_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulx_lane_f64.html">core_arch::aarch64::neon::generated::vmulx_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulx_laneq_f32.html">core_arch::aarch64::neon::generated::vmulx_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulx_laneq_f64.html">core_arch::aarch64::neon::generated::vmulx_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxd_f64.html">core_arch::aarch64::neon::generated::vmulxd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxd_lane_f64.html">core_arch::aarch64::neon::generated::vmulxd_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxd_laneq_f64.html">core_arch::aarch64::neon::generated::vmulxd_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxq_f32.html">core_arch::aarch64::neon::generated::vmulxq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxq_f64.html">core_arch::aarch64::neon::generated::vmulxq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxq_lane_f32.html">core_arch::aarch64::neon::generated::vmulxq_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxq_lane_f64.html">core_arch::aarch64::neon::generated::vmulxq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxq_laneq_f32.html">core_arch::aarch64::neon::generated::vmulxq_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxq_laneq_f64.html">core_arch::aarch64::neon::generated::vmulxq_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxs_f32.html">core_arch::aarch64::neon::generated::vmulxs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxs_lane_f32.html">core_arch::aarch64::neon::generated::vmulxs_lane_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vmulxs_laneq_f32.html">core_arch::aarch64::neon::generated::vmulxs_laneq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vneg_f64.html">core_arch::aarch64::neon::generated::vneg_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vneg_s64.html">core_arch::aarch64::neon::generated::vneg_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vnegd_s64.html">core_arch::aarch64::neon::generated::vnegd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vnegq_f64.html">core_arch::aarch64::neon::generated::vnegq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vnegq_s64.html">core_arch::aarch64::neon::generated::vnegq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpaddd_f64.html">core_arch::aarch64::neon::generated::vpaddd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpaddq_f32.html">core_arch::aarch64::neon::generated::vpaddq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpaddq_f64.html">core_arch::aarch64::neon::generated::vpaddq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpadds_f32.html">core_arch::aarch64::neon::generated::vpadds_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmaxnm_f32.html">core_arch::aarch64::neon::generated::vpmaxnm_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmaxnmq_f32.html">core_arch::aarch64::neon::generated::vpmaxnmq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmaxnmq_f64.html">core_arch::aarch64::neon::generated::vpmaxnmq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmaxnmqd_f64.html">core_arch::aarch64::neon::generated::vpmaxnmqd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmaxnms_f32.html">core_arch::aarch64::neon::generated::vpmaxnms_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmaxqd_f64.html">core_arch::aarch64::neon::generated::vpmaxqd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmaxs_f32.html">core_arch::aarch64::neon::generated::vpmaxs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpminnm_f32.html">core_arch::aarch64::neon::generated::vpminnm_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpminnmq_f32.html">core_arch::aarch64::neon::generated::vpminnmq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpminnmq_f64.html">core_arch::aarch64::neon::generated::vpminnmq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpminnmqd_f64.html">core_arch::aarch64::neon::generated::vpminnmqd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpminnms_f32.html">core_arch::aarch64::neon::generated::vpminnms_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpminqd_f64.html">core_arch::aarch64::neon::generated::vpminqd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vpmins_f32.html">core_arch::aarch64::neon::generated::vpmins_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqabs_s64.html">core_arch::aarch64::neon::generated::vqabs_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqabsb_s8.html">core_arch::aarch64::neon::generated::vqabsb_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqabsd_s64.html">core_arch::aarch64::neon::generated::vqabsd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqabsh_s16.html">core_arch::aarch64::neon::generated::vqabsh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqabsq_s64.html">core_arch::aarch64::neon::generated::vqabsq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqabss_s32.html">core_arch::aarch64::neon::generated::vqabss_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqaddb_s8.html">core_arch::aarch64::neon::generated::vqaddb_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqaddb_u8.html">core_arch::aarch64::neon::generated::vqaddb_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqaddd_s64.html">core_arch::aarch64::neon::generated::vqaddd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqaddd_u64.html">core_arch::aarch64::neon::generated::vqaddd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqaddh_s16.html">core_arch::aarch64::neon::generated::vqaddh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqaddh_u16.html">core_arch::aarch64::neon::generated::vqaddh_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqadds_s32.html">core_arch::aarch64::neon::generated::vqadds_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqadds_u32.html">core_arch::aarch64::neon::generated::vqadds_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_lane_s16.html">core_arch::aarch64::neon::generated::vqdmlal_high_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_lane_s32.html">core_arch::aarch64::neon::generated::vqdmlal_high_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmlal_high_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmlal_high_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_n_s16.html">core_arch::aarch64::neon::generated::vqdmlal_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_n_s32.html">core_arch::aarch64::neon::generated::vqdmlal_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_s16.html">core_arch::aarch64::neon::generated::vqdmlal_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_high_s32.html">core_arch::aarch64::neon::generated::vqdmlal_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmlal_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlal_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmlal_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlalh_lane_s16.html">core_arch::aarch64::neon::generated::vqdmlalh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlalh_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmlalh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlalh_s16.html">core_arch::aarch64::neon::generated::vqdmlalh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlals_lane_s32.html">core_arch::aarch64::neon::generated::vqdmlals_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlals_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmlals_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlals_s32.html">core_arch::aarch64::neon::generated::vqdmlals_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_lane_s16.html">core_arch::aarch64::neon::generated::vqdmlsl_high_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_lane_s32.html">core_arch::aarch64::neon::generated::vqdmlsl_high_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmlsl_high_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmlsl_high_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_n_s16.html">core_arch::aarch64::neon::generated::vqdmlsl_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_n_s32.html">core_arch::aarch64::neon::generated::vqdmlsl_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_s16.html">core_arch::aarch64::neon::generated::vqdmlsl_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_high_s32.html">core_arch::aarch64::neon::generated::vqdmlsl_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmlsl_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsl_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmlsl_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlslh_lane_s16.html">core_arch::aarch64::neon::generated::vqdmlslh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlslh_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmlslh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlslh_s16.html">core_arch::aarch64::neon::generated::vqdmlslh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsls_lane_s32.html">core_arch::aarch64::neon::generated::vqdmlsls_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsls_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmlsls_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmlsls_s32.html">core_arch::aarch64::neon::generated::vqdmlsls_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulh_lane_s16.html">core_arch::aarch64::neon::generated::vqdmulh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulh_lane_s32.html">core_arch::aarch64::neon::generated::vqdmulh_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhh_lane_s16.html">core_arch::aarch64::neon::generated::vqdmulhh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhh_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmulhh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhh_s16.html">core_arch::aarch64::neon::generated::vqdmulhh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhq_lane_s16.html">core_arch::aarch64::neon::generated::vqdmulhq_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhq_lane_s32.html">core_arch::aarch64::neon::generated::vqdmulhq_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhs_lane_s32.html">core_arch::aarch64::neon::generated::vqdmulhs_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhs_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmulhs_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulhs_s32.html">core_arch::aarch64::neon::generated::vqdmulhs_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_lane_s16.html">core_arch::aarch64::neon::generated::vqdmull_high_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_lane_s32.html">core_arch::aarch64::neon::generated::vqdmull_high_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmull_high_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmull_high_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_n_s16.html">core_arch::aarch64::neon::generated::vqdmull_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_n_s32.html">core_arch::aarch64::neon::generated::vqdmull_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_s16.html">core_arch::aarch64::neon::generated::vqdmull_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_high_s32.html">core_arch::aarch64::neon::generated::vqdmull_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmull_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmull_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmull_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmullh_lane_s16.html">core_arch::aarch64::neon::generated::vqdmullh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmullh_laneq_s16.html">core_arch::aarch64::neon::generated::vqdmullh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmullh_s16.html">core_arch::aarch64::neon::generated::vqdmullh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulls_lane_s32.html">core_arch::aarch64::neon::generated::vqdmulls_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulls_laneq_s32.html">core_arch::aarch64::neon::generated::vqdmulls_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqdmulls_s32.html">core_arch::aarch64::neon::generated::vqdmulls_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovn_high_s16.html">core_arch::aarch64::neon::generated::vqmovn_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovn_high_s32.html">core_arch::aarch64::neon::generated::vqmovn_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovn_high_s64.html">core_arch::aarch64::neon::generated::vqmovn_high_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovn_high_u16.html">core_arch::aarch64::neon::generated::vqmovn_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovn_high_u32.html">core_arch::aarch64::neon::generated::vqmovn_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovn_high_u64.html">core_arch::aarch64::neon::generated::vqmovn_high_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovnd_s64.html">core_arch::aarch64::neon::generated::vqmovnd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovnd_u64.html">core_arch::aarch64::neon::generated::vqmovnd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovnh_s16.html">core_arch::aarch64::neon::generated::vqmovnh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovnh_u16.html">core_arch::aarch64::neon::generated::vqmovnh_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovns_s32.html">core_arch::aarch64::neon::generated::vqmovns_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovns_u32.html">core_arch::aarch64::neon::generated::vqmovns_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovun_high_s16.html">core_arch::aarch64::neon::generated::vqmovun_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovun_high_s32.html">core_arch::aarch64::neon::generated::vqmovun_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovun_high_s64.html">core_arch::aarch64::neon::generated::vqmovun_high_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovund_s64.html">core_arch::aarch64::neon::generated::vqmovund_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovunh_s16.html">core_arch::aarch64::neon::generated::vqmovunh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqmovuns_s32.html">core_arch::aarch64::neon::generated::vqmovuns_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqneg_s64.html">core_arch::aarch64::neon::generated::vqneg_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqnegb_s8.html">core_arch::aarch64::neon::generated::vqnegb_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqnegd_s64.html">core_arch::aarch64::neon::generated::vqnegd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqnegh_s16.html">core_arch::aarch64::neon::generated::vqnegh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqnegq_s64.html">core_arch::aarch64::neon::generated::vqnegq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqnegs_s32.html">core_arch::aarch64::neon::generated::vqnegs_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlah_lane_s16.html">core_arch::aarch64::neon::generated::vqrdmlah_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlah_lane_s32.html">core_arch::aarch64::neon::generated::vqrdmlah_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlah_laneq_s16.html">core_arch::aarch64::neon::generated::vqrdmlah_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlah_laneq_s32.html">core_arch::aarch64::neon::generated::vqrdmlah_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlah_s16.html">core_arch::aarch64::neon::generated::vqrdmlah_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlah_s32.html">core_arch::aarch64::neon::generated::vqrdmlah_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahh_lane_s16.html">core_arch::aarch64::neon::generated::vqrdmlahh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahh_laneq_s16.html">core_arch::aarch64::neon::generated::vqrdmlahh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahh_s16.html">core_arch::aarch64::neon::generated::vqrdmlahh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahq_lane_s16.html">core_arch::aarch64::neon::generated::vqrdmlahq_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahq_lane_s32.html">core_arch::aarch64::neon::generated::vqrdmlahq_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahq_laneq_s16.html">core_arch::aarch64::neon::generated::vqrdmlahq_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahq_laneq_s32.html">core_arch::aarch64::neon::generated::vqrdmlahq_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahq_s16.html">core_arch::aarch64::neon::generated::vqrdmlahq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahq_s32.html">core_arch::aarch64::neon::generated::vqrdmlahq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahs_lane_s32.html">core_arch::aarch64::neon::generated::vqrdmlahs_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahs_laneq_s32.html">core_arch::aarch64::neon::generated::vqrdmlahs_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlahs_s32.html">core_arch::aarch64::neon::generated::vqrdmlahs_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlsh_lane_s16.html">core_arch::aarch64::neon::generated::vqrdmlsh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlsh_lane_s32.html">core_arch::aarch64::neon::generated::vqrdmlsh_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlsh_laneq_s16.html">core_arch::aarch64::neon::generated::vqrdmlsh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlsh_laneq_s32.html">core_arch::aarch64::neon::generated::vqrdmlsh_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlsh_s16.html">core_arch::aarch64::neon::generated::vqrdmlsh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlsh_s32.html">core_arch::aarch64::neon::generated::vqrdmlsh_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshh_lane_s16.html">core_arch::aarch64::neon::generated::vqrdmlshh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshh_laneq_s16.html">core_arch::aarch64::neon::generated::vqrdmlshh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshh_s16.html">core_arch::aarch64::neon::generated::vqrdmlshh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshq_lane_s16.html">core_arch::aarch64::neon::generated::vqrdmlshq_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshq_lane_s32.html">core_arch::aarch64::neon::generated::vqrdmlshq_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshq_laneq_s16.html">core_arch::aarch64::neon::generated::vqrdmlshq_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshq_laneq_s32.html">core_arch::aarch64::neon::generated::vqrdmlshq_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshq_s16.html">core_arch::aarch64::neon::generated::vqrdmlshq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshq_s32.html">core_arch::aarch64::neon::generated::vqrdmlshq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshs_lane_s32.html">core_arch::aarch64::neon::generated::vqrdmlshs_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshs_laneq_s32.html">core_arch::aarch64::neon::generated::vqrdmlshs_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmlshs_s32.html">core_arch::aarch64::neon::generated::vqrdmlshs_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmulhh_lane_s16.html">core_arch::aarch64::neon::generated::vqrdmulhh_lane_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmulhh_laneq_s16.html">core_arch::aarch64::neon::generated::vqrdmulhh_laneq_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmulhh_s16.html">core_arch::aarch64::neon::generated::vqrdmulhh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmulhs_lane_s32.html">core_arch::aarch64::neon::generated::vqrdmulhs_lane_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmulhs_laneq_s32.html">core_arch::aarch64::neon::generated::vqrdmulhs_laneq_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrdmulhs_s32.html">core_arch::aarch64::neon::generated::vqrdmulhs_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshlb_s8.html">core_arch::aarch64::neon::generated::vqrshlb_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshlb_u8.html">core_arch::aarch64::neon::generated::vqrshlb_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshld_s64.html">core_arch::aarch64::neon::generated::vqrshld_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshld_u64.html">core_arch::aarch64::neon::generated::vqrshld_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshlh_s16.html">core_arch::aarch64::neon::generated::vqrshlh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshlh_u16.html">core_arch::aarch64::neon::generated::vqrshlh_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshls_s32.html">core_arch::aarch64::neon::generated::vqrshls_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshls_u32.html">core_arch::aarch64::neon::generated::vqrshls_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrn_high_n_s16.html">core_arch::aarch64::neon::generated::vqrshrn_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrn_high_n_s32.html">core_arch::aarch64::neon::generated::vqrshrn_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrn_high_n_s64.html">core_arch::aarch64::neon::generated::vqrshrn_high_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrn_high_n_u16.html">core_arch::aarch64::neon::generated::vqrshrn_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrn_high_n_u32.html">core_arch::aarch64::neon::generated::vqrshrn_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrn_high_n_u64.html">core_arch::aarch64::neon::generated::vqrshrn_high_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrnd_n_s64.html">core_arch::aarch64::neon::generated::vqrshrnd_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrnd_n_u64.html">core_arch::aarch64::neon::generated::vqrshrnd_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrnh_n_s16.html">core_arch::aarch64::neon::generated::vqrshrnh_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrnh_n_u16.html">core_arch::aarch64::neon::generated::vqrshrnh_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrns_n_s32.html">core_arch::aarch64::neon::generated::vqrshrns_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrns_n_u32.html">core_arch::aarch64::neon::generated::vqrshrns_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrun_high_n_s16.html">core_arch::aarch64::neon::generated::vqrshrun_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrun_high_n_s32.html">core_arch::aarch64::neon::generated::vqrshrun_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrun_high_n_s64.html">core_arch::aarch64::neon::generated::vqrshrun_high_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrund_n_s64.html">core_arch::aarch64::neon::generated::vqrshrund_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshrunh_n_s16.html">core_arch::aarch64::neon::generated::vqrshrunh_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqrshruns_n_s32.html">core_arch::aarch64::neon::generated::vqrshruns_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlb_n_s8.html">core_arch::aarch64::neon::generated::vqshlb_n_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlb_n_u8.html">core_arch::aarch64::neon::generated::vqshlb_n_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlb_s8.html">core_arch::aarch64::neon::generated::vqshlb_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlb_u8.html">core_arch::aarch64::neon::generated::vqshlb_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshld_n_s64.html">core_arch::aarch64::neon::generated::vqshld_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshld_n_u64.html">core_arch::aarch64::neon::generated::vqshld_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshld_s64.html">core_arch::aarch64::neon::generated::vqshld_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshld_u64.html">core_arch::aarch64::neon::generated::vqshld_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlh_n_s16.html">core_arch::aarch64::neon::generated::vqshlh_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlh_n_u16.html">core_arch::aarch64::neon::generated::vqshlh_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlh_s16.html">core_arch::aarch64::neon::generated::vqshlh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlh_u16.html">core_arch::aarch64::neon::generated::vqshlh_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshls_n_s32.html">core_arch::aarch64::neon::generated::vqshls_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshls_n_u32.html">core_arch::aarch64::neon::generated::vqshls_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshls_s32.html">core_arch::aarch64::neon::generated::vqshls_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshls_u32.html">core_arch::aarch64::neon::generated::vqshls_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlub_n_s8.html">core_arch::aarch64::neon::generated::vqshlub_n_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlud_n_s64.html">core_arch::aarch64::neon::generated::vqshlud_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshluh_n_s16.html">core_arch::aarch64::neon::generated::vqshluh_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshlus_n_s32.html">core_arch::aarch64::neon::generated::vqshlus_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrn_high_n_s16.html">core_arch::aarch64::neon::generated::vqshrn_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrn_high_n_s32.html">core_arch::aarch64::neon::generated::vqshrn_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrn_high_n_s64.html">core_arch::aarch64::neon::generated::vqshrn_high_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrn_high_n_u16.html">core_arch::aarch64::neon::generated::vqshrn_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrn_high_n_u32.html">core_arch::aarch64::neon::generated::vqshrn_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrn_high_n_u64.html">core_arch::aarch64::neon::generated::vqshrn_high_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrnd_n_s64.html">core_arch::aarch64::neon::generated::vqshrnd_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrnd_n_u64.html">core_arch::aarch64::neon::generated::vqshrnd_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrnh_n_s16.html">core_arch::aarch64::neon::generated::vqshrnh_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrnh_n_u16.html">core_arch::aarch64::neon::generated::vqshrnh_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrns_n_s32.html">core_arch::aarch64::neon::generated::vqshrns_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrns_n_u32.html">core_arch::aarch64::neon::generated::vqshrns_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrun_high_n_s16.html">core_arch::aarch64::neon::generated::vqshrun_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrun_high_n_s32.html">core_arch::aarch64::neon::generated::vqshrun_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrun_high_n_s64.html">core_arch::aarch64::neon::generated::vqshrun_high_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrund_n_s64.html">core_arch::aarch64::neon::generated::vqshrund_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshrunh_n_s16.html">core_arch::aarch64::neon::generated::vqshrunh_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqshruns_n_s32.html">core_arch::aarch64::neon::generated::vqshruns_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubb_s8.html">core_arch::aarch64::neon::generated::vqsubb_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubb_u8.html">core_arch::aarch64::neon::generated::vqsubb_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubd_s64.html">core_arch::aarch64::neon::generated::vqsubd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubd_u64.html">core_arch::aarch64::neon::generated::vqsubd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubh_s16.html">core_arch::aarch64::neon::generated::vqsubh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubh_u16.html">core_arch::aarch64::neon::generated::vqsubh_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubs_s32.html">core_arch::aarch64::neon::generated::vqsubs_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vqsubs_u32.html">core_arch::aarch64::neon::generated::vqsubs_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrax1q_u64.html">core_arch::aarch64::neon::generated::vrax1q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrbit_p8.html">core_arch::aarch64::neon::generated::vrbit_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrbit_s8.html">core_arch::aarch64::neon::generated::vrbit_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrbit_u8.html">core_arch::aarch64::neon::generated::vrbit_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrbitq_p8.html">core_arch::aarch64::neon::generated::vrbitq_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrbitq_s8.html">core_arch::aarch64::neon::generated::vrbitq_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrbitq_u8.html">core_arch::aarch64::neon::generated::vrbitq_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpe_f64.html">core_arch::aarch64::neon::generated::vrecpe_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecped_f64.html">core_arch::aarch64::neon::generated::vrecped_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpeq_f64.html">core_arch::aarch64::neon::generated::vrecpeq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpes_f32.html">core_arch::aarch64::neon::generated::vrecpes_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecps_f64.html">core_arch::aarch64::neon::generated::vrecps_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpsd_f64.html">core_arch::aarch64::neon::generated::vrecpsd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpsq_f64.html">core_arch::aarch64::neon::generated::vrecpsq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpss_f32.html">core_arch::aarch64::neon::generated::vrecpss_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpxd_f64.html">core_arch::aarch64::neon::generated::vrecpxd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrecpxs_f32.html">core_arch::aarch64::neon::generated::vrecpxs_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f32_f64.html">core_arch::aarch64::neon::generated::vreinterpret_f32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f32_p64.html">core_arch::aarch64::neon::generated::vreinterpret_f32_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_f32.html">core_arch::aarch64::neon::generated::vreinterpret_f64_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_p16.html">core_arch::aarch64::neon::generated::vreinterpret_f64_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_p64.html">core_arch::aarch64::neon::generated::vreinterpret_f64_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_p8.html">core_arch::aarch64::neon::generated::vreinterpret_f64_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_s16.html">core_arch::aarch64::neon::generated::vreinterpret_f64_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_s32.html">core_arch::aarch64::neon::generated::vreinterpret_f64_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_s64.html">core_arch::aarch64::neon::generated::vreinterpret_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_s8.html">core_arch::aarch64::neon::generated::vreinterpret_f64_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_u16.html">core_arch::aarch64::neon::generated::vreinterpret_f64_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_u32.html">core_arch::aarch64::neon::generated::vreinterpret_f64_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_u64.html">core_arch::aarch64::neon::generated::vreinterpret_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_f64_u8.html">core_arch::aarch64::neon::generated::vreinterpret_f64_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_p16_f64.html">core_arch::aarch64::neon::generated::vreinterpret_p16_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_p64_f32.html">core_arch::aarch64::neon::generated::vreinterpret_p64_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_p64_f64.html">core_arch::aarch64::neon::generated::vreinterpret_p64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_p64_s64.html">core_arch::aarch64::neon::generated::vreinterpret_p64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_p64_u64.html">core_arch::aarch64::neon::generated::vreinterpret_p64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_p8_f64.html">core_arch::aarch64::neon::generated::vreinterpret_p8_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_s16_f64.html">core_arch::aarch64::neon::generated::vreinterpret_s16_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_s32_f64.html">core_arch::aarch64::neon::generated::vreinterpret_s32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_s64_f64.html">core_arch::aarch64::neon::generated::vreinterpret_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_s64_p64.html">core_arch::aarch64::neon::generated::vreinterpret_s64_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_s8_f64.html">core_arch::aarch64::neon::generated::vreinterpret_s8_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_u16_f64.html">core_arch::aarch64::neon::generated::vreinterpret_u16_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_u32_f64.html">core_arch::aarch64::neon::generated::vreinterpret_u32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_u64_f64.html">core_arch::aarch64::neon::generated::vreinterpret_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_u64_p64.html">core_arch::aarch64::neon::generated::vreinterpret_u64_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpret_u8_f64.html">core_arch::aarch64::neon::generated::vreinterpret_u8_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f32_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_f32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f32_p64.html">core_arch::aarch64::neon::generated::vreinterpretq_f32_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_f32.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_p128.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_p128</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_p16.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_p64.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_p8.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_s16.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_s32.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_s64.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_s8.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_u16.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_u32.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_u64.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_f64_u8.html">core_arch::aarch64::neon::generated::vreinterpretq_f64_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_p128_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_p128_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_p16_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_p16_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_p64_f32.html">core_arch::aarch64::neon::generated::vreinterpretq_p64_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_p64_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_p64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_p64_s64.html">core_arch::aarch64::neon::generated::vreinterpretq_p64_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_p64_u64.html">core_arch::aarch64::neon::generated::vreinterpretq_p64_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_p8_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_p8_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_s16_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_s16_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_s32_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_s32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_s64_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_s64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_s64_p64.html">core_arch::aarch64::neon::generated::vreinterpretq_s64_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_s8_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_s8_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_u16_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_u16_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_u32_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_u32_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_u64_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_u64_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_u64_p64.html">core_arch::aarch64::neon::generated::vreinterpretq_u64_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vreinterpretq_u8_f64.html">core_arch::aarch64::neon::generated::vreinterpretq_u8_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd32x_f32.html">core_arch::aarch64::neon::generated::vrnd32x_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd32xq_f32.html">core_arch::aarch64::neon::generated::vrnd32xq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd32z_f32.html">core_arch::aarch64::neon::generated::vrnd32z_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd32zq_f32.html">core_arch::aarch64::neon::generated::vrnd32zq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd64x_f32.html">core_arch::aarch64::neon::generated::vrnd64x_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd64xq_f32.html">core_arch::aarch64::neon::generated::vrnd64xq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd64z_f32.html">core_arch::aarch64::neon::generated::vrnd64z_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd64zq_f32.html">core_arch::aarch64::neon::generated::vrnd64zq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd_f32.html">core_arch::aarch64::neon::generated::vrnd_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnd_f64.html">core_arch::aarch64::neon::generated::vrnd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnda_f32.html">core_arch::aarch64::neon::generated::vrnda_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrnda_f64.html">core_arch::aarch64::neon::generated::vrnda_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndaq_f32.html">core_arch::aarch64::neon::generated::vrndaq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndaq_f64.html">core_arch::aarch64::neon::generated::vrndaq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndi_f32.html">core_arch::aarch64::neon::generated::vrndi_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndi_f64.html">core_arch::aarch64::neon::generated::vrndi_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndiq_f32.html">core_arch::aarch64::neon::generated::vrndiq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndiq_f64.html">core_arch::aarch64::neon::generated::vrndiq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndm_f32.html">core_arch::aarch64::neon::generated::vrndm_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndm_f64.html">core_arch::aarch64::neon::generated::vrndm_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndmq_f32.html">core_arch::aarch64::neon::generated::vrndmq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndmq_f64.html">core_arch::aarch64::neon::generated::vrndmq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndn_f64.html">core_arch::aarch64::neon::generated::vrndn_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndnq_f64.html">core_arch::aarch64::neon::generated::vrndnq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndns_f32.html">core_arch::aarch64::neon::generated::vrndns_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndp_f32.html">core_arch::aarch64::neon::generated::vrndp_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndp_f64.html">core_arch::aarch64::neon::generated::vrndp_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndpq_f32.html">core_arch::aarch64::neon::generated::vrndpq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndpq_f64.html">core_arch::aarch64::neon::generated::vrndpq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndq_f32.html">core_arch::aarch64::neon::generated::vrndq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndq_f64.html">core_arch::aarch64::neon::generated::vrndq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndx_f32.html">core_arch::aarch64::neon::generated::vrndx_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndx_f64.html">core_arch::aarch64::neon::generated::vrndx_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndxq_f32.html">core_arch::aarch64::neon::generated::vrndxq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrndxq_f64.html">core_arch::aarch64::neon::generated::vrndxq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshld_s64.html">core_arch::aarch64::neon::generated::vrshld_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshld_u64.html">core_arch::aarch64::neon::generated::vrshld_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrd_n_s64.html">core_arch::aarch64::neon::generated::vrshrd_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrd_n_u64.html">core_arch::aarch64::neon::generated::vrshrd_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrn_high_n_s16.html">core_arch::aarch64::neon::generated::vrshrn_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrn_high_n_s32.html">core_arch::aarch64::neon::generated::vrshrn_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrn_high_n_s64.html">core_arch::aarch64::neon::generated::vrshrn_high_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrn_high_n_u16.html">core_arch::aarch64::neon::generated::vrshrn_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrn_high_n_u32.html">core_arch::aarch64::neon::generated::vrshrn_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrshrn_high_n_u64.html">core_arch::aarch64::neon::generated::vrshrn_high_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrte_f64.html">core_arch::aarch64::neon::generated::vrsqrte_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrted_f64.html">core_arch::aarch64::neon::generated::vrsqrted_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrteq_f64.html">core_arch::aarch64::neon::generated::vrsqrteq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrtes_f32.html">core_arch::aarch64::neon::generated::vrsqrtes_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrts_f64.html">core_arch::aarch64::neon::generated::vrsqrts_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrtsd_f64.html">core_arch::aarch64::neon::generated::vrsqrtsd_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrtsq_f64.html">core_arch::aarch64::neon::generated::vrsqrtsq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsqrtss_f32.html">core_arch::aarch64::neon::generated::vrsqrtss_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsrad_n_s64.html">core_arch::aarch64::neon::generated::vrsrad_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsrad_n_u64.html">core_arch::aarch64::neon::generated::vrsrad_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsubhn_high_s16.html">core_arch::aarch64::neon::generated::vrsubhn_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsubhn_high_s32.html">core_arch::aarch64::neon::generated::vrsubhn_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsubhn_high_s64.html">core_arch::aarch64::neon::generated::vrsubhn_high_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsubhn_high_u16.html">core_arch::aarch64::neon::generated::vrsubhn_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsubhn_high_u32.html">core_arch::aarch64::neon::generated::vrsubhn_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vrsubhn_high_u64.html">core_arch::aarch64::neon::generated::vrsubhn_high_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vset_lane_f64.html">core_arch::aarch64::neon::generated::vset_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsetq_lane_f64.html">core_arch::aarch64::neon::generated::vsetq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsha512h2q_u64.html">core_arch::aarch64::neon::generated::vsha512h2q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsha512hq_u64.html">core_arch::aarch64::neon::generated::vsha512hq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsha512su0q_u64.html">core_arch::aarch64::neon::generated::vsha512su0q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsha512su1q_u64.html">core_arch::aarch64::neon::generated::vsha512su1q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshld_s64.html">core_arch::aarch64::neon::generated::vshld_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshld_u64.html">core_arch::aarch64::neon::generated::vshld_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshll_high_n_s16.html">core_arch::aarch64::neon::generated::vshll_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshll_high_n_s32.html">core_arch::aarch64::neon::generated::vshll_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshll_high_n_s8.html">core_arch::aarch64::neon::generated::vshll_high_n_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshll_high_n_u16.html">core_arch::aarch64::neon::generated::vshll_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshll_high_n_u32.html">core_arch::aarch64::neon::generated::vshll_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshll_high_n_u8.html">core_arch::aarch64::neon::generated::vshll_high_n_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshrn_high_n_s16.html">core_arch::aarch64::neon::generated::vshrn_high_n_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshrn_high_n_s32.html">core_arch::aarch64::neon::generated::vshrn_high_n_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshrn_high_n_s64.html">core_arch::aarch64::neon::generated::vshrn_high_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshrn_high_n_u16.html">core_arch::aarch64::neon::generated::vshrn_high_n_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshrn_high_n_u32.html">core_arch::aarch64::neon::generated::vshrn_high_n_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vshrn_high_n_u64.html">core_arch::aarch64::neon::generated::vshrn_high_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vslid_n_s64.html">core_arch::aarch64::neon::generated::vslid_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vslid_n_u64.html">core_arch::aarch64::neon::generated::vslid_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsm3partw1q_u32.html">core_arch::aarch64::neon::generated::vsm3partw1q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsm3partw2q_u32.html">core_arch::aarch64::neon::generated::vsm3partw2q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsm3ss1q_u32.html">core_arch::aarch64::neon::generated::vsm3ss1q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsm4ekeyq_u32.html">core_arch::aarch64::neon::generated::vsm4ekeyq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsm4eq_u32.html">core_arch::aarch64::neon::generated::vsm4eq_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqaddb_u8.html">core_arch::aarch64::neon::generated::vsqaddb_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqaddd_u64.html">core_arch::aarch64::neon::generated::vsqaddd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqaddh_u16.html">core_arch::aarch64::neon::generated::vsqaddh_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqadds_u32.html">core_arch::aarch64::neon::generated::vsqadds_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqrt_f32.html">core_arch::aarch64::neon::generated::vsqrt_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqrt_f64.html">core_arch::aarch64::neon::generated::vsqrt_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqrtq_f32.html">core_arch::aarch64::neon::generated::vsqrtq_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsqrtq_f64.html">core_arch::aarch64::neon::generated::vsqrtq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsrid_n_s64.html">core_arch::aarch64::neon::generated::vsrid_n_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsrid_n_u64.html">core_arch::aarch64::neon::generated::vsrid_n_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1_f64_x2.html">core_arch::aarch64::neon::generated::vst1_f64_x2</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1_f64_x3.html">core_arch::aarch64::neon::generated::vst1_f64_x3</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1_f64_x4.html">core_arch::aarch64::neon::generated::vst1_f64_x4</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1_lane_f64.html">core_arch::aarch64::neon::generated::vst1_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1q_f64_x2.html">core_arch::aarch64::neon::generated::vst1q_f64_x2</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1q_f64_x3.html">core_arch::aarch64::neon::generated::vst1q_f64_x3</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1q_f64_x4.html">core_arch::aarch64::neon::generated::vst1q_f64_x4</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst1q_lane_f64.html">core_arch::aarch64::neon::generated::vst1q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2_f64.html">core_arch::aarch64::neon::generated::vst2_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2_lane_f64.html">core_arch::aarch64::neon::generated::vst2_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2_lane_p64.html">core_arch::aarch64::neon::generated::vst2_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2_lane_s64.html">core_arch::aarch64::neon::generated::vst2_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2_lane_u64.html">core_arch::aarch64::neon::generated::vst2_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_f64.html">core_arch::aarch64::neon::generated::vst2q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_lane_f64.html">core_arch::aarch64::neon::generated::vst2q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_lane_p64.html">core_arch::aarch64::neon::generated::vst2q_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_lane_p8.html">core_arch::aarch64::neon::generated::vst2q_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_lane_s64.html">core_arch::aarch64::neon::generated::vst2q_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_lane_s8.html">core_arch::aarch64::neon::generated::vst2q_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_lane_u64.html">core_arch::aarch64::neon::generated::vst2q_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_lane_u8.html">core_arch::aarch64::neon::generated::vst2q_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_p64.html">core_arch::aarch64::neon::generated::vst2q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_s64.html">core_arch::aarch64::neon::generated::vst2q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst2q_u64.html">core_arch::aarch64::neon::generated::vst2q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3_f64.html">core_arch::aarch64::neon::generated::vst3_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3_lane_f64.html">core_arch::aarch64::neon::generated::vst3_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3_lane_p64.html">core_arch::aarch64::neon::generated::vst3_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3_lane_s64.html">core_arch::aarch64::neon::generated::vst3_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3_lane_u64.html">core_arch::aarch64::neon::generated::vst3_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_f64.html">core_arch::aarch64::neon::generated::vst3q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_lane_f64.html">core_arch::aarch64::neon::generated::vst3q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_lane_p64.html">core_arch::aarch64::neon::generated::vst3q_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_lane_p8.html">core_arch::aarch64::neon::generated::vst3q_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_lane_s64.html">core_arch::aarch64::neon::generated::vst3q_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_lane_s8.html">core_arch::aarch64::neon::generated::vst3q_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_lane_u64.html">core_arch::aarch64::neon::generated::vst3q_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_lane_u8.html">core_arch::aarch64::neon::generated::vst3q_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_p64.html">core_arch::aarch64::neon::generated::vst3q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_s64.html">core_arch::aarch64::neon::generated::vst3q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst3q_u64.html">core_arch::aarch64::neon::generated::vst3q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4_f64.html">core_arch::aarch64::neon::generated::vst4_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4_lane_f64.html">core_arch::aarch64::neon::generated::vst4_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4_lane_p64.html">core_arch::aarch64::neon::generated::vst4_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4_lane_s64.html">core_arch::aarch64::neon::generated::vst4_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4_lane_u64.html">core_arch::aarch64::neon::generated::vst4_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_f64.html">core_arch::aarch64::neon::generated::vst4q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_lane_f64.html">core_arch::aarch64::neon::generated::vst4q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_lane_p64.html">core_arch::aarch64::neon::generated::vst4q_lane_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_lane_p8.html">core_arch::aarch64::neon::generated::vst4q_lane_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_lane_s64.html">core_arch::aarch64::neon::generated::vst4q_lane_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_lane_s8.html">core_arch::aarch64::neon::generated::vst4q_lane_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_lane_u64.html">core_arch::aarch64::neon::generated::vst4q_lane_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_lane_u8.html">core_arch::aarch64::neon::generated::vst4q_lane_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_p64.html">core_arch::aarch64::neon::generated::vst4q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_s64.html">core_arch::aarch64::neon::generated::vst4q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vst4q_u64.html">core_arch::aarch64::neon::generated::vst4q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsub_f64.html">core_arch::aarch64::neon::generated::vsub_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubd_s64.html">core_arch::aarch64::neon::generated::vsubd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubd_u64.html">core_arch::aarch64::neon::generated::vsubd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubl_high_s16.html">core_arch::aarch64::neon::generated::vsubl_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubl_high_s32.html">core_arch::aarch64::neon::generated::vsubl_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubl_high_s8.html">core_arch::aarch64::neon::generated::vsubl_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubl_high_u16.html">core_arch::aarch64::neon::generated::vsubl_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubl_high_u32.html">core_arch::aarch64::neon::generated::vsubl_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubl_high_u8.html">core_arch::aarch64::neon::generated::vsubl_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubq_f64.html">core_arch::aarch64::neon::generated::vsubq_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubw_high_s16.html">core_arch::aarch64::neon::generated::vsubw_high_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubw_high_s32.html">core_arch::aarch64::neon::generated::vsubw_high_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubw_high_s8.html">core_arch::aarch64::neon::generated::vsubw_high_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubw_high_u16.html">core_arch::aarch64::neon::generated::vsubw_high_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubw_high_u32.html">core_arch::aarch64::neon::generated::vsubw_high_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vsubw_high_u8.html">core_arch::aarch64::neon::generated::vsubw_high_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_f32.html">core_arch::aarch64::neon::generated::vtrn1_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_p16.html">core_arch::aarch64::neon::generated::vtrn1_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_p8.html">core_arch::aarch64::neon::generated::vtrn1_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_s16.html">core_arch::aarch64::neon::generated::vtrn1_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_s32.html">core_arch::aarch64::neon::generated::vtrn1_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_s8.html">core_arch::aarch64::neon::generated::vtrn1_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_u16.html">core_arch::aarch64::neon::generated::vtrn1_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_u32.html">core_arch::aarch64::neon::generated::vtrn1_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1_u8.html">core_arch::aarch64::neon::generated::vtrn1_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_f32.html">core_arch::aarch64::neon::generated::vtrn1q_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_f64.html">core_arch::aarch64::neon::generated::vtrn1q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_p16.html">core_arch::aarch64::neon::generated::vtrn1q_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_p64.html">core_arch::aarch64::neon::generated::vtrn1q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_p8.html">core_arch::aarch64::neon::generated::vtrn1q_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_s16.html">core_arch::aarch64::neon::generated::vtrn1q_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_s32.html">core_arch::aarch64::neon::generated::vtrn1q_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_s64.html">core_arch::aarch64::neon::generated::vtrn1q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_s8.html">core_arch::aarch64::neon::generated::vtrn1q_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_u16.html">core_arch::aarch64::neon::generated::vtrn1q_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_u32.html">core_arch::aarch64::neon::generated::vtrn1q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_u64.html">core_arch::aarch64::neon::generated::vtrn1q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn1q_u8.html">core_arch::aarch64::neon::generated::vtrn1q_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_f32.html">core_arch::aarch64::neon::generated::vtrn2_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_p16.html">core_arch::aarch64::neon::generated::vtrn2_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_p8.html">core_arch::aarch64::neon::generated::vtrn2_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_s16.html">core_arch::aarch64::neon::generated::vtrn2_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_s32.html">core_arch::aarch64::neon::generated::vtrn2_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_s8.html">core_arch::aarch64::neon::generated::vtrn2_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_u16.html">core_arch::aarch64::neon::generated::vtrn2_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_u32.html">core_arch::aarch64::neon::generated::vtrn2_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2_u8.html">core_arch::aarch64::neon::generated::vtrn2_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_f32.html">core_arch::aarch64::neon::generated::vtrn2q_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_f64.html">core_arch::aarch64::neon::generated::vtrn2q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_p16.html">core_arch::aarch64::neon::generated::vtrn2q_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_p64.html">core_arch::aarch64::neon::generated::vtrn2q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_p8.html">core_arch::aarch64::neon::generated::vtrn2q_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_s16.html">core_arch::aarch64::neon::generated::vtrn2q_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_s32.html">core_arch::aarch64::neon::generated::vtrn2q_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_s64.html">core_arch::aarch64::neon::generated::vtrn2q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_s8.html">core_arch::aarch64::neon::generated::vtrn2q_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_u16.html">core_arch::aarch64::neon::generated::vtrn2q_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_u32.html">core_arch::aarch64::neon::generated::vtrn2q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_u64.html">core_arch::aarch64::neon::generated::vtrn2q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtrn2q_u8.html">core_arch::aarch64::neon::generated::vtrn2q_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtst_p64.html">core_arch::aarch64::neon::generated::vtst_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtst_s64.html">core_arch::aarch64::neon::generated::vtst_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtst_u64.html">core_arch::aarch64::neon::generated::vtst_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtstd_s64.html">core_arch::aarch64::neon::generated::vtstd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtstd_u64.html">core_arch::aarch64::neon::generated::vtstd_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtstq_p64.html">core_arch::aarch64::neon::generated::vtstq_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtstq_s64.html">core_arch::aarch64::neon::generated::vtstq_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vtstq_u64.html">core_arch::aarch64::neon::generated::vtstq_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuqaddb_s8.html">core_arch::aarch64::neon::generated::vuqaddb_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuqaddd_s64.html">core_arch::aarch64::neon::generated::vuqaddd_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuqaddh_s16.html">core_arch::aarch64::neon::generated::vuqaddh_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuqadds_s32.html">core_arch::aarch64::neon::generated::vuqadds_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_f32.html">core_arch::aarch64::neon::generated::vuzp1_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_p16.html">core_arch::aarch64::neon::generated::vuzp1_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_p8.html">core_arch::aarch64::neon::generated::vuzp1_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_s16.html">core_arch::aarch64::neon::generated::vuzp1_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_s32.html">core_arch::aarch64::neon::generated::vuzp1_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_s8.html">core_arch::aarch64::neon::generated::vuzp1_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_u16.html">core_arch::aarch64::neon::generated::vuzp1_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_u32.html">core_arch::aarch64::neon::generated::vuzp1_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1_u8.html">core_arch::aarch64::neon::generated::vuzp1_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_f32.html">core_arch::aarch64::neon::generated::vuzp1q_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_f64.html">core_arch::aarch64::neon::generated::vuzp1q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_p16.html">core_arch::aarch64::neon::generated::vuzp1q_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_p64.html">core_arch::aarch64::neon::generated::vuzp1q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_p8.html">core_arch::aarch64::neon::generated::vuzp1q_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_s16.html">core_arch::aarch64::neon::generated::vuzp1q_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_s32.html">core_arch::aarch64::neon::generated::vuzp1q_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_s64.html">core_arch::aarch64::neon::generated::vuzp1q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_s8.html">core_arch::aarch64::neon::generated::vuzp1q_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_u16.html">core_arch::aarch64::neon::generated::vuzp1q_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_u32.html">core_arch::aarch64::neon::generated::vuzp1q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_u64.html">core_arch::aarch64::neon::generated::vuzp1q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp1q_u8.html">core_arch::aarch64::neon::generated::vuzp1q_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_f32.html">core_arch::aarch64::neon::generated::vuzp2_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_p16.html">core_arch::aarch64::neon::generated::vuzp2_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_p8.html">core_arch::aarch64::neon::generated::vuzp2_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_s16.html">core_arch::aarch64::neon::generated::vuzp2_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_s32.html">core_arch::aarch64::neon::generated::vuzp2_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_s8.html">core_arch::aarch64::neon::generated::vuzp2_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_u16.html">core_arch::aarch64::neon::generated::vuzp2_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_u32.html">core_arch::aarch64::neon::generated::vuzp2_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2_u8.html">core_arch::aarch64::neon::generated::vuzp2_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_f32.html">core_arch::aarch64::neon::generated::vuzp2q_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_f64.html">core_arch::aarch64::neon::generated::vuzp2q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_p16.html">core_arch::aarch64::neon::generated::vuzp2q_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_p64.html">core_arch::aarch64::neon::generated::vuzp2q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_p8.html">core_arch::aarch64::neon::generated::vuzp2q_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_s16.html">core_arch::aarch64::neon::generated::vuzp2q_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_s32.html">core_arch::aarch64::neon::generated::vuzp2q_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_s64.html">core_arch::aarch64::neon::generated::vuzp2q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_s8.html">core_arch::aarch64::neon::generated::vuzp2q_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_u16.html">core_arch::aarch64::neon::generated::vuzp2q_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_u32.html">core_arch::aarch64::neon::generated::vuzp2q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_u64.html">core_arch::aarch64::neon::generated::vuzp2q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vuzp2q_u8.html">core_arch::aarch64::neon::generated::vuzp2q_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_f32.html">core_arch::aarch64::neon::generated::vzip1_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_p16.html">core_arch::aarch64::neon::generated::vzip1_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_p8.html">core_arch::aarch64::neon::generated::vzip1_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_s16.html">core_arch::aarch64::neon::generated::vzip1_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_s32.html">core_arch::aarch64::neon::generated::vzip1_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_s8.html">core_arch::aarch64::neon::generated::vzip1_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_u16.html">core_arch::aarch64::neon::generated::vzip1_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_u32.html">core_arch::aarch64::neon::generated::vzip1_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1_u8.html">core_arch::aarch64::neon::generated::vzip1_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_f32.html">core_arch::aarch64::neon::generated::vzip1q_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_f64.html">core_arch::aarch64::neon::generated::vzip1q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_p16.html">core_arch::aarch64::neon::generated::vzip1q_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_p64.html">core_arch::aarch64::neon::generated::vzip1q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_p8.html">core_arch::aarch64::neon::generated::vzip1q_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_s16.html">core_arch::aarch64::neon::generated::vzip1q_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_s32.html">core_arch::aarch64::neon::generated::vzip1q_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_s64.html">core_arch::aarch64::neon::generated::vzip1q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_s8.html">core_arch::aarch64::neon::generated::vzip1q_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_u16.html">core_arch::aarch64::neon::generated::vzip1q_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_u32.html">core_arch::aarch64::neon::generated::vzip1q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_u64.html">core_arch::aarch64::neon::generated::vzip1q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip1q_u8.html">core_arch::aarch64::neon::generated::vzip1q_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_f32.html">core_arch::aarch64::neon::generated::vzip2_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_p16.html">core_arch::aarch64::neon::generated::vzip2_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_p8.html">core_arch::aarch64::neon::generated::vzip2_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_s16.html">core_arch::aarch64::neon::generated::vzip2_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_s32.html">core_arch::aarch64::neon::generated::vzip2_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_s8.html">core_arch::aarch64::neon::generated::vzip2_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_u16.html">core_arch::aarch64::neon::generated::vzip2_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_u32.html">core_arch::aarch64::neon::generated::vzip2_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2_u8.html">core_arch::aarch64::neon::generated::vzip2_u8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_f32.html">core_arch::aarch64::neon::generated::vzip2q_f32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_f64.html">core_arch::aarch64::neon::generated::vzip2q_f64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_p16.html">core_arch::aarch64::neon::generated::vzip2q_p16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_p64.html">core_arch::aarch64::neon::generated::vzip2q_p64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_p8.html">core_arch::aarch64::neon::generated::vzip2q_p8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_s16.html">core_arch::aarch64::neon::generated::vzip2q_s16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_s32.html">core_arch::aarch64::neon::generated::vzip2q_s32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_s64.html">core_arch::aarch64::neon::generated::vzip2q_s64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_s8.html">core_arch::aarch64::neon::generated::vzip2q_s8</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_u16.html">core_arch::aarch64::neon::generated::vzip2q_u16</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_u32.html">core_arch::aarch64::neon::generated::vzip2q_u32</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_u64.html">core_arch::aarch64::neon::generated::vzip2q_u64</a></li><li><a href="core_arch/aarch64/neon/generated/fn.vzip2q_u8.html">core_arch::aarch64::neon::generated::vzip2q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vabs_s64.html">core_arch::aarch64::neon::vabs_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vabs_s64_.html">core_arch::aarch64::neon::vabs_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vabsd_s64.html">core_arch::aarch64::neon::vabsd_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vabsd_s64_.html">core_arch::aarch64::neon::vabsd_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vabsq_s64.html">core_arch::aarch64::neon::vabsq_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vabsq_s64_.html">core_arch::aarch64::neon::vabsq_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vadd_f64.html">core_arch::aarch64::neon::vadd_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vadd_s64.html">core_arch::aarch64::neon::vadd_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vadd_u64.html">core_arch::aarch64::neon::vadd_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vaddd_s64.html">core_arch::aarch64::neon::vaddd_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vaddd_u64.html">core_arch::aarch64::neon::vaddd_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlv_s8.html">core_arch::aarch64::neon::vaddlv_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlv_s8_.html">core_arch::aarch64::neon::vaddlv_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlv_u8.html">core_arch::aarch64::neon::vaddlv_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlv_u8_.html">core_arch::aarch64::neon::vaddlv_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlvq_s8.html">core_arch::aarch64::neon::vaddlvq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlvq_s8_.html">core_arch::aarch64::neon::vaddlvq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlvq_u8.html">core_arch::aarch64::neon::vaddlvq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddlvq_u8_.html">core_arch::aarch64::neon::vaddlvq_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddq_f64.html">core_arch::aarch64::neon::vaddq_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_s16.html">core_arch::aarch64::neon::vaddv_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_s16_.html">core_arch::aarch64::neon::vaddv_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_s32.html">core_arch::aarch64::neon::vaddv_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_s32_.html">core_arch::aarch64::neon::vaddv_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_s8.html">core_arch::aarch64::neon::vaddv_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_s8_.html">core_arch::aarch64::neon::vaddv_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_u16.html">core_arch::aarch64::neon::vaddv_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_u16_.html">core_arch::aarch64::neon::vaddv_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_u32.html">core_arch::aarch64::neon::vaddv_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_u32_.html">core_arch::aarch64::neon::vaddv_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_u8.html">core_arch::aarch64::neon::vaddv_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddv_u8_.html">core_arch::aarch64::neon::vaddv_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s16.html">core_arch::aarch64::neon::vaddvq_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s16_.html">core_arch::aarch64::neon::vaddvq_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s32.html">core_arch::aarch64::neon::vaddvq_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s32_.html">core_arch::aarch64::neon::vaddvq_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s64.html">core_arch::aarch64::neon::vaddvq_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s64_.html">core_arch::aarch64::neon::vaddvq_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s8.html">core_arch::aarch64::neon::vaddvq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_s8_.html">core_arch::aarch64::neon::vaddvq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u16.html">core_arch::aarch64::neon::vaddvq_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u16_.html">core_arch::aarch64::neon::vaddvq_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u32.html">core_arch::aarch64::neon::vaddvq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u32_.html">core_arch::aarch64::neon::vaddvq_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u64.html">core_arch::aarch64::neon::vaddvq_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u64_.html">core_arch::aarch64::neon::vaddvq_u64_</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u8.html">core_arch::aarch64::neon::vaddvq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vaddvq_u8_.html">core_arch::aarch64::neon::vaddvq_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vbsl_f64.html">core_arch::aarch64::neon::vbsl_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vbsl_p64.html">core_arch::aarch64::neon::vbsl_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vbslq_f64.html">core_arch::aarch64::neon::vbslq_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vbslq_p64.html">core_arch::aarch64::neon::vbslq_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vcombine_f64.html">core_arch::aarch64::neon::vcombine_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_lane_f64.html">core_arch::aarch64::neon::vcopy_lane_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_lane_p64.html">core_arch::aarch64::neon::vcopy_lane_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_lane_s64.html">core_arch::aarch64::neon::vcopy_lane_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_lane_u64.html">core_arch::aarch64::neon::vcopy_lane_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_laneq_f64.html">core_arch::aarch64::neon::vcopy_laneq_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_laneq_p64.html">core_arch::aarch64::neon::vcopy_laneq_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_laneq_s64.html">core_arch::aarch64::neon::vcopy_laneq_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vcopy_laneq_u64.html">core_arch::aarch64::neon::vcopy_laneq_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vdup_n_f64.html">core_arch::aarch64::neon::vdup_n_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vdup_n_p64.html">core_arch::aarch64::neon::vdup_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vdupq_n_f64.html">core_arch::aarch64::neon::vdupq_n_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vdupq_n_p64.html">core_arch::aarch64::neon::vdupq_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vext_f64.html">core_arch::aarch64::neon::vext_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vext_p64.html">core_arch::aarch64::neon::vext_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vget_high_f64.html">core_arch::aarch64::neon::vget_high_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vget_high_p64.html">core_arch::aarch64::neon::vget_high_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vget_lane_f64.html">core_arch::aarch64::neon::vget_lane_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vget_low_f64.html">core_arch::aarch64::neon::vget_low_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vget_low_p64.html">core_arch::aarch64::neon::vget_low_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vgetq_lane_f64.html">core_arch::aarch64::neon::vgetq_lane_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_dup_f64.html">core_arch::aarch64::neon::vld1_dup_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_f32.html">core_arch::aarch64::neon::vld1_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_f64.html">core_arch::aarch64::neon::vld1_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_lane_f64.html">core_arch::aarch64::neon::vld1_lane_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_p16.html">core_arch::aarch64::neon::vld1_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_p64.html">core_arch::aarch64::neon::vld1_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_p8.html">core_arch::aarch64::neon::vld1_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_s16.html">core_arch::aarch64::neon::vld1_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_s32.html">core_arch::aarch64::neon::vld1_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_s64.html">core_arch::aarch64::neon::vld1_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_s8.html">core_arch::aarch64::neon::vld1_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_u16.html">core_arch::aarch64::neon::vld1_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_u32.html">core_arch::aarch64::neon::vld1_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_u64.html">core_arch::aarch64::neon::vld1_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1_u8.html">core_arch::aarch64::neon::vld1_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_dup_f64.html">core_arch::aarch64::neon::vld1q_dup_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_f32.html">core_arch::aarch64::neon::vld1q_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_f64.html">core_arch::aarch64::neon::vld1q_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_lane_f64.html">core_arch::aarch64::neon::vld1q_lane_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_p16.html">core_arch::aarch64::neon::vld1q_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_p64.html">core_arch::aarch64::neon::vld1q_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_p8.html">core_arch::aarch64::neon::vld1q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_s16.html">core_arch::aarch64::neon::vld1q_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_s32.html">core_arch::aarch64::neon::vld1q_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_s64.html">core_arch::aarch64::neon::vld1q_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_s8.html">core_arch::aarch64::neon::vld1q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_u16.html">core_arch::aarch64::neon::vld1q_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_u32.html">core_arch::aarch64::neon::vld1q_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_u64.html">core_arch::aarch64::neon::vld1q_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vld1q_u8.html">core_arch::aarch64::neon::vld1q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_f32.html">core_arch::aarch64::neon::vmaxv_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_f32_.html">core_arch::aarch64::neon::vmaxv_f32_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_s16.html">core_arch::aarch64::neon::vmaxv_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_s16_.html">core_arch::aarch64::neon::vmaxv_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_s32.html">core_arch::aarch64::neon::vmaxv_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_s32_.html">core_arch::aarch64::neon::vmaxv_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_s8.html">core_arch::aarch64::neon::vmaxv_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_s8_.html">core_arch::aarch64::neon::vmaxv_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_u16.html">core_arch::aarch64::neon::vmaxv_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_u16_.html">core_arch::aarch64::neon::vmaxv_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_u32.html">core_arch::aarch64::neon::vmaxv_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_u32_.html">core_arch::aarch64::neon::vmaxv_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_u8.html">core_arch::aarch64::neon::vmaxv_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxv_u8_.html">core_arch::aarch64::neon::vmaxv_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_f32.html">core_arch::aarch64::neon::vmaxvq_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_f32_.html">core_arch::aarch64::neon::vmaxvq_f32_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_f64.html">core_arch::aarch64::neon::vmaxvq_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_f64_.html">core_arch::aarch64::neon::vmaxvq_f64_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_s16.html">core_arch::aarch64::neon::vmaxvq_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_s16_.html">core_arch::aarch64::neon::vmaxvq_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_s32.html">core_arch::aarch64::neon::vmaxvq_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_s32_.html">core_arch::aarch64::neon::vmaxvq_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_s8.html">core_arch::aarch64::neon::vmaxvq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_s8_.html">core_arch::aarch64::neon::vmaxvq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_u16.html">core_arch::aarch64::neon::vmaxvq_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_u16_.html">core_arch::aarch64::neon::vmaxvq_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_u32.html">core_arch::aarch64::neon::vmaxvq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_u32_.html">core_arch::aarch64::neon::vmaxvq_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_u8.html">core_arch::aarch64::neon::vmaxvq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vmaxvq_u8_.html">core_arch::aarch64::neon::vmaxvq_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_f32.html">core_arch::aarch64::neon::vminv_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_f32_.html">core_arch::aarch64::neon::vminv_f32_</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_s16.html">core_arch::aarch64::neon::vminv_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_s16_.html">core_arch::aarch64::neon::vminv_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_s32.html">core_arch::aarch64::neon::vminv_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_s32_.html">core_arch::aarch64::neon::vminv_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_s8.html">core_arch::aarch64::neon::vminv_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_s8_.html">core_arch::aarch64::neon::vminv_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_u16.html">core_arch::aarch64::neon::vminv_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_u16_.html">core_arch::aarch64::neon::vminv_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_u32.html">core_arch::aarch64::neon::vminv_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_u32_.html">core_arch::aarch64::neon::vminv_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_u8.html">core_arch::aarch64::neon::vminv_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vminv_u8_.html">core_arch::aarch64::neon::vminv_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_f32.html">core_arch::aarch64::neon::vminvq_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_f32_.html">core_arch::aarch64::neon::vminvq_f32_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_f64.html">core_arch::aarch64::neon::vminvq_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_f64_.html">core_arch::aarch64::neon::vminvq_f64_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_s16.html">core_arch::aarch64::neon::vminvq_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_s16_.html">core_arch::aarch64::neon::vminvq_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_s32.html">core_arch::aarch64::neon::vminvq_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_s32_.html">core_arch::aarch64::neon::vminvq_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_s8.html">core_arch::aarch64::neon::vminvq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_s8_.html">core_arch::aarch64::neon::vminvq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_u16.html">core_arch::aarch64::neon::vminvq_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_u16_.html">core_arch::aarch64::neon::vminvq_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_u32.html">core_arch::aarch64::neon::vminvq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_u32_.html">core_arch::aarch64::neon::vminvq_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_u8.html">core_arch::aarch64::neon::vminvq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vminvq_u8_.html">core_arch::aarch64::neon::vminvq_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vmov_n_f64.html">core_arch::aarch64::neon::vmov_n_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vmov_n_p64.html">core_arch::aarch64::neon::vmov_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vmovq_n_f64.html">core_arch::aarch64::neon::vmovq_n_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vmovq_n_p64.html">core_arch::aarch64::neon::vmovq_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddd_s64.html">core_arch::aarch64::neon::vpaddd_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddd_u64.html">core_arch::aarch64::neon::vpaddd_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s16.html">core_arch::aarch64::neon::vpaddq_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s16_.html">core_arch::aarch64::neon::vpaddq_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s32.html">core_arch::aarch64::neon::vpaddq_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s32_.html">core_arch::aarch64::neon::vpaddq_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s64.html">core_arch::aarch64::neon::vpaddq_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s64_.html">core_arch::aarch64::neon::vpaddq_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s8.html">core_arch::aarch64::neon::vpaddq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_s8_.html">core_arch::aarch64::neon::vpaddq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_u16.html">core_arch::aarch64::neon::vpaddq_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_u32.html">core_arch::aarch64::neon::vpaddq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_u64.html">core_arch::aarch64::neon::vpaddq_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vpaddq_u8.html">core_arch::aarch64::neon::vpaddq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_f32.html">core_arch::aarch64::neon::vpmaxq_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_f32_.html">core_arch::aarch64::neon::vpmaxq_f32_</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_f64.html">core_arch::aarch64::neon::vpmaxq_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_f64_.html">core_arch::aarch64::neon::vpmaxq_f64_</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_s16.html">core_arch::aarch64::neon::vpmaxq_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_s16_.html">core_arch::aarch64::neon::vpmaxq_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_s32.html">core_arch::aarch64::neon::vpmaxq_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_s32_.html">core_arch::aarch64::neon::vpmaxq_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_s8.html">core_arch::aarch64::neon::vpmaxq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_s8_.html">core_arch::aarch64::neon::vpmaxq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_u16.html">core_arch::aarch64::neon::vpmaxq_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_u16_.html">core_arch::aarch64::neon::vpmaxq_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_u32.html">core_arch::aarch64::neon::vpmaxq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_u32_.html">core_arch::aarch64::neon::vpmaxq_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_u8.html">core_arch::aarch64::neon::vpmaxq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vpmaxq_u8_.html">core_arch::aarch64::neon::vpmaxq_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_f32.html">core_arch::aarch64::neon::vpminq_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_f32_.html">core_arch::aarch64::neon::vpminq_f32_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_f64.html">core_arch::aarch64::neon::vpminq_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_f64_.html">core_arch::aarch64::neon::vpminq_f64_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_s16.html">core_arch::aarch64::neon::vpminq_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_s16_.html">core_arch::aarch64::neon::vpminq_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_s32.html">core_arch::aarch64::neon::vpminq_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_s32_.html">core_arch::aarch64::neon::vpminq_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_s8.html">core_arch::aarch64::neon::vpminq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_s8_.html">core_arch::aarch64::neon::vpminq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_u16.html">core_arch::aarch64::neon::vpminq_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_u16_.html">core_arch::aarch64::neon::vpminq_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_u32.html">core_arch::aarch64::neon::vpminq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_u32_.html">core_arch::aarch64::neon::vpminq_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_u8.html">core_arch::aarch64::neon::vpminq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vpminq_u8_.html">core_arch::aarch64::neon::vpminq_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1.html">core_arch::aarch64::neon::vqtbl1</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1_p8.html">core_arch::aarch64::neon::vqtbl1_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1_s8.html">core_arch::aarch64::neon::vqtbl1_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1_u8.html">core_arch::aarch64::neon::vqtbl1_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1q.html">core_arch::aarch64::neon::vqtbl1q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1q_p8.html">core_arch::aarch64::neon::vqtbl1q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1q_s8.html">core_arch::aarch64::neon::vqtbl1q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl1q_u8.html">core_arch::aarch64::neon::vqtbl1q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2.html">core_arch::aarch64::neon::vqtbl2</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2_p8.html">core_arch::aarch64::neon::vqtbl2_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2_s8.html">core_arch::aarch64::neon::vqtbl2_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2_u8.html">core_arch::aarch64::neon::vqtbl2_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2q.html">core_arch::aarch64::neon::vqtbl2q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2q_p8.html">core_arch::aarch64::neon::vqtbl2q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2q_s8.html">core_arch::aarch64::neon::vqtbl2q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl2q_u8.html">core_arch::aarch64::neon::vqtbl2q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3.html">core_arch::aarch64::neon::vqtbl3</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3_p8.html">core_arch::aarch64::neon::vqtbl3_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3_s8.html">core_arch::aarch64::neon::vqtbl3_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3_u8.html">core_arch::aarch64::neon::vqtbl3_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3q.html">core_arch::aarch64::neon::vqtbl3q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3q_p8.html">core_arch::aarch64::neon::vqtbl3q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3q_s8.html">core_arch::aarch64::neon::vqtbl3q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl3q_u8.html">core_arch::aarch64::neon::vqtbl3q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4.html">core_arch::aarch64::neon::vqtbl4</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4_p8.html">core_arch::aarch64::neon::vqtbl4_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4_s8.html">core_arch::aarch64::neon::vqtbl4_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4_u8.html">core_arch::aarch64::neon::vqtbl4_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4q.html">core_arch::aarch64::neon::vqtbl4q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4q_p8.html">core_arch::aarch64::neon::vqtbl4q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4q_s8.html">core_arch::aarch64::neon::vqtbl4q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbl4q_u8.html">core_arch::aarch64::neon::vqtbl4q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1.html">core_arch::aarch64::neon::vqtbx1</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1_p8.html">core_arch::aarch64::neon::vqtbx1_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1_s8.html">core_arch::aarch64::neon::vqtbx1_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1_u8.html">core_arch::aarch64::neon::vqtbx1_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1q.html">core_arch::aarch64::neon::vqtbx1q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1q_p8.html">core_arch::aarch64::neon::vqtbx1q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1q_s8.html">core_arch::aarch64::neon::vqtbx1q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx1q_u8.html">core_arch::aarch64::neon::vqtbx1q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2.html">core_arch::aarch64::neon::vqtbx2</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2_p8.html">core_arch::aarch64::neon::vqtbx2_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2_s8.html">core_arch::aarch64::neon::vqtbx2_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2_u8.html">core_arch::aarch64::neon::vqtbx2_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2q.html">core_arch::aarch64::neon::vqtbx2q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2q_p8.html">core_arch::aarch64::neon::vqtbx2q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2q_s8.html">core_arch::aarch64::neon::vqtbx2q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx2q_u8.html">core_arch::aarch64::neon::vqtbx2q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3.html">core_arch::aarch64::neon::vqtbx3</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3_p8.html">core_arch::aarch64::neon::vqtbx3_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3_s8.html">core_arch::aarch64::neon::vqtbx3_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3_u8.html">core_arch::aarch64::neon::vqtbx3_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3q.html">core_arch::aarch64::neon::vqtbx3q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3q_p8.html">core_arch::aarch64::neon::vqtbx3q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3q_s8.html">core_arch::aarch64::neon::vqtbx3q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx3q_u8.html">core_arch::aarch64::neon::vqtbx3q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4.html">core_arch::aarch64::neon::vqtbx4</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4_p8.html">core_arch::aarch64::neon::vqtbx4_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4_s8.html">core_arch::aarch64::neon::vqtbx4_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4_u8.html">core_arch::aarch64::neon::vqtbx4_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4q.html">core_arch::aarch64::neon::vqtbx4q</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4q_p8.html">core_arch::aarch64::neon::vqtbx4q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4q_s8.html">core_arch::aarch64::neon::vqtbx4q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vqtbx4q_u8.html">core_arch::aarch64::neon::vqtbx4q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vshld_n_s64.html">core_arch::aarch64::neon::vshld_n_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vshld_n_u64.html">core_arch::aarch64::neon::vshld_n_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vshrd_n_s64.html">core_arch::aarch64::neon::vshrd_n_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vshrd_n_u64.html">core_arch::aarch64::neon::vshrd_n_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_p16.html">core_arch::aarch64::neon::vsli_n_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_p64.html">core_arch::aarch64::neon::vsli_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_p8.html">core_arch::aarch64::neon::vsli_n_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s16.html">core_arch::aarch64::neon::vsli_n_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s16_.html">core_arch::aarch64::neon::vsli_n_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s32.html">core_arch::aarch64::neon::vsli_n_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s32_.html">core_arch::aarch64::neon::vsli_n_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s64.html">core_arch::aarch64::neon::vsli_n_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s64_.html">core_arch::aarch64::neon::vsli_n_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s8.html">core_arch::aarch64::neon::vsli_n_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_s8_.html">core_arch::aarch64::neon::vsli_n_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_u16.html">core_arch::aarch64::neon::vsli_n_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_u32.html">core_arch::aarch64::neon::vsli_n_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_u64.html">core_arch::aarch64::neon::vsli_n_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsli_n_u8.html">core_arch::aarch64::neon::vsli_n_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_p16.html">core_arch::aarch64::neon::vsliq_n_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_p64.html">core_arch::aarch64::neon::vsliq_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_p8.html">core_arch::aarch64::neon::vsliq_n_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s16.html">core_arch::aarch64::neon::vsliq_n_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s16_.html">core_arch::aarch64::neon::vsliq_n_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s32.html">core_arch::aarch64::neon::vsliq_n_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s32_.html">core_arch::aarch64::neon::vsliq_n_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s64.html">core_arch::aarch64::neon::vsliq_n_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s64_.html">core_arch::aarch64::neon::vsliq_n_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s8.html">core_arch::aarch64::neon::vsliq_n_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_s8_.html">core_arch::aarch64::neon::vsliq_n_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_u16.html">core_arch::aarch64::neon::vsliq_n_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_u32.html">core_arch::aarch64::neon::vsliq_n_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_u64.html">core_arch::aarch64::neon::vsliq_n_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsliq_n_u8.html">core_arch::aarch64::neon::vsliq_n_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vsm3tt1aq_u32.html">core_arch::aarch64::neon::vsm3tt1aq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsm3tt1bq_u32.html">core_arch::aarch64::neon::vsm3tt1bq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsm3tt2aq_u32.html">core_arch::aarch64::neon::vsm3tt2aq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsm3tt2bq_u32.html">core_arch::aarch64::neon::vsm3tt2bq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u16.html">core_arch::aarch64::neon::vsqadd_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u16_.html">core_arch::aarch64::neon::vsqadd_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u32.html">core_arch::aarch64::neon::vsqadd_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u32_.html">core_arch::aarch64::neon::vsqadd_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u64.html">core_arch::aarch64::neon::vsqadd_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u64_.html">core_arch::aarch64::neon::vsqadd_u64_</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u8.html">core_arch::aarch64::neon::vsqadd_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vsqadd_u8_.html">core_arch::aarch64::neon::vsqadd_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u16.html">core_arch::aarch64::neon::vsqaddq_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u16_.html">core_arch::aarch64::neon::vsqaddq_u16_</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u32.html">core_arch::aarch64::neon::vsqaddq_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u32_.html">core_arch::aarch64::neon::vsqaddq_u32_</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u64.html">core_arch::aarch64::neon::vsqaddq_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u64_.html">core_arch::aarch64::neon::vsqaddq_u64_</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u8.html">core_arch::aarch64::neon::vsqaddq_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vsqaddq_u8_.html">core_arch::aarch64::neon::vsqaddq_u8_</a></li><li><a href="core_arch/aarch64/neon/fn.vsrad_n_s64.html">core_arch::aarch64::neon::vsrad_n_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vsrad_n_u64.html">core_arch::aarch64::neon::vsrad_n_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_p16.html">core_arch::aarch64::neon::vsri_n_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_p64.html">core_arch::aarch64::neon::vsri_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_p8.html">core_arch::aarch64::neon::vsri_n_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s16.html">core_arch::aarch64::neon::vsri_n_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s16_.html">core_arch::aarch64::neon::vsri_n_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s32.html">core_arch::aarch64::neon::vsri_n_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s32_.html">core_arch::aarch64::neon::vsri_n_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s64.html">core_arch::aarch64::neon::vsri_n_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s64_.html">core_arch::aarch64::neon::vsri_n_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s8.html">core_arch::aarch64::neon::vsri_n_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_s8_.html">core_arch::aarch64::neon::vsri_n_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_u16.html">core_arch::aarch64::neon::vsri_n_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_u32.html">core_arch::aarch64::neon::vsri_n_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_u64.html">core_arch::aarch64::neon::vsri_n_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsri_n_u8.html">core_arch::aarch64::neon::vsri_n_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_p16.html">core_arch::aarch64::neon::vsriq_n_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_p64.html">core_arch::aarch64::neon::vsriq_n_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_p8.html">core_arch::aarch64::neon::vsriq_n_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s16.html">core_arch::aarch64::neon::vsriq_n_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s16_.html">core_arch::aarch64::neon::vsriq_n_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s32.html">core_arch::aarch64::neon::vsriq_n_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s32_.html">core_arch::aarch64::neon::vsriq_n_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s64.html">core_arch::aarch64::neon::vsriq_n_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s64_.html">core_arch::aarch64::neon::vsriq_n_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s8.html">core_arch::aarch64::neon::vsriq_n_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_s8_.html">core_arch::aarch64::neon::vsriq_n_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_u16.html">core_arch::aarch64::neon::vsriq_n_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_u32.html">core_arch::aarch64::neon::vsriq_n_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_u64.html">core_arch::aarch64::neon::vsriq_n_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vsriq_n_u8.html">core_arch::aarch64::neon::vsriq_n_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_f32.html">core_arch::aarch64::neon::vst1_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_f64.html">core_arch::aarch64::neon::vst1_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_p16.html">core_arch::aarch64::neon::vst1_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_p64.html">core_arch::aarch64::neon::vst1_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_p8.html">core_arch::aarch64::neon::vst1_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_s16.html">core_arch::aarch64::neon::vst1_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_s32.html">core_arch::aarch64::neon::vst1_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_s64.html">core_arch::aarch64::neon::vst1_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_s8.html">core_arch::aarch64::neon::vst1_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_u16.html">core_arch::aarch64::neon::vst1_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_u32.html">core_arch::aarch64::neon::vst1_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_u64.html">core_arch::aarch64::neon::vst1_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1_u8.html">core_arch::aarch64::neon::vst1_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_f32.html">core_arch::aarch64::neon::vst1q_f32</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_f64.html">core_arch::aarch64::neon::vst1q_f64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_p16.html">core_arch::aarch64::neon::vst1q_p16</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_p64.html">core_arch::aarch64::neon::vst1q_p64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_p8.html">core_arch::aarch64::neon::vst1q_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_s16.html">core_arch::aarch64::neon::vst1q_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_s32.html">core_arch::aarch64::neon::vst1q_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_s64.html">core_arch::aarch64::neon::vst1q_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_s8.html">core_arch::aarch64::neon::vst1q_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_u16.html">core_arch::aarch64::neon::vst1q_u16</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_u32.html">core_arch::aarch64::neon::vst1q_u32</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_u64.html">core_arch::aarch64::neon::vst1q_u64</a></li><li><a href="core_arch/aarch64/neon/fn.vst1q_u8.html">core_arch::aarch64::neon::vst1q_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl1_p8.html">core_arch::aarch64::neon::vtbl1_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl1_s8.html">core_arch::aarch64::neon::vtbl1_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl1_u8.html">core_arch::aarch64::neon::vtbl1_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl2_p8.html">core_arch::aarch64::neon::vtbl2_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl2_s8.html">core_arch::aarch64::neon::vtbl2_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl2_u8.html">core_arch::aarch64::neon::vtbl2_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl3_p8.html">core_arch::aarch64::neon::vtbl3_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl3_s8.html">core_arch::aarch64::neon::vtbl3_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl3_u8.html">core_arch::aarch64::neon::vtbl3_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl4_p8.html">core_arch::aarch64::neon::vtbl4_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl4_s8.html">core_arch::aarch64::neon::vtbl4_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbl4_u8.html">core_arch::aarch64::neon::vtbl4_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx1_p8.html">core_arch::aarch64::neon::vtbx1_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx1_s8.html">core_arch::aarch64::neon::vtbx1_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx1_u8.html">core_arch::aarch64::neon::vtbx1_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx2_p8.html">core_arch::aarch64::neon::vtbx2_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx2_s8.html">core_arch::aarch64::neon::vtbx2_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx2_u8.html">core_arch::aarch64::neon::vtbx2_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx3_p8.html">core_arch::aarch64::neon::vtbx3_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx3_s8.html">core_arch::aarch64::neon::vtbx3_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx3_u8.html">core_arch::aarch64::neon::vtbx3_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx4_p8.html">core_arch::aarch64::neon::vtbx4_p8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx4_s8.html">core_arch::aarch64::neon::vtbx4_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vtbx4_u8.html">core_arch::aarch64::neon::vtbx4_u8</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s16.html">core_arch::aarch64::neon::vuqadd_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s16_.html">core_arch::aarch64::neon::vuqadd_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s32.html">core_arch::aarch64::neon::vuqadd_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s32_.html">core_arch::aarch64::neon::vuqadd_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s64.html">core_arch::aarch64::neon::vuqadd_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s64_.html">core_arch::aarch64::neon::vuqadd_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s8.html">core_arch::aarch64::neon::vuqadd_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vuqadd_s8_.html">core_arch::aarch64::neon::vuqadd_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s16.html">core_arch::aarch64::neon::vuqaddq_s16</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s16_.html">core_arch::aarch64::neon::vuqaddq_s16_</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s32.html">core_arch::aarch64::neon::vuqaddq_s32</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s32_.html">core_arch::aarch64::neon::vuqaddq_s32_</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s64.html">core_arch::aarch64::neon::vuqaddq_s64</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s64_.html">core_arch::aarch64::neon::vuqaddq_s64_</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s8.html">core_arch::aarch64::neon::vuqaddq_s8</a></li><li><a href="core_arch/aarch64/neon/fn.vuqaddq_s8_.html">core_arch::aarch64::neon::vuqaddq_s8_</a></li><li><a href="core_arch/aarch64/neon/fn.vxarq_u64.html">core_arch::aarch64::neon::vxarq_u64</a></li><li><a href="core_arch/aarch64/prefetch/fn._prefetch.html">core_arch::aarch64::prefetch::_prefetch</a></li><li><a href="core_arch/aarch64/prefetch/fn.prefetch.html">core_arch::aarch64::prefetch::prefetch</a></li><li><a href="core_arch/aarch64/tme/fn.__tcancel.html">core_arch::aarch64::tme::__tcancel</a></li><li><a href="core_arch/aarch64/tme/fn.__tcommit.html">core_arch::aarch64::tme::__tcommit</a></li><li><a href="core_arch/aarch64/tme/fn.__tstart.html">core_arch::aarch64::tme::__tstart</a></li><li><a href="core_arch/aarch64/tme/fn.__ttest.html">core_arch::aarch64::tme::__ttest</a></li><li><a href="core_arch/aarch64/tme/fn.aarch64_tcancel.html">core_arch::aarch64::tme::aarch64_tcancel</a></li><li><a href="core_arch/aarch64/tme/fn.aarch64_tcommit.html">core_arch::aarch64::tme::aarch64_tcommit</a></li><li><a href="core_arch/aarch64/tme/fn.aarch64_tstart.html">core_arch::aarch64::tme::aarch64_tstart</a></li><li><a href="core_arch/aarch64/tme/fn.aarch64_ttest.html">core_arch::aarch64::tme::aarch64_ttest</a></li><li><a href="core_arch/aarch64/v8/fn._cls_u32.html">core_arch::aarch64::v8::_cls_u32</a></li><li><a href="core_arch/aarch64/v8/fn._cls_u64.html">core_arch::aarch64::v8::_cls_u64</a></li><li><a href="core_arch/aarch64/v8/fn._clz_u64.html">core_arch::aarch64::v8::_clz_u64</a></li><li><a href="core_arch/aarch64/v8/fn._rbit_u64.html">core_arch::aarch64::v8::_rbit_u64</a></li><li><a href="core_arch/aarch64/v8/fn._rev_u64.html">core_arch::aarch64::v8::_rev_u64</a></li><li><a href="core_arch/arm/fn.__dbg.html">core_arch::arm::__dbg</a></li><li><a href="core_arch/arm/armclang/fn.__breakpoint.html">core_arch::arm::armclang::__breakpoint</a></li><li><a href="core_arch/arm/fn.dbg.html">core_arch::arm::dbg</a></li><li><a href="core_arch/arm/dsp/fn.__qadd.html">core_arch::arm::dsp::__qadd</a></li><li><a href="core_arch/arm/dsp/fn.__qdbl.html">core_arch::arm::dsp::__qdbl</a></li><li><a href="core_arch/arm/dsp/fn.__qsub.html">core_arch::arm::dsp::__qsub</a></li><li><a href="core_arch/arm/dsp/fn.__smlabb.html">core_arch::arm::dsp::__smlabb</a></li><li><a href="core_arch/arm/dsp/fn.__smlabt.html">core_arch::arm::dsp::__smlabt</a></li><li><a href="core_arch/arm/dsp/fn.__smlatb.html">core_arch::arm::dsp::__smlatb</a></li><li><a href="core_arch/arm/dsp/fn.__smlatt.html">core_arch::arm::dsp::__smlatt</a></li><li><a href="core_arch/arm/dsp/fn.__smlawb.html">core_arch::arm::dsp::__smlawb</a></li><li><a href="core_arch/arm/dsp/fn.__smlawt.html">core_arch::arm::dsp::__smlawt</a></li><li><a href="core_arch/arm/dsp/fn.__smulbb.html">core_arch::arm::dsp::__smulbb</a></li><li><a href="core_arch/arm/dsp/fn.__smulbt.html">core_arch::arm::dsp::__smulbt</a></li><li><a href="core_arch/arm/dsp/fn.__smultb.html">core_arch::arm::dsp::__smultb</a></li><li><a href="core_arch/arm/dsp/fn.__smultt.html">core_arch::arm::dsp::__smultt</a></li><li><a href="core_arch/arm/dsp/fn.__smulwb.html">core_arch::arm::dsp::__smulwb</a></li><li><a href="core_arch/arm/dsp/fn.__smulwt.html">core_arch::arm::dsp::__smulwt</a></li><li><a href="core_arch/arm/dsp/fn.arm_qadd.html">core_arch::arm::dsp::arm_qadd</a></li><li><a href="core_arch/arm/dsp/fn.arm_qsub.html">core_arch::arm::dsp::arm_qsub</a></li><li><a href="core_arch/arm/dsp/fn.arm_smlabb.html">core_arch::arm::dsp::arm_smlabb</a></li><li><a href="core_arch/arm/dsp/fn.arm_smlabt.html">core_arch::arm::dsp::arm_smlabt</a></li><li><a href="core_arch/arm/dsp/fn.arm_smlatb.html">core_arch::arm::dsp::arm_smlatb</a></li><li><a href="core_arch/arm/dsp/fn.arm_smlatt.html">core_arch::arm::dsp::arm_smlatt</a></li><li><a href="core_arch/arm/dsp/fn.arm_smlawb.html">core_arch::arm::dsp::arm_smlawb</a></li><li><a href="core_arch/arm/dsp/fn.arm_smlawt.html">core_arch::arm::dsp::arm_smlawt</a></li><li><a href="core_arch/arm/dsp/fn.arm_smulbb.html">core_arch::arm::dsp::arm_smulbb</a></li><li><a href="core_arch/arm/dsp/fn.arm_smulbt.html">core_arch::arm::dsp::arm_smulbt</a></li><li><a href="core_arch/arm/dsp/fn.arm_smultb.html">core_arch::arm::dsp::arm_smultb</a></li><li><a href="core_arch/arm/dsp/fn.arm_smultt.html">core_arch::arm::dsp::arm_smultt</a></li><li><a href="core_arch/arm/dsp/fn.arm_smulwb.html">core_arch::arm::dsp::arm_smulwb</a></li><li><a href="core_arch/arm/dsp/fn.arm_smulwt.html">core_arch::arm::dsp::arm_smulwt</a></li><li><a href="core_arch/arm/ex/fn.__clrex.html">core_arch::arm::ex::__clrex</a></li><li><a href="core_arch/arm/ex/fn.__ldrex.html">core_arch::arm::ex::__ldrex</a></li><li><a href="core_arch/arm/ex/fn.__ldrexb.html">core_arch::arm::ex::__ldrexb</a></li><li><a href="core_arch/arm/ex/fn.__ldrexh.html">core_arch::arm::ex::__ldrexh</a></li><li><a href="core_arch/arm/ex/fn.__strex.html">core_arch::arm::ex::__strex</a></li><li><a href="core_arch/arm/ex/fn.__strexb.html">core_arch::arm::ex::__strexb</a></li><li><a href="core_arch/arm/neon/fn.vbsl_s8_.html">core_arch::arm::neon::vbsl_s8_</a></li><li><a href="core_arch/arm/neon/fn.vbslq_s8_.html">core_arch::arm::neon::vbslq_s8_</a></li><li><a href="core_arch/arm/neon/fn.vcvtq_s32_f32.html">core_arch::arm::neon::vcvtq_s32_f32</a></li><li><a href="core_arch/arm/neon/fn.vcvtq_u32_f32.html">core_arch::arm::neon::vcvtq_u32_f32</a></li><li><a href="core_arch/arm/neon/fn.vld1_f32.html">core_arch::arm::neon::vld1_f32</a></li><li><a href="core_arch/arm/neon/fn.vld1_p16.html">core_arch::arm::neon::vld1_p16</a></li><li><a href="core_arch/arm/neon/fn.vld1_p64.html">core_arch::arm::neon::vld1_p64</a></li><li><a href="core_arch/arm/neon/fn.vld1_p8.html">core_arch::arm::neon::vld1_p8</a></li><li><a href="core_arch/arm/neon/fn.vld1_s16.html">core_arch::arm::neon::vld1_s16</a></li><li><a href="core_arch/arm/neon/fn.vld1_s32.html">core_arch::arm::neon::vld1_s32</a></li><li><a href="core_arch/arm/neon/fn.vld1_s64.html">core_arch::arm::neon::vld1_s64</a></li><li><a href="core_arch/arm/neon/fn.vld1_s8.html">core_arch::arm::neon::vld1_s8</a></li><li><a href="core_arch/arm/neon/fn.vld1_u16.html">core_arch::arm::neon::vld1_u16</a></li><li><a href="core_arch/arm/neon/fn.vld1_u32.html">core_arch::arm::neon::vld1_u32</a></li><li><a href="core_arch/arm/neon/fn.vld1_u64.html">core_arch::arm::neon::vld1_u64</a></li><li><a href="core_arch/arm/neon/fn.vld1_u8.html">core_arch::arm::neon::vld1_u8</a></li><li><a href="core_arch/arm/neon/fn.vld1_v1i64.html">core_arch::arm::neon::vld1_v1i64</a></li><li><a href="core_arch/arm/neon/fn.vld1_v2f32.html">core_arch::arm::neon::vld1_v2f32</a></li><li><a href="core_arch/arm/neon/fn.vld1_v2i32.html">core_arch::arm::neon::vld1_v2i32</a></li><li><a href="core_arch/arm/neon/fn.vld1_v4i16.html">core_arch::arm::neon::vld1_v4i16</a></li><li><a href="core_arch/arm/neon/fn.vld1_v8i8.html">core_arch::arm::neon::vld1_v8i8</a></li><li><a href="core_arch/arm/neon/fn.vld1q_f32.html">core_arch::arm::neon::vld1q_f32</a></li><li><a href="core_arch/arm/neon/fn.vld1q_p16.html">core_arch::arm::neon::vld1q_p16</a></li><li><a href="core_arch/arm/neon/fn.vld1q_p64.html">core_arch::arm::neon::vld1q_p64</a></li><li><a href="core_arch/arm/neon/fn.vld1q_p8.html">core_arch::arm::neon::vld1q_p8</a></li><li><a href="core_arch/arm/neon/fn.vld1q_s16.html">core_arch::arm::neon::vld1q_s16</a></li><li><a href="core_arch/arm/neon/fn.vld1q_s32.html">core_arch::arm::neon::vld1q_s32</a></li><li><a href="core_arch/arm/neon/fn.vld1q_s64.html">core_arch::arm::neon::vld1q_s64</a></li><li><a href="core_arch/arm/neon/fn.vld1q_s8.html">core_arch::arm::neon::vld1q_s8</a></li><li><a href="core_arch/arm/neon/fn.vld1q_u16.html">core_arch::arm::neon::vld1q_u16</a></li><li><a href="core_arch/arm/neon/fn.vld1q_u32.html">core_arch::arm::neon::vld1q_u32</a></li><li><a href="core_arch/arm/neon/fn.vld1q_u64.html">core_arch::arm::neon::vld1q_u64</a></li><li><a href="core_arch/arm/neon/fn.vld1q_u8.html">core_arch::arm::neon::vld1q_u8</a></li><li><a href="core_arch/arm/neon/fn.vld1q_v16i8.html">core_arch::arm::neon::vld1q_v16i8</a></li><li><a href="core_arch/arm/neon/fn.vld1q_v2i64.html">core_arch::arm::neon::vld1q_v2i64</a></li><li><a href="core_arch/arm/neon/fn.vld1q_v4f32.html">core_arch::arm::neon::vld1q_v4f32</a></li><li><a href="core_arch/arm/neon/fn.vld1q_v4i32.html">core_arch::arm::neon::vld1q_v4i32</a></li><li><a href="core_arch/arm/neon/fn.vld1q_v8i16.html">core_arch::arm::neon::vld1q_v8i16</a></li><li><a href="core_arch/arm/neon/fn.vpadal_s16_.html">core_arch::arm::neon::vpadal_s16_</a></li><li><a href="core_arch/arm/neon/fn.vpadal_s32_.html">core_arch::arm::neon::vpadal_s32_</a></li><li><a href="core_arch/arm/neon/fn.vpadal_s8_.html">core_arch::arm::neon::vpadal_s8_</a></li><li><a href="core_arch/arm/neon/fn.vpadal_u16_.html">core_arch::arm::neon::vpadal_u16_</a></li><li><a href="core_arch/arm/neon/fn.vpadal_u32_.html">core_arch::arm::neon::vpadal_u32_</a></li><li><a href="core_arch/arm/neon/fn.vpadal_u8_.html">core_arch::arm::neon::vpadal_u8_</a></li><li><a href="core_arch/arm/neon/fn.vpadalq_s16_.html">core_arch::arm::neon::vpadalq_s16_</a></li><li><a href="core_arch/arm/neon/fn.vpadalq_s32_.html">core_arch::arm::neon::vpadalq_s32_</a></li><li><a href="core_arch/arm/neon/fn.vpadalq_s8_.html">core_arch::arm::neon::vpadalq_s8_</a></li><li><a href="core_arch/arm/neon/fn.vpadalq_u16_.html">core_arch::arm::neon::vpadalq_u16_</a></li><li><a href="core_arch/arm/neon/fn.vpadalq_u32_.html">core_arch::arm::neon::vpadalq_u32_</a></li><li><a href="core_arch/arm/neon/fn.vpadalq_u8_.html">core_arch::arm::neon::vpadalq_u8_</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v16i8.html">core_arch::arm::neon::vshiftins_v16i8</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v1i64.html">core_arch::arm::neon::vshiftins_v1i64</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v2i32.html">core_arch::arm::neon::vshiftins_v2i32</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v2i64.html">core_arch::arm::neon::vshiftins_v2i64</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v4i16.html">core_arch::arm::neon::vshiftins_v4i16</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v4i32.html">core_arch::arm::neon::vshiftins_v4i32</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v8i16.html">core_arch::arm::neon::vshiftins_v8i16</a></li><li><a href="core_arch/arm/neon/fn.vshiftins_v8i8.html">core_arch::arm::neon::vshiftins_v8i8</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_p16.html">core_arch::arm::neon::vsli_n_p16</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_p64.html">core_arch::arm::neon::vsli_n_p64</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_p8.html">core_arch::arm::neon::vsli_n_p8</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_s16.html">core_arch::arm::neon::vsli_n_s16</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_s32.html">core_arch::arm::neon::vsli_n_s32</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_s64.html">core_arch::arm::neon::vsli_n_s64</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_s8.html">core_arch::arm::neon::vsli_n_s8</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_u16.html">core_arch::arm::neon::vsli_n_u16</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_u32.html">core_arch::arm::neon::vsli_n_u32</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_u64.html">core_arch::arm::neon::vsli_n_u64</a></li><li><a href="core_arch/arm/neon/fn.vsli_n_u8.html">core_arch::arm::neon::vsli_n_u8</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_p16.html">core_arch::arm::neon::vsliq_n_p16</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_p64.html">core_arch::arm::neon::vsliq_n_p64</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_p8.html">core_arch::arm::neon::vsliq_n_p8</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_s16.html">core_arch::arm::neon::vsliq_n_s16</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_s32.html">core_arch::arm::neon::vsliq_n_s32</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_s64.html">core_arch::arm::neon::vsliq_n_s64</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_s8.html">core_arch::arm::neon::vsliq_n_s8</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_u16.html">core_arch::arm::neon::vsliq_n_u16</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_u32.html">core_arch::arm::neon::vsliq_n_u32</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_u64.html">core_arch::arm::neon::vsliq_n_u64</a></li><li><a href="core_arch/arm/neon/fn.vsliq_n_u8.html">core_arch::arm::neon::vsliq_n_u8</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_p16.html">core_arch::arm::neon::vsri_n_p16</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_p64.html">core_arch::arm::neon::vsri_n_p64</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_p8.html">core_arch::arm::neon::vsri_n_p8</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_s16.html">core_arch::arm::neon::vsri_n_s16</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_s32.html">core_arch::arm::neon::vsri_n_s32</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_s64.html">core_arch::arm::neon::vsri_n_s64</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_s8.html">core_arch::arm::neon::vsri_n_s8</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_u16.html">core_arch::arm::neon::vsri_n_u16</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_u32.html">core_arch::arm::neon::vsri_n_u32</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_u64.html">core_arch::arm::neon::vsri_n_u64</a></li><li><a href="core_arch/arm/neon/fn.vsri_n_u8.html">core_arch::arm::neon::vsri_n_u8</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_p16.html">core_arch::arm::neon::vsriq_n_p16</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_p64.html">core_arch::arm::neon::vsriq_n_p64</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_p8.html">core_arch::arm::neon::vsriq_n_p8</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_s16.html">core_arch::arm::neon::vsriq_n_s16</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_s32.html">core_arch::arm::neon::vsriq_n_s32</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_s64.html">core_arch::arm::neon::vsriq_n_s64</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_s8.html">core_arch::arm::neon::vsriq_n_s8</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_u16.html">core_arch::arm::neon::vsriq_n_u16</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_u32.html">core_arch::arm::neon::vsriq_n_u32</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_u64.html">core_arch::arm::neon::vsriq_n_u64</a></li><li><a href="core_arch/arm/neon/fn.vsriq_n_u8.html">core_arch::arm::neon::vsriq_n_u8</a></li><li><a href="core_arch/arm/neon/fn.vst1_f32.html">core_arch::arm::neon::vst1_f32</a></li><li><a href="core_arch/arm/neon/fn.vst1_p16.html">core_arch::arm::neon::vst1_p16</a></li><li><a href="core_arch/arm/neon/fn.vst1_p64.html">core_arch::arm::neon::vst1_p64</a></li><li><a href="core_arch/arm/neon/fn.vst1_p8.html">core_arch::arm::neon::vst1_p8</a></li><li><a href="core_arch/arm/neon/fn.vst1_s16.html">core_arch::arm::neon::vst1_s16</a></li><li><a href="core_arch/arm/neon/fn.vst1_s32.html">core_arch::arm::neon::vst1_s32</a></li><li><a href="core_arch/arm/neon/fn.vst1_s64.html">core_arch::arm::neon::vst1_s64</a></li><li><a href="core_arch/arm/neon/fn.vst1_s8.html">core_arch::arm::neon::vst1_s8</a></li><li><a href="core_arch/arm/neon/fn.vst1_u16.html">core_arch::arm::neon::vst1_u16</a></li><li><a href="core_arch/arm/neon/fn.vst1_u32.html">core_arch::arm::neon::vst1_u32</a></li><li><a href="core_arch/arm/neon/fn.vst1_u64.html">core_arch::arm::neon::vst1_u64</a></li><li><a href="core_arch/arm/neon/fn.vst1_u8.html">core_arch::arm::neon::vst1_u8</a></li><li><a href="core_arch/arm/neon/fn.vst1_v1i64.html">core_arch::arm::neon::vst1_v1i64</a></li><li><a href="core_arch/arm/neon/fn.vst1_v2f32.html">core_arch::arm::neon::vst1_v2f32</a></li><li><a href="core_arch/arm/neon/fn.vst1_v2i32.html">core_arch::arm::neon::vst1_v2i32</a></li><li><a href="core_arch/arm/neon/fn.vst1_v4i16.html">core_arch::arm::neon::vst1_v4i16</a></li><li><a href="core_arch/arm/neon/fn.vst1_v8i8.html">core_arch::arm::neon::vst1_v8i8</a></li><li><a href="core_arch/arm/neon/fn.vst1q_f32.html">core_arch::arm::neon::vst1q_f32</a></li><li><a href="core_arch/arm/neon/fn.vst1q_p16.html">core_arch::arm::neon::vst1q_p16</a></li><li><a href="core_arch/arm/neon/fn.vst1q_p64.html">core_arch::arm::neon::vst1q_p64</a></li><li><a href="core_arch/arm/neon/fn.vst1q_p8.html">core_arch::arm::neon::vst1q_p8</a></li><li><a href="core_arch/arm/neon/fn.vst1q_s16.html">core_arch::arm::neon::vst1q_s16</a></li><li><a href="core_arch/arm/neon/fn.vst1q_s32.html">core_arch::arm::neon::vst1q_s32</a></li><li><a href="core_arch/arm/neon/fn.vst1q_s64.html">core_arch::arm::neon::vst1q_s64</a></li><li><a href="core_arch/arm/neon/fn.vst1q_s8.html">core_arch::arm::neon::vst1q_s8</a></li><li><a href="core_arch/arm/neon/fn.vst1q_u16.html">core_arch::arm::neon::vst1q_u16</a></li><li><a href="core_arch/arm/neon/fn.vst1q_u32.html">core_arch::arm::neon::vst1q_u32</a></li><li><a href="core_arch/arm/neon/fn.vst1q_u64.html">core_arch::arm::neon::vst1q_u64</a></li><li><a href="core_arch/arm/neon/fn.vst1q_u8.html">core_arch::arm::neon::vst1q_u8</a></li><li><a href="core_arch/arm/neon/fn.vst1q_v16i8.html">core_arch::arm::neon::vst1q_v16i8</a></li><li><a href="core_arch/arm/neon/fn.vst1q_v2i64.html">core_arch::arm::neon::vst1q_v2i64</a></li><li><a href="core_arch/arm/neon/fn.vst1q_v4f32.html">core_arch::arm::neon::vst1q_v4f32</a></li><li><a href="core_arch/arm/neon/fn.vst1q_v4i32.html">core_arch::arm::neon::vst1q_v4i32</a></li><li><a href="core_arch/arm/neon/fn.vst1q_v8i16.html">core_arch::arm::neon::vst1q_v8i16</a></li><li><a href="core_arch/arm/neon/fn.vtbl1.html">core_arch::arm::neon::vtbl1</a></li><li><a href="core_arch/arm/neon/fn.vtbl1_p8.html">core_arch::arm::neon::vtbl1_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbl1_s8.html">core_arch::arm::neon::vtbl1_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbl1_u8.html">core_arch::arm::neon::vtbl1_u8</a></li><li><a href="core_arch/arm/neon/fn.vtbl2.html">core_arch::arm::neon::vtbl2</a></li><li><a href="core_arch/arm/neon/fn.vtbl2_p8.html">core_arch::arm::neon::vtbl2_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbl2_s8.html">core_arch::arm::neon::vtbl2_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbl2_u8.html">core_arch::arm::neon::vtbl2_u8</a></li><li><a href="core_arch/arm/neon/fn.vtbl3.html">core_arch::arm::neon::vtbl3</a></li><li><a href="core_arch/arm/neon/fn.vtbl3_p8.html">core_arch::arm::neon::vtbl3_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbl3_s8.html">core_arch::arm::neon::vtbl3_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbl3_u8.html">core_arch::arm::neon::vtbl3_u8</a></li><li><a href="core_arch/arm/neon/fn.vtbl4.html">core_arch::arm::neon::vtbl4</a></li><li><a href="core_arch/arm/neon/fn.vtbl4_p8.html">core_arch::arm::neon::vtbl4_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbl4_s8.html">core_arch::arm::neon::vtbl4_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbl4_u8.html">core_arch::arm::neon::vtbl4_u8</a></li><li><a href="core_arch/arm/neon/fn.vtbx1.html">core_arch::arm::neon::vtbx1</a></li><li><a href="core_arch/arm/neon/fn.vtbx1_p8.html">core_arch::arm::neon::vtbx1_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbx1_s8.html">core_arch::arm::neon::vtbx1_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbx1_u8.html">core_arch::arm::neon::vtbx1_u8</a></li><li><a href="core_arch/arm/neon/fn.vtbx2.html">core_arch::arm::neon::vtbx2</a></li><li><a href="core_arch/arm/neon/fn.vtbx2_p8.html">core_arch::arm::neon::vtbx2_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbx2_s8.html">core_arch::arm::neon::vtbx2_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbx2_u8.html">core_arch::arm::neon::vtbx2_u8</a></li><li><a href="core_arch/arm/neon/fn.vtbx3.html">core_arch::arm::neon::vtbx3</a></li><li><a href="core_arch/arm/neon/fn.vtbx3_p8.html">core_arch::arm::neon::vtbx3_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbx3_s8.html">core_arch::arm::neon::vtbx3_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbx3_u8.html">core_arch::arm::neon::vtbx3_u8</a></li><li><a href="core_arch/arm/neon/fn.vtbx4.html">core_arch::arm::neon::vtbx4</a></li><li><a href="core_arch/arm/neon/fn.vtbx4_p8.html">core_arch::arm::neon::vtbx4_p8</a></li><li><a href="core_arch/arm/neon/fn.vtbx4_s8.html">core_arch::arm::neon::vtbx4_s8</a></li><li><a href="core_arch/arm/neon/fn.vtbx4_u8.html">core_arch::arm::neon::vtbx4_u8</a></li><li><a href="core_arch/arm/simd32/fn.__qadd16.html">core_arch::arm::simd32::__qadd16</a></li><li><a href="core_arch/arm/simd32/fn.__qadd8.html">core_arch::arm::simd32::__qadd8</a></li><li><a href="core_arch/arm/simd32/fn.__qasx.html">core_arch::arm::simd32::__qasx</a></li><li><a href="core_arch/arm/simd32/fn.__qsax.html">core_arch::arm::simd32::__qsax</a></li><li><a href="core_arch/arm/simd32/fn.__qsub16.html">core_arch::arm::simd32::__qsub16</a></li><li><a href="core_arch/arm/simd32/fn.__qsub8.html">core_arch::arm::simd32::__qsub8</a></li><li><a href="core_arch/arm/simd32/fn.__sadd16.html">core_arch::arm::simd32::__sadd16</a></li><li><a href="core_arch/arm/simd32/fn.__sadd8.html">core_arch::arm::simd32::__sadd8</a></li><li><a href="core_arch/arm/simd32/fn.__sasx.html">core_arch::arm::simd32::__sasx</a></li><li><a href="core_arch/arm/simd32/fn.__sel.html">core_arch::arm::simd32::__sel</a></li><li><a href="core_arch/arm/simd32/fn.__shadd16.html">core_arch::arm::simd32::__shadd16</a></li><li><a href="core_arch/arm/simd32/fn.__shadd8.html">core_arch::arm::simd32::__shadd8</a></li><li><a href="core_arch/arm/simd32/fn.__shsub16.html">core_arch::arm::simd32::__shsub16</a></li><li><a href="core_arch/arm/simd32/fn.__shsub8.html">core_arch::arm::simd32::__shsub8</a></li><li><a href="core_arch/arm/simd32/fn.__smlad.html">core_arch::arm::simd32::__smlad</a></li><li><a href="core_arch/arm/simd32/fn.__smlsd.html">core_arch::arm::simd32::__smlsd</a></li><li><a href="core_arch/arm/simd32/fn.__smuad.html">core_arch::arm::simd32::__smuad</a></li><li><a href="core_arch/arm/simd32/fn.__smuadx.html">core_arch::arm::simd32::__smuadx</a></li><li><a href="core_arch/arm/simd32/fn.__smusd.html">core_arch::arm::simd32::__smusd</a></li><li><a href="core_arch/arm/simd32/fn.__smusdx.html">core_arch::arm::simd32::__smusdx</a></li><li><a href="core_arch/arm/simd32/fn.__ssub8.html">core_arch::arm::simd32::__ssub8</a></li><li><a href="core_arch/arm/simd32/fn.__usad8.html">core_arch::arm::simd32::__usad8</a></li><li><a href="core_arch/arm/simd32/fn.__usada8.html">core_arch::arm::simd32::__usada8</a></li><li><a href="core_arch/arm/simd32/fn.__usub8.html">core_arch::arm::simd32::__usub8</a></li><li><a href="core_arch/arm/simd32/fn.arm_qadd16.html">core_arch::arm::simd32::arm_qadd16</a></li><li><a href="core_arch/arm/simd32/fn.arm_qadd8.html">core_arch::arm::simd32::arm_qadd8</a></li><li><a href="core_arch/arm/simd32/fn.arm_qasx.html">core_arch::arm::simd32::arm_qasx</a></li><li><a href="core_arch/arm/simd32/fn.arm_qsax.html">core_arch::arm::simd32::arm_qsax</a></li><li><a href="core_arch/arm/simd32/fn.arm_qsub16.html">core_arch::arm::simd32::arm_qsub16</a></li><li><a href="core_arch/arm/simd32/fn.arm_qsub8.html">core_arch::arm::simd32::arm_qsub8</a></li><li><a href="core_arch/arm/simd32/fn.arm_sadd16.html">core_arch::arm::simd32::arm_sadd16</a></li><li><a href="core_arch/arm/simd32/fn.arm_sadd8.html">core_arch::arm::simd32::arm_sadd8</a></li><li><a href="core_arch/arm/simd32/fn.arm_sasx.html">core_arch::arm::simd32::arm_sasx</a></li><li><a href="core_arch/arm/simd32/fn.arm_sel.html">core_arch::arm::simd32::arm_sel</a></li><li><a href="core_arch/arm/simd32/fn.arm_shadd16.html">core_arch::arm::simd32::arm_shadd16</a></li><li><a href="core_arch/arm/simd32/fn.arm_shadd8.html">core_arch::arm::simd32::arm_shadd8</a></li><li><a href="core_arch/arm/simd32/fn.arm_shsub16.html">core_arch::arm::simd32::arm_shsub16</a></li><li><a href="core_arch/arm/simd32/fn.arm_shsub8.html">core_arch::arm::simd32::arm_shsub8</a></li><li><a href="core_arch/arm/simd32/fn.arm_smlad.html">core_arch::arm::simd32::arm_smlad</a></li><li><a href="core_arch/arm/simd32/fn.arm_smlsd.html">core_arch::arm::simd32::arm_smlsd</a></li><li><a href="core_arch/arm/simd32/fn.arm_smuad.html">core_arch::arm::simd32::arm_smuad</a></li><li><a href="core_arch/arm/simd32/fn.arm_smuadx.html">core_arch::arm::simd32::arm_smuadx</a></li><li><a href="core_arch/arm/simd32/fn.arm_smusd.html">core_arch::arm::simd32::arm_smusd</a></li><li><a href="core_arch/arm/simd32/fn.arm_smusdx.html">core_arch::arm::simd32::arm_smusdx</a></li><li><a href="core_arch/arm/simd32/fn.arm_ssub8.html">core_arch::arm::simd32::arm_ssub8</a></li><li><a href="core_arch/arm/simd32/fn.arm_usad8.html">core_arch::arm::simd32::arm_usad8</a></li><li><a href="core_arch/arm/simd32/fn.arm_usub8.html">core_arch::arm::simd32::arm_usub8</a></li><li><a href="core_arch/arm/v6/fn._rev_u16.html">core_arch::arm::v6::_rev_u16</a></li><li><a href="core_arch/arm/v6/fn._rev_u32.html">core_arch::arm::v6::_rev_u32</a></li><li><a href="core_arch/arm/v7/fn._clz_u16.html">core_arch::arm::v7::_clz_u16</a></li><li><a href="core_arch/arm/v7/fn._clz_u32.html">core_arch::arm::v7::_clz_u32</a></li><li><a href="core_arch/arm/v7/fn._clz_u8.html">core_arch::arm::v7::_clz_u8</a></li><li><a href="core_arch/arm/v7/fn._rbit_u32.html">core_arch::arm::v7::_rbit_u32</a></li><li><a href="core_arch/arm_shared/barrier/fn.__dmb.html">core_arch::arm_shared::barrier::__dmb</a></li><li><a href="core_arch/arm_shared/barrier/fn.__dsb.html">core_arch::arm_shared::barrier::__dsb</a></li><li><a href="core_arch/arm_shared/barrier/fn.__isb.html">core_arch::arm_shared::barrier::__isb</a></li><li><a href="core_arch/arm_shared/barrier/fn.dmb.html">core_arch::arm_shared::barrier::dmb</a></li><li><a href="core_arch/arm_shared/barrier/fn.dsb.html">core_arch::arm_shared::barrier::dsb</a></li><li><a href="core_arch/arm_shared/barrier/fn.isb.html">core_arch::arm_shared::barrier::isb</a></li><li><a href="core_arch/arm_shared/crc/fn.__crc32b.html">core_arch::arm_shared::crc::__crc32b</a></li><li><a href="core_arch/arm_shared/crc/fn.__crc32cb.html">core_arch::arm_shared::crc::__crc32cb</a></li><li><a href="core_arch/arm_shared/crc/fn.__crc32ch.html">core_arch::arm_shared::crc::__crc32ch</a></li><li><a href="core_arch/arm_shared/crc/fn.__crc32cw.html">core_arch::arm_shared::crc::__crc32cw</a></li><li><a href="core_arch/arm_shared/crc/fn.__crc32h.html">core_arch::arm_shared::crc::__crc32h</a></li><li><a href="core_arch/arm_shared/crc/fn.__crc32w.html">core_arch::arm_shared::crc::__crc32w</a></li><li><a href="core_arch/arm_shared/crc/fn.crc32b_.html">core_arch::arm_shared::crc::crc32b_</a></li><li><a href="core_arch/arm_shared/crc/fn.crc32cb_.html">core_arch::arm_shared::crc::crc32cb_</a></li><li><a href="core_arch/arm_shared/crc/fn.crc32ch_.html">core_arch::arm_shared::crc::crc32ch_</a></li><li><a href="core_arch/arm_shared/crc/fn.crc32cw_.html">core_arch::arm_shared::crc::crc32cw_</a></li><li><a href="core_arch/arm_shared/crc/fn.crc32h_.html">core_arch::arm_shared::crc::crc32h_</a></li><li><a href="core_arch/arm_shared/crc/fn.crc32w_.html">core_arch::arm_shared::crc::crc32w_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaesdq_u8.html">core_arch::arm_shared::crypto::vaesdq_u8</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaesdq_u8_.html">core_arch::arm_shared::crypto::vaesdq_u8_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaeseq_u8.html">core_arch::arm_shared::crypto::vaeseq_u8</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaeseq_u8_.html">core_arch::arm_shared::crypto::vaeseq_u8_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaesimcq_u8.html">core_arch::arm_shared::crypto::vaesimcq_u8</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaesimcq_u8_.html">core_arch::arm_shared::crypto::vaesimcq_u8_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaesmcq_u8.html">core_arch::arm_shared::crypto::vaesmcq_u8</a></li><li><a href="core_arch/arm_shared/crypto/fn.vaesmcq_u8_.html">core_arch::arm_shared::crypto::vaesmcq_u8_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1cq_u32.html">core_arch::arm_shared::crypto::vsha1cq_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1cq_u32_.html">core_arch::arm_shared::crypto::vsha1cq_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1h_u32.html">core_arch::arm_shared::crypto::vsha1h_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1h_u32_.html">core_arch::arm_shared::crypto::vsha1h_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1mq_u32.html">core_arch::arm_shared::crypto::vsha1mq_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1mq_u32_.html">core_arch::arm_shared::crypto::vsha1mq_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1pq_u32.html">core_arch::arm_shared::crypto::vsha1pq_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1pq_u32_.html">core_arch::arm_shared::crypto::vsha1pq_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1su0q_u32.html">core_arch::arm_shared::crypto::vsha1su0q_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1su0q_u32_.html">core_arch::arm_shared::crypto::vsha1su0q_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1su1q_u32.html">core_arch::arm_shared::crypto::vsha1su1q_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha1su1q_u32_.html">core_arch::arm_shared::crypto::vsha1su1q_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256h2q_u32.html">core_arch::arm_shared::crypto::vsha256h2q_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256h2q_u32_.html">core_arch::arm_shared::crypto::vsha256h2q_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256hq_u32.html">core_arch::arm_shared::crypto::vsha256hq_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256hq_u32_.html">core_arch::arm_shared::crypto::vsha256hq_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256su0q_u32.html">core_arch::arm_shared::crypto::vsha256su0q_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256su0q_u32_.html">core_arch::arm_shared::crypto::vsha256su0q_u32_</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256su1q_u32.html">core_arch::arm_shared::crypto::vsha256su1q_u32</a></li><li><a href="core_arch/arm_shared/crypto/fn.vsha256su1q_u32_.html">core_arch::arm_shared::crypto::vsha256su1q_u32_</a></li><li><a href="core_arch/arm_shared/hints/fn.__nop.html">core_arch::arm_shared::hints::__nop</a></li><li><a href="core_arch/arm_shared/hints/fn.__sev.html">core_arch::arm_shared::hints::__sev</a></li><li><a href="core_arch/arm_shared/hints/fn.__sevl.html">core_arch::arm_shared::hints::__sevl</a></li><li><a href="core_arch/arm_shared/hints/fn.__wfe.html">core_arch::arm_shared::hints::__wfe</a></li><li><a href="core_arch/arm_shared/hints/fn.__wfi.html">core_arch::arm_shared::hints::__wfi</a></li><li><a href="core_arch/arm_shared/hints/fn.__yield.html">core_arch::arm_shared::hints::__yield</a></li><li><a href="core_arch/arm_shared/hints/fn.hint.html">core_arch::arm_shared::hints::hint</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabal_s16.html">core_arch::arm_shared::neon::generated::vabal_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabal_s32.html">core_arch::arm_shared::neon::generated::vabal_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabal_s8.html">core_arch::arm_shared::neon::generated::vabal_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabal_u16.html">core_arch::arm_shared::neon::generated::vabal_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabal_u32.html">core_arch::arm_shared::neon::generated::vabal_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabal_u8.html">core_arch::arm_shared::neon::generated::vabal_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabd_f32.html">core_arch::arm_shared::neon::generated::vabd_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabd_s16.html">core_arch::arm_shared::neon::generated::vabd_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabd_s32.html">core_arch::arm_shared::neon::generated::vabd_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabd_s8.html">core_arch::arm_shared::neon::generated::vabd_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabd_u16.html">core_arch::arm_shared::neon::generated::vabd_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabd_u32.html">core_arch::arm_shared::neon::generated::vabd_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabd_u8.html">core_arch::arm_shared::neon::generated::vabd_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdl_s16.html">core_arch::arm_shared::neon::generated::vabdl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdl_s32.html">core_arch::arm_shared::neon::generated::vabdl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdl_s8.html">core_arch::arm_shared::neon::generated::vabdl_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdl_u16.html">core_arch::arm_shared::neon::generated::vabdl_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdl_u32.html">core_arch::arm_shared::neon::generated::vabdl_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdl_u8.html">core_arch::arm_shared::neon::generated::vabdl_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdq_f32.html">core_arch::arm_shared::neon::generated::vabdq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdq_s16.html">core_arch::arm_shared::neon::generated::vabdq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdq_s32.html">core_arch::arm_shared::neon::generated::vabdq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdq_s8.html">core_arch::arm_shared::neon::generated::vabdq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdq_u16.html">core_arch::arm_shared::neon::generated::vabdq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdq_u32.html">core_arch::arm_shared::neon::generated::vabdq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabdq_u8.html">core_arch::arm_shared::neon::generated::vabdq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabs_f32.html">core_arch::arm_shared::neon::generated::vabs_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vabsq_f32.html">core_arch::arm_shared::neon::generated::vabsq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vadd_p16.html">core_arch::arm_shared::neon::generated::vadd_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vadd_p64.html">core_arch::arm_shared::neon::generated::vadd_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vadd_p8.html">core_arch::arm_shared::neon::generated::vadd_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vaddq_p128.html">core_arch::arm_shared::neon::generated::vaddq_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vaddq_p16.html">core_arch::arm_shared::neon::generated::vaddq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vaddq_p64.html">core_arch::arm_shared::neon::generated::vaddq_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vaddq_p8.html">core_arch::arm_shared::neon::generated::vaddq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_s16.html">core_arch::arm_shared::neon::generated::vand_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_s32.html">core_arch::arm_shared::neon::generated::vand_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_s64.html">core_arch::arm_shared::neon::generated::vand_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_s8.html">core_arch::arm_shared::neon::generated::vand_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_u16.html">core_arch::arm_shared::neon::generated::vand_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_u32.html">core_arch::arm_shared::neon::generated::vand_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_u64.html">core_arch::arm_shared::neon::generated::vand_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vand_u8.html">core_arch::arm_shared::neon::generated::vand_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_s16.html">core_arch::arm_shared::neon::generated::vandq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_s32.html">core_arch::arm_shared::neon::generated::vandq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_s64.html">core_arch::arm_shared::neon::generated::vandq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_s8.html">core_arch::arm_shared::neon::generated::vandq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_u16.html">core_arch::arm_shared::neon::generated::vandq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_u32.html">core_arch::arm_shared::neon::generated::vandq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_u64.html">core_arch::arm_shared::neon::generated::vandq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vandq_u8.html">core_arch::arm_shared::neon::generated::vandq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcage_f32.html">core_arch::arm_shared::neon::generated::vcage_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcageq_f32.html">core_arch::arm_shared::neon::generated::vcageq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcagt_f32.html">core_arch::arm_shared::neon::generated::vcagt_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcagtq_f32.html">core_arch::arm_shared::neon::generated::vcagtq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcale_f32.html">core_arch::arm_shared::neon::generated::vcale_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcaleq_f32.html">core_arch::arm_shared::neon::generated::vcaleq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcalt_f32.html">core_arch::arm_shared::neon::generated::vcalt_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcaltq_f32.html">core_arch::arm_shared::neon::generated::vcaltq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_f32.html">core_arch::arm_shared::neon::generated::vceq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_p8.html">core_arch::arm_shared::neon::generated::vceq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_s16.html">core_arch::arm_shared::neon::generated::vceq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_s32.html">core_arch::arm_shared::neon::generated::vceq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_s8.html">core_arch::arm_shared::neon::generated::vceq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_u16.html">core_arch::arm_shared::neon::generated::vceq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_u32.html">core_arch::arm_shared::neon::generated::vceq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceq_u8.html">core_arch::arm_shared::neon::generated::vceq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_f32.html">core_arch::arm_shared::neon::generated::vceqq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_p8.html">core_arch::arm_shared::neon::generated::vceqq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_s16.html">core_arch::arm_shared::neon::generated::vceqq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_s32.html">core_arch::arm_shared::neon::generated::vceqq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_s8.html">core_arch::arm_shared::neon::generated::vceqq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_u16.html">core_arch::arm_shared::neon::generated::vceqq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_u32.html">core_arch::arm_shared::neon::generated::vceqq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vceqq_u8.html">core_arch::arm_shared::neon::generated::vceqq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcge_f32.html">core_arch::arm_shared::neon::generated::vcge_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcge_s16.html">core_arch::arm_shared::neon::generated::vcge_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcge_s32.html">core_arch::arm_shared::neon::generated::vcge_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcge_s8.html">core_arch::arm_shared::neon::generated::vcge_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcge_u16.html">core_arch::arm_shared::neon::generated::vcge_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcge_u32.html">core_arch::arm_shared::neon::generated::vcge_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcge_u8.html">core_arch::arm_shared::neon::generated::vcge_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgeq_f32.html">core_arch::arm_shared::neon::generated::vcgeq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgeq_s16.html">core_arch::arm_shared::neon::generated::vcgeq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgeq_s32.html">core_arch::arm_shared::neon::generated::vcgeq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgeq_s8.html">core_arch::arm_shared::neon::generated::vcgeq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgeq_u16.html">core_arch::arm_shared::neon::generated::vcgeq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgeq_u32.html">core_arch::arm_shared::neon::generated::vcgeq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgeq_u8.html">core_arch::arm_shared::neon::generated::vcgeq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgt_f32.html">core_arch::arm_shared::neon::generated::vcgt_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgt_s16.html">core_arch::arm_shared::neon::generated::vcgt_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgt_s32.html">core_arch::arm_shared::neon::generated::vcgt_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgt_s8.html">core_arch::arm_shared::neon::generated::vcgt_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgt_u16.html">core_arch::arm_shared::neon::generated::vcgt_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgt_u32.html">core_arch::arm_shared::neon::generated::vcgt_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgt_u8.html">core_arch::arm_shared::neon::generated::vcgt_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgtq_f32.html">core_arch::arm_shared::neon::generated::vcgtq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgtq_s16.html">core_arch::arm_shared::neon::generated::vcgtq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgtq_s32.html">core_arch::arm_shared::neon::generated::vcgtq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgtq_s8.html">core_arch::arm_shared::neon::generated::vcgtq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgtq_u16.html">core_arch::arm_shared::neon::generated::vcgtq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgtq_u32.html">core_arch::arm_shared::neon::generated::vcgtq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcgtq_u8.html">core_arch::arm_shared::neon::generated::vcgtq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcle_f32.html">core_arch::arm_shared::neon::generated::vcle_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcle_s16.html">core_arch::arm_shared::neon::generated::vcle_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcle_s32.html">core_arch::arm_shared::neon::generated::vcle_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcle_s8.html">core_arch::arm_shared::neon::generated::vcle_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcle_u16.html">core_arch::arm_shared::neon::generated::vcle_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcle_u32.html">core_arch::arm_shared::neon::generated::vcle_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcle_u8.html">core_arch::arm_shared::neon::generated::vcle_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcleq_f32.html">core_arch::arm_shared::neon::generated::vcleq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcleq_s16.html">core_arch::arm_shared::neon::generated::vcleq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcleq_s32.html">core_arch::arm_shared::neon::generated::vcleq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcleq_s8.html">core_arch::arm_shared::neon::generated::vcleq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcleq_u16.html">core_arch::arm_shared::neon::generated::vcleq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcleq_u32.html">core_arch::arm_shared::neon::generated::vcleq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcleq_u8.html">core_arch::arm_shared::neon::generated::vcleq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcls_s16.html">core_arch::arm_shared::neon::generated::vcls_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcls_s32.html">core_arch::arm_shared::neon::generated::vcls_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcls_s8.html">core_arch::arm_shared::neon::generated::vcls_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcls_u16.html">core_arch::arm_shared::neon::generated::vcls_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcls_u32.html">core_arch::arm_shared::neon::generated::vcls_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcls_u8.html">core_arch::arm_shared::neon::generated::vcls_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclsq_s16.html">core_arch::arm_shared::neon::generated::vclsq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclsq_s32.html">core_arch::arm_shared::neon::generated::vclsq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclsq_s8.html">core_arch::arm_shared::neon::generated::vclsq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclsq_u16.html">core_arch::arm_shared::neon::generated::vclsq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclsq_u32.html">core_arch::arm_shared::neon::generated::vclsq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclsq_u8.html">core_arch::arm_shared::neon::generated::vclsq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclt_f32.html">core_arch::arm_shared::neon::generated::vclt_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclt_s16.html">core_arch::arm_shared::neon::generated::vclt_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclt_s32.html">core_arch::arm_shared::neon::generated::vclt_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclt_s8.html">core_arch::arm_shared::neon::generated::vclt_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclt_u16.html">core_arch::arm_shared::neon::generated::vclt_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclt_u32.html">core_arch::arm_shared::neon::generated::vclt_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclt_u8.html">core_arch::arm_shared::neon::generated::vclt_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcltq_f32.html">core_arch::arm_shared::neon::generated::vcltq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcltq_s16.html">core_arch::arm_shared::neon::generated::vcltq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcltq_s32.html">core_arch::arm_shared::neon::generated::vcltq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcltq_s8.html">core_arch::arm_shared::neon::generated::vcltq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcltq_u16.html">core_arch::arm_shared::neon::generated::vcltq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcltq_u32.html">core_arch::arm_shared::neon::generated::vcltq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcltq_u8.html">core_arch::arm_shared::neon::generated::vcltq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclz_s16.html">core_arch::arm_shared::neon::generated::vclz_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclz_s32.html">core_arch::arm_shared::neon::generated::vclz_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclz_s8.html">core_arch::arm_shared::neon::generated::vclz_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclz_u16.html">core_arch::arm_shared::neon::generated::vclz_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclz_u32.html">core_arch::arm_shared::neon::generated::vclz_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclz_u8.html">core_arch::arm_shared::neon::generated::vclz_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclzq_s16.html">core_arch::arm_shared::neon::generated::vclzq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclzq_s32.html">core_arch::arm_shared::neon::generated::vclzq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclzq_s8.html">core_arch::arm_shared::neon::generated::vclzq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclzq_u16.html">core_arch::arm_shared::neon::generated::vclzq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclzq_u32.html">core_arch::arm_shared::neon::generated::vclzq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vclzq_u8.html">core_arch::arm_shared::neon::generated::vclzq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_f32.html">core_arch::arm_shared::neon::generated::vcreate_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_p16.html">core_arch::arm_shared::neon::generated::vcreate_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_p64.html">core_arch::arm_shared::neon::generated::vcreate_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_p8.html">core_arch::arm_shared::neon::generated::vcreate_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_s16.html">core_arch::arm_shared::neon::generated::vcreate_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_s32.html">core_arch::arm_shared::neon::generated::vcreate_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_s64.html">core_arch::arm_shared::neon::generated::vcreate_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_s8.html">core_arch::arm_shared::neon::generated::vcreate_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_u16.html">core_arch::arm_shared::neon::generated::vcreate_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_u32.html">core_arch::arm_shared::neon::generated::vcreate_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_u64.html">core_arch::arm_shared::neon::generated::vcreate_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcreate_u8.html">core_arch::arm_shared::neon::generated::vcreate_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvt_f32_s32.html">core_arch::arm_shared::neon::generated::vcvt_f32_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvt_f32_u32.html">core_arch::arm_shared::neon::generated::vcvt_f32_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvt_s32_f32.html">core_arch::arm_shared::neon::generated::vcvt_s32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvt_u32_f32.html">core_arch::arm_shared::neon::generated::vcvt_u32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvtq_f32_s32.html">core_arch::arm_shared::neon::generated::vcvtq_f32_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvtq_f32_u32.html">core_arch::arm_shared::neon::generated::vcvtq_f32_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvtq_s32_f32.html">core_arch::arm_shared::neon::generated::vcvtq_s32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vcvtq_u32_f32.html">core_arch::arm_shared::neon::generated::vcvtq_u32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_f32.html">core_arch::arm_shared::neon::generated::vdup_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_p16.html">core_arch::arm_shared::neon::generated::vdup_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_p8.html">core_arch::arm_shared::neon::generated::vdup_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_s16.html">core_arch::arm_shared::neon::generated::vdup_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_s32.html">core_arch::arm_shared::neon::generated::vdup_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_s64.html">core_arch::arm_shared::neon::generated::vdup_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_s8.html">core_arch::arm_shared::neon::generated::vdup_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_u16.html">core_arch::arm_shared::neon::generated::vdup_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_u32.html">core_arch::arm_shared::neon::generated::vdup_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_u64.html">core_arch::arm_shared::neon::generated::vdup_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_lane_u8.html">core_arch::arm_shared::neon::generated::vdup_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_f32.html">core_arch::arm_shared::neon::generated::vdup_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_p16.html">core_arch::arm_shared::neon::generated::vdup_laneq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_p8.html">core_arch::arm_shared::neon::generated::vdup_laneq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_s16.html">core_arch::arm_shared::neon::generated::vdup_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_s32.html">core_arch::arm_shared::neon::generated::vdup_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_s64.html">core_arch::arm_shared::neon::generated::vdup_laneq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_s8.html">core_arch::arm_shared::neon::generated::vdup_laneq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_u16.html">core_arch::arm_shared::neon::generated::vdup_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_u32.html">core_arch::arm_shared::neon::generated::vdup_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_u64.html">core_arch::arm_shared::neon::generated::vdup_laneq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdup_laneq_u8.html">core_arch::arm_shared::neon::generated::vdup_laneq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_f32.html">core_arch::arm_shared::neon::generated::vdupq_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_p16.html">core_arch::arm_shared::neon::generated::vdupq_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_p8.html">core_arch::arm_shared::neon::generated::vdupq_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_s16.html">core_arch::arm_shared::neon::generated::vdupq_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_s32.html">core_arch::arm_shared::neon::generated::vdupq_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_s64.html">core_arch::arm_shared::neon::generated::vdupq_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_s8.html">core_arch::arm_shared::neon::generated::vdupq_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_u16.html">core_arch::arm_shared::neon::generated::vdupq_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_u32.html">core_arch::arm_shared::neon::generated::vdupq_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_u64.html">core_arch::arm_shared::neon::generated::vdupq_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_lane_u8.html">core_arch::arm_shared::neon::generated::vdupq_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_f32.html">core_arch::arm_shared::neon::generated::vdupq_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_p16.html">core_arch::arm_shared::neon::generated::vdupq_laneq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_p8.html">core_arch::arm_shared::neon::generated::vdupq_laneq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_s16.html">core_arch::arm_shared::neon::generated::vdupq_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_s32.html">core_arch::arm_shared::neon::generated::vdupq_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_s64.html">core_arch::arm_shared::neon::generated::vdupq_laneq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_s8.html">core_arch::arm_shared::neon::generated::vdupq_laneq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_u16.html">core_arch::arm_shared::neon::generated::vdupq_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_u32.html">core_arch::arm_shared::neon::generated::vdupq_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_u64.html">core_arch::arm_shared::neon::generated::vdupq_laneq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vdupq_laneq_u8.html">core_arch::arm_shared::neon::generated::vdupq_laneq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_s16.html">core_arch::arm_shared::neon::generated::veor_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_s32.html">core_arch::arm_shared::neon::generated::veor_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_s64.html">core_arch::arm_shared::neon::generated::veor_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_s8.html">core_arch::arm_shared::neon::generated::veor_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_u16.html">core_arch::arm_shared::neon::generated::veor_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_u32.html">core_arch::arm_shared::neon::generated::veor_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_u64.html">core_arch::arm_shared::neon::generated::veor_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veor_u8.html">core_arch::arm_shared::neon::generated::veor_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_s16.html">core_arch::arm_shared::neon::generated::veorq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_s32.html">core_arch::arm_shared::neon::generated::veorq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_s64.html">core_arch::arm_shared::neon::generated::veorq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_s8.html">core_arch::arm_shared::neon::generated::veorq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_u16.html">core_arch::arm_shared::neon::generated::veorq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_u32.html">core_arch::arm_shared::neon::generated::veorq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_u64.html">core_arch::arm_shared::neon::generated::veorq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.veorq_u8.html">core_arch::arm_shared::neon::generated::veorq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_f32.html">core_arch::arm_shared::neon::generated::vext_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_p16.html">core_arch::arm_shared::neon::generated::vext_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_p8.html">core_arch::arm_shared::neon::generated::vext_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_s16.html">core_arch::arm_shared::neon::generated::vext_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_s32.html">core_arch::arm_shared::neon::generated::vext_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_s8.html">core_arch::arm_shared::neon::generated::vext_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_u16.html">core_arch::arm_shared::neon::generated::vext_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_u32.html">core_arch::arm_shared::neon::generated::vext_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vext_u8.html">core_arch::arm_shared::neon::generated::vext_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_f32.html">core_arch::arm_shared::neon::generated::vextq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_p16.html">core_arch::arm_shared::neon::generated::vextq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_p8.html">core_arch::arm_shared::neon::generated::vextq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_s16.html">core_arch::arm_shared::neon::generated::vextq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_s32.html">core_arch::arm_shared::neon::generated::vextq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_s64.html">core_arch::arm_shared::neon::generated::vextq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_s8.html">core_arch::arm_shared::neon::generated::vextq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_u16.html">core_arch::arm_shared::neon::generated::vextq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_u32.html">core_arch::arm_shared::neon::generated::vextq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_u64.html">core_arch::arm_shared::neon::generated::vextq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vextq_u8.html">core_arch::arm_shared::neon::generated::vextq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfma_f32.html">core_arch::arm_shared::neon::generated::vfma_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfma_n_f32.html">core_arch::arm_shared::neon::generated::vfma_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfmaq_f32.html">core_arch::arm_shared::neon::generated::vfmaq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfmaq_n_f32.html">core_arch::arm_shared::neon::generated::vfmaq_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfms_f32.html">core_arch::arm_shared::neon::generated::vfms_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfms_n_f32.html">core_arch::arm_shared::neon::generated::vfms_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfmsq_f32.html">core_arch::arm_shared::neon::generated::vfmsq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vfmsq_n_f32.html">core_arch::arm_shared::neon::generated::vfmsq_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhadd_s16.html">core_arch::arm_shared::neon::generated::vhadd_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhadd_s32.html">core_arch::arm_shared::neon::generated::vhadd_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhadd_s8.html">core_arch::arm_shared::neon::generated::vhadd_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhadd_u16.html">core_arch::arm_shared::neon::generated::vhadd_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhadd_u32.html">core_arch::arm_shared::neon::generated::vhadd_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhadd_u8.html">core_arch::arm_shared::neon::generated::vhadd_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhaddq_s16.html">core_arch::arm_shared::neon::generated::vhaddq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhaddq_s32.html">core_arch::arm_shared::neon::generated::vhaddq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhaddq_s8.html">core_arch::arm_shared::neon::generated::vhaddq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhaddq_u16.html">core_arch::arm_shared::neon::generated::vhaddq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhaddq_u32.html">core_arch::arm_shared::neon::generated::vhaddq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhaddq_u8.html">core_arch::arm_shared::neon::generated::vhaddq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsub_s16.html">core_arch::arm_shared::neon::generated::vhsub_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsub_s32.html">core_arch::arm_shared::neon::generated::vhsub_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsub_s8.html">core_arch::arm_shared::neon::generated::vhsub_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsub_u16.html">core_arch::arm_shared::neon::generated::vhsub_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsub_u32.html">core_arch::arm_shared::neon::generated::vhsub_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsub_u8.html">core_arch::arm_shared::neon::generated::vhsub_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsubq_s16.html">core_arch::arm_shared::neon::generated::vhsubq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsubq_s32.html">core_arch::arm_shared::neon::generated::vhsubq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsubq_s8.html">core_arch::arm_shared::neon::generated::vhsubq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsubq_u16.html">core_arch::arm_shared::neon::generated::vhsubq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsubq_u32.html">core_arch::arm_shared::neon::generated::vhsubq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vhsubq_u8.html">core_arch::arm_shared::neon::generated::vhsubq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_f32_x2.html">core_arch::arm_shared::neon::generated::vld1_f32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_f32_x3.html">core_arch::arm_shared::neon::generated::vld1_f32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_f32_x4.html">core_arch::arm_shared::neon::generated::vld1_f32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p16_x2.html">core_arch::arm_shared::neon::generated::vld1_p16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p16_x3.html">core_arch::arm_shared::neon::generated::vld1_p16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p16_x4.html">core_arch::arm_shared::neon::generated::vld1_p16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p64_x2.html">core_arch::arm_shared::neon::generated::vld1_p64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p64_x3.html">core_arch::arm_shared::neon::generated::vld1_p64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p64_x4.html">core_arch::arm_shared::neon::generated::vld1_p64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p8_x2.html">core_arch::arm_shared::neon::generated::vld1_p8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p8_x3.html">core_arch::arm_shared::neon::generated::vld1_p8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_p8_x4.html">core_arch::arm_shared::neon::generated::vld1_p8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s16_x2.html">core_arch::arm_shared::neon::generated::vld1_s16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s16_x3.html">core_arch::arm_shared::neon::generated::vld1_s16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s16_x4.html">core_arch::arm_shared::neon::generated::vld1_s16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s32_x2.html">core_arch::arm_shared::neon::generated::vld1_s32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s32_x3.html">core_arch::arm_shared::neon::generated::vld1_s32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s32_x4.html">core_arch::arm_shared::neon::generated::vld1_s32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s64_x2.html">core_arch::arm_shared::neon::generated::vld1_s64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s64_x3.html">core_arch::arm_shared::neon::generated::vld1_s64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s64_x4.html">core_arch::arm_shared::neon::generated::vld1_s64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s8_x2.html">core_arch::arm_shared::neon::generated::vld1_s8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s8_x3.html">core_arch::arm_shared::neon::generated::vld1_s8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_s8_x4.html">core_arch::arm_shared::neon::generated::vld1_s8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u16_x2.html">core_arch::arm_shared::neon::generated::vld1_u16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u16_x3.html">core_arch::arm_shared::neon::generated::vld1_u16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u16_x4.html">core_arch::arm_shared::neon::generated::vld1_u16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u32_x2.html">core_arch::arm_shared::neon::generated::vld1_u32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u32_x3.html">core_arch::arm_shared::neon::generated::vld1_u32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u32_x4.html">core_arch::arm_shared::neon::generated::vld1_u32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u64_x2.html">core_arch::arm_shared::neon::generated::vld1_u64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u64_x3.html">core_arch::arm_shared::neon::generated::vld1_u64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u64_x4.html">core_arch::arm_shared::neon::generated::vld1_u64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u8_x2.html">core_arch::arm_shared::neon::generated::vld1_u8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u8_x3.html">core_arch::arm_shared::neon::generated::vld1_u8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1_u8_x4.html">core_arch::arm_shared::neon::generated::vld1_u8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_f32_x2.html">core_arch::arm_shared::neon::generated::vld1q_f32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_f32_x3.html">core_arch::arm_shared::neon::generated::vld1q_f32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_f32_x4.html">core_arch::arm_shared::neon::generated::vld1q_f32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p16_x2.html">core_arch::arm_shared::neon::generated::vld1q_p16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p16_x3.html">core_arch::arm_shared::neon::generated::vld1q_p16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p16_x4.html">core_arch::arm_shared::neon::generated::vld1q_p16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p64_x2.html">core_arch::arm_shared::neon::generated::vld1q_p64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p64_x3.html">core_arch::arm_shared::neon::generated::vld1q_p64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p64_x4.html">core_arch::arm_shared::neon::generated::vld1q_p64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p8_x2.html">core_arch::arm_shared::neon::generated::vld1q_p8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p8_x3.html">core_arch::arm_shared::neon::generated::vld1q_p8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_p8_x4.html">core_arch::arm_shared::neon::generated::vld1q_p8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s16_x2.html">core_arch::arm_shared::neon::generated::vld1q_s16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s16_x3.html">core_arch::arm_shared::neon::generated::vld1q_s16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s16_x4.html">core_arch::arm_shared::neon::generated::vld1q_s16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s32_x2.html">core_arch::arm_shared::neon::generated::vld1q_s32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s32_x3.html">core_arch::arm_shared::neon::generated::vld1q_s32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s32_x4.html">core_arch::arm_shared::neon::generated::vld1q_s32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s64_x2.html">core_arch::arm_shared::neon::generated::vld1q_s64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s64_x3.html">core_arch::arm_shared::neon::generated::vld1q_s64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s64_x4.html">core_arch::arm_shared::neon::generated::vld1q_s64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s8_x2.html">core_arch::arm_shared::neon::generated::vld1q_s8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s8_x3.html">core_arch::arm_shared::neon::generated::vld1q_s8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_s8_x4.html">core_arch::arm_shared::neon::generated::vld1q_s8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u16_x2.html">core_arch::arm_shared::neon::generated::vld1q_u16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u16_x3.html">core_arch::arm_shared::neon::generated::vld1q_u16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u16_x4.html">core_arch::arm_shared::neon::generated::vld1q_u16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u32_x2.html">core_arch::arm_shared::neon::generated::vld1q_u32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u32_x3.html">core_arch::arm_shared::neon::generated::vld1q_u32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u32_x4.html">core_arch::arm_shared::neon::generated::vld1q_u32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u64_x2.html">core_arch::arm_shared::neon::generated::vld1q_u64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u64_x3.html">core_arch::arm_shared::neon::generated::vld1q_u64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u64_x4.html">core_arch::arm_shared::neon::generated::vld1q_u64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u8_x2.html">core_arch::arm_shared::neon::generated::vld1q_u8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u8_x3.html">core_arch::arm_shared::neon::generated::vld1q_u8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld1q_u8_x4.html">core_arch::arm_shared::neon::generated::vld1q_u8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_dup_p16.html">core_arch::arm_shared::neon::generated::vld2_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_dup_p64.html">core_arch::arm_shared::neon::generated::vld2_dup_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_dup_p8.html">core_arch::arm_shared::neon::generated::vld2_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_dup_u16.html">core_arch::arm_shared::neon::generated::vld2_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_dup_u32.html">core_arch::arm_shared::neon::generated::vld2_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_dup_u64.html">core_arch::arm_shared::neon::generated::vld2_dup_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_dup_u8.html">core_arch::arm_shared::neon::generated::vld2_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_lane_p16.html">core_arch::arm_shared::neon::generated::vld2_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_lane_p8.html">core_arch::arm_shared::neon::generated::vld2_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_lane_u16.html">core_arch::arm_shared::neon::generated::vld2_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_lane_u32.html">core_arch::arm_shared::neon::generated::vld2_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_lane_u8.html">core_arch::arm_shared::neon::generated::vld2_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_p16.html">core_arch::arm_shared::neon::generated::vld2_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_p64.html">core_arch::arm_shared::neon::generated::vld2_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_p8.html">core_arch::arm_shared::neon::generated::vld2_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_u16.html">core_arch::arm_shared::neon::generated::vld2_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_u32.html">core_arch::arm_shared::neon::generated::vld2_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_u64.html">core_arch::arm_shared::neon::generated::vld2_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2_u8.html">core_arch::arm_shared::neon::generated::vld2_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_dup_p16.html">core_arch::arm_shared::neon::generated::vld2q_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_dup_p8.html">core_arch::arm_shared::neon::generated::vld2q_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_dup_u16.html">core_arch::arm_shared::neon::generated::vld2q_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_dup_u32.html">core_arch::arm_shared::neon::generated::vld2q_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_dup_u8.html">core_arch::arm_shared::neon::generated::vld2q_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_lane_p16.html">core_arch::arm_shared::neon::generated::vld2q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_lane_u16.html">core_arch::arm_shared::neon::generated::vld2q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_lane_u32.html">core_arch::arm_shared::neon::generated::vld2q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_p16.html">core_arch::arm_shared::neon::generated::vld2q_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_p8.html">core_arch::arm_shared::neon::generated::vld2q_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_u16.html">core_arch::arm_shared::neon::generated::vld2q_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_u32.html">core_arch::arm_shared::neon::generated::vld2q_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld2q_u8.html">core_arch::arm_shared::neon::generated::vld2q_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_dup_p16.html">core_arch::arm_shared::neon::generated::vld3_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_dup_p64.html">core_arch::arm_shared::neon::generated::vld3_dup_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_dup_p8.html">core_arch::arm_shared::neon::generated::vld3_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_dup_u16.html">core_arch::arm_shared::neon::generated::vld3_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_dup_u32.html">core_arch::arm_shared::neon::generated::vld3_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_dup_u64.html">core_arch::arm_shared::neon::generated::vld3_dup_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_dup_u8.html">core_arch::arm_shared::neon::generated::vld3_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_lane_p16.html">core_arch::arm_shared::neon::generated::vld3_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_lane_p8.html">core_arch::arm_shared::neon::generated::vld3_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_lane_u16.html">core_arch::arm_shared::neon::generated::vld3_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_lane_u32.html">core_arch::arm_shared::neon::generated::vld3_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_lane_u8.html">core_arch::arm_shared::neon::generated::vld3_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_p16.html">core_arch::arm_shared::neon::generated::vld3_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_p64.html">core_arch::arm_shared::neon::generated::vld3_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_p8.html">core_arch::arm_shared::neon::generated::vld3_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_u16.html">core_arch::arm_shared::neon::generated::vld3_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_u32.html">core_arch::arm_shared::neon::generated::vld3_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_u64.html">core_arch::arm_shared::neon::generated::vld3_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3_u8.html">core_arch::arm_shared::neon::generated::vld3_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_dup_p16.html">core_arch::arm_shared::neon::generated::vld3q_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_dup_p8.html">core_arch::arm_shared::neon::generated::vld3q_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_dup_u16.html">core_arch::arm_shared::neon::generated::vld3q_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_dup_u32.html">core_arch::arm_shared::neon::generated::vld3q_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_dup_u8.html">core_arch::arm_shared::neon::generated::vld3q_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_lane_p16.html">core_arch::arm_shared::neon::generated::vld3q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_lane_u16.html">core_arch::arm_shared::neon::generated::vld3q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_lane_u32.html">core_arch::arm_shared::neon::generated::vld3q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_p16.html">core_arch::arm_shared::neon::generated::vld3q_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_p8.html">core_arch::arm_shared::neon::generated::vld3q_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_u16.html">core_arch::arm_shared::neon::generated::vld3q_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_u32.html">core_arch::arm_shared::neon::generated::vld3q_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld3q_u8.html">core_arch::arm_shared::neon::generated::vld3q_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_dup_p16.html">core_arch::arm_shared::neon::generated::vld4_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_dup_p64.html">core_arch::arm_shared::neon::generated::vld4_dup_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_dup_p8.html">core_arch::arm_shared::neon::generated::vld4_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_dup_u16.html">core_arch::arm_shared::neon::generated::vld4_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_dup_u32.html">core_arch::arm_shared::neon::generated::vld4_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_dup_u64.html">core_arch::arm_shared::neon::generated::vld4_dup_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_dup_u8.html">core_arch::arm_shared::neon::generated::vld4_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_lane_p16.html">core_arch::arm_shared::neon::generated::vld4_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_lane_p8.html">core_arch::arm_shared::neon::generated::vld4_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_lane_u16.html">core_arch::arm_shared::neon::generated::vld4_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_lane_u32.html">core_arch::arm_shared::neon::generated::vld4_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_lane_u8.html">core_arch::arm_shared::neon::generated::vld4_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_p16.html">core_arch::arm_shared::neon::generated::vld4_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_p64.html">core_arch::arm_shared::neon::generated::vld4_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_p8.html">core_arch::arm_shared::neon::generated::vld4_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_u16.html">core_arch::arm_shared::neon::generated::vld4_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_u32.html">core_arch::arm_shared::neon::generated::vld4_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_u64.html">core_arch::arm_shared::neon::generated::vld4_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4_u8.html">core_arch::arm_shared::neon::generated::vld4_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_dup_p16.html">core_arch::arm_shared::neon::generated::vld4q_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_dup_p8.html">core_arch::arm_shared::neon::generated::vld4q_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_dup_u16.html">core_arch::arm_shared::neon::generated::vld4q_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_dup_u32.html">core_arch::arm_shared::neon::generated::vld4q_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_dup_u8.html">core_arch::arm_shared::neon::generated::vld4q_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_lane_p16.html">core_arch::arm_shared::neon::generated::vld4q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_lane_u16.html">core_arch::arm_shared::neon::generated::vld4q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_lane_u32.html">core_arch::arm_shared::neon::generated::vld4q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_p16.html">core_arch::arm_shared::neon::generated::vld4q_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_p8.html">core_arch::arm_shared::neon::generated::vld4q_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_u16.html">core_arch::arm_shared::neon::generated::vld4q_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_u32.html">core_arch::arm_shared::neon::generated::vld4q_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vld4q_u8.html">core_arch::arm_shared::neon::generated::vld4q_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmax_f32.html">core_arch::arm_shared::neon::generated::vmax_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmax_s16.html">core_arch::arm_shared::neon::generated::vmax_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmax_s32.html">core_arch::arm_shared::neon::generated::vmax_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmax_s8.html">core_arch::arm_shared::neon::generated::vmax_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmax_u16.html">core_arch::arm_shared::neon::generated::vmax_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmax_u32.html">core_arch::arm_shared::neon::generated::vmax_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmax_u8.html">core_arch::arm_shared::neon::generated::vmax_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxnm_f32.html">core_arch::arm_shared::neon::generated::vmaxnm_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxnmq_f32.html">core_arch::arm_shared::neon::generated::vmaxnmq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxq_f32.html">core_arch::arm_shared::neon::generated::vmaxq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxq_s16.html">core_arch::arm_shared::neon::generated::vmaxq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxq_s32.html">core_arch::arm_shared::neon::generated::vmaxq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxq_s8.html">core_arch::arm_shared::neon::generated::vmaxq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxq_u16.html">core_arch::arm_shared::neon::generated::vmaxq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxq_u32.html">core_arch::arm_shared::neon::generated::vmaxq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmaxq_u8.html">core_arch::arm_shared::neon::generated::vmaxq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmin_f32.html">core_arch::arm_shared::neon::generated::vmin_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmin_s16.html">core_arch::arm_shared::neon::generated::vmin_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmin_s32.html">core_arch::arm_shared::neon::generated::vmin_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmin_s8.html">core_arch::arm_shared::neon::generated::vmin_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmin_u16.html">core_arch::arm_shared::neon::generated::vmin_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmin_u32.html">core_arch::arm_shared::neon::generated::vmin_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmin_u8.html">core_arch::arm_shared::neon::generated::vmin_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminnm_f32.html">core_arch::arm_shared::neon::generated::vminnm_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminnmq_f32.html">core_arch::arm_shared::neon::generated::vminnmq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminq_f32.html">core_arch::arm_shared::neon::generated::vminq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminq_s16.html">core_arch::arm_shared::neon::generated::vminq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminq_s32.html">core_arch::arm_shared::neon::generated::vminq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminq_s8.html">core_arch::arm_shared::neon::generated::vminq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminq_u16.html">core_arch::arm_shared::neon::generated::vminq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminq_u32.html">core_arch::arm_shared::neon::generated::vminq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vminq_u8.html">core_arch::arm_shared::neon::generated::vminq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_f32.html">core_arch::arm_shared::neon::generated::vmla_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_lane_f32.html">core_arch::arm_shared::neon::generated::vmla_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_lane_s16.html">core_arch::arm_shared::neon::generated::vmla_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_lane_s32.html">core_arch::arm_shared::neon::generated::vmla_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_lane_u16.html">core_arch::arm_shared::neon::generated::vmla_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_lane_u32.html">core_arch::arm_shared::neon::generated::vmla_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_laneq_f32.html">core_arch::arm_shared::neon::generated::vmla_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_laneq_s16.html">core_arch::arm_shared::neon::generated::vmla_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_laneq_s32.html">core_arch::arm_shared::neon::generated::vmla_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_laneq_u16.html">core_arch::arm_shared::neon::generated::vmla_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_laneq_u32.html">core_arch::arm_shared::neon::generated::vmla_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_n_f32.html">core_arch::arm_shared::neon::generated::vmla_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_n_s16.html">core_arch::arm_shared::neon::generated::vmla_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_n_s32.html">core_arch::arm_shared::neon::generated::vmla_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_n_u16.html">core_arch::arm_shared::neon::generated::vmla_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_n_u32.html">core_arch::arm_shared::neon::generated::vmla_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_s16.html">core_arch::arm_shared::neon::generated::vmla_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_s32.html">core_arch::arm_shared::neon::generated::vmla_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_s8.html">core_arch::arm_shared::neon::generated::vmla_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_u16.html">core_arch::arm_shared::neon::generated::vmla_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_u32.html">core_arch::arm_shared::neon::generated::vmla_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmla_u8.html">core_arch::arm_shared::neon::generated::vmla_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_lane_s16.html">core_arch::arm_shared::neon::generated::vmlal_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_lane_s32.html">core_arch::arm_shared::neon::generated::vmlal_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_lane_u16.html">core_arch::arm_shared::neon::generated::vmlal_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_lane_u32.html">core_arch::arm_shared::neon::generated::vmlal_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_laneq_s16.html">core_arch::arm_shared::neon::generated::vmlal_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_laneq_s32.html">core_arch::arm_shared::neon::generated::vmlal_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_laneq_u16.html">core_arch::arm_shared::neon::generated::vmlal_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_laneq_u32.html">core_arch::arm_shared::neon::generated::vmlal_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_n_s16.html">core_arch::arm_shared::neon::generated::vmlal_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_n_s32.html">core_arch::arm_shared::neon::generated::vmlal_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_n_u16.html">core_arch::arm_shared::neon::generated::vmlal_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_n_u32.html">core_arch::arm_shared::neon::generated::vmlal_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_s16.html">core_arch::arm_shared::neon::generated::vmlal_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_s32.html">core_arch::arm_shared::neon::generated::vmlal_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_s8.html">core_arch::arm_shared::neon::generated::vmlal_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_u16.html">core_arch::arm_shared::neon::generated::vmlal_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_u32.html">core_arch::arm_shared::neon::generated::vmlal_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlal_u8.html">core_arch::arm_shared::neon::generated::vmlal_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_f32.html">core_arch::arm_shared::neon::generated::vmlaq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_lane_f32.html">core_arch::arm_shared::neon::generated::vmlaq_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_lane_s16.html">core_arch::arm_shared::neon::generated::vmlaq_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_lane_s32.html">core_arch::arm_shared::neon::generated::vmlaq_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_lane_u16.html">core_arch::arm_shared::neon::generated::vmlaq_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_lane_u32.html">core_arch::arm_shared::neon::generated::vmlaq_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_laneq_f32.html">core_arch::arm_shared::neon::generated::vmlaq_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_laneq_s16.html">core_arch::arm_shared::neon::generated::vmlaq_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_laneq_s32.html">core_arch::arm_shared::neon::generated::vmlaq_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_laneq_u16.html">core_arch::arm_shared::neon::generated::vmlaq_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_laneq_u32.html">core_arch::arm_shared::neon::generated::vmlaq_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_n_f32.html">core_arch::arm_shared::neon::generated::vmlaq_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_n_s16.html">core_arch::arm_shared::neon::generated::vmlaq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_n_s32.html">core_arch::arm_shared::neon::generated::vmlaq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_n_u16.html">core_arch::arm_shared::neon::generated::vmlaq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_n_u32.html">core_arch::arm_shared::neon::generated::vmlaq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_s16.html">core_arch::arm_shared::neon::generated::vmlaq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_s32.html">core_arch::arm_shared::neon::generated::vmlaq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_s8.html">core_arch::arm_shared::neon::generated::vmlaq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_u16.html">core_arch::arm_shared::neon::generated::vmlaq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_u32.html">core_arch::arm_shared::neon::generated::vmlaq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlaq_u8.html">core_arch::arm_shared::neon::generated::vmlaq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_f32.html">core_arch::arm_shared::neon::generated::vmls_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_lane_f32.html">core_arch::arm_shared::neon::generated::vmls_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_lane_s16.html">core_arch::arm_shared::neon::generated::vmls_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_lane_s32.html">core_arch::arm_shared::neon::generated::vmls_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_lane_u16.html">core_arch::arm_shared::neon::generated::vmls_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_lane_u32.html">core_arch::arm_shared::neon::generated::vmls_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_laneq_f32.html">core_arch::arm_shared::neon::generated::vmls_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_laneq_s16.html">core_arch::arm_shared::neon::generated::vmls_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_laneq_s32.html">core_arch::arm_shared::neon::generated::vmls_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_laneq_u16.html">core_arch::arm_shared::neon::generated::vmls_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_laneq_u32.html">core_arch::arm_shared::neon::generated::vmls_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_n_f32.html">core_arch::arm_shared::neon::generated::vmls_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_n_s16.html">core_arch::arm_shared::neon::generated::vmls_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_n_s32.html">core_arch::arm_shared::neon::generated::vmls_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_n_u16.html">core_arch::arm_shared::neon::generated::vmls_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_n_u32.html">core_arch::arm_shared::neon::generated::vmls_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_s16.html">core_arch::arm_shared::neon::generated::vmls_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_s32.html">core_arch::arm_shared::neon::generated::vmls_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_s8.html">core_arch::arm_shared::neon::generated::vmls_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_u16.html">core_arch::arm_shared::neon::generated::vmls_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_u32.html">core_arch::arm_shared::neon::generated::vmls_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmls_u8.html">core_arch::arm_shared::neon::generated::vmls_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_lane_s16.html">core_arch::arm_shared::neon::generated::vmlsl_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_lane_s32.html">core_arch::arm_shared::neon::generated::vmlsl_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_lane_u16.html">core_arch::arm_shared::neon::generated::vmlsl_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_lane_u32.html">core_arch::arm_shared::neon::generated::vmlsl_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_laneq_s16.html">core_arch::arm_shared::neon::generated::vmlsl_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_laneq_s32.html">core_arch::arm_shared::neon::generated::vmlsl_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_laneq_u16.html">core_arch::arm_shared::neon::generated::vmlsl_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_laneq_u32.html">core_arch::arm_shared::neon::generated::vmlsl_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_n_s16.html">core_arch::arm_shared::neon::generated::vmlsl_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_n_s32.html">core_arch::arm_shared::neon::generated::vmlsl_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_n_u16.html">core_arch::arm_shared::neon::generated::vmlsl_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_n_u32.html">core_arch::arm_shared::neon::generated::vmlsl_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_s16.html">core_arch::arm_shared::neon::generated::vmlsl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_s32.html">core_arch::arm_shared::neon::generated::vmlsl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_s8.html">core_arch::arm_shared::neon::generated::vmlsl_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_u16.html">core_arch::arm_shared::neon::generated::vmlsl_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_u32.html">core_arch::arm_shared::neon::generated::vmlsl_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsl_u8.html">core_arch::arm_shared::neon::generated::vmlsl_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_f32.html">core_arch::arm_shared::neon::generated::vmlsq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_lane_f32.html">core_arch::arm_shared::neon::generated::vmlsq_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_lane_s16.html">core_arch::arm_shared::neon::generated::vmlsq_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_lane_s32.html">core_arch::arm_shared::neon::generated::vmlsq_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_lane_u16.html">core_arch::arm_shared::neon::generated::vmlsq_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_lane_u32.html">core_arch::arm_shared::neon::generated::vmlsq_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_laneq_f32.html">core_arch::arm_shared::neon::generated::vmlsq_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_laneq_s16.html">core_arch::arm_shared::neon::generated::vmlsq_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_laneq_s32.html">core_arch::arm_shared::neon::generated::vmlsq_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_laneq_u16.html">core_arch::arm_shared::neon::generated::vmlsq_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_laneq_u32.html">core_arch::arm_shared::neon::generated::vmlsq_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_n_f32.html">core_arch::arm_shared::neon::generated::vmlsq_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_n_s16.html">core_arch::arm_shared::neon::generated::vmlsq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_n_s32.html">core_arch::arm_shared::neon::generated::vmlsq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_n_u16.html">core_arch::arm_shared::neon::generated::vmlsq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_n_u32.html">core_arch::arm_shared::neon::generated::vmlsq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_s16.html">core_arch::arm_shared::neon::generated::vmlsq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_s32.html">core_arch::arm_shared::neon::generated::vmlsq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_s8.html">core_arch::arm_shared::neon::generated::vmlsq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_u16.html">core_arch::arm_shared::neon::generated::vmlsq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_u32.html">core_arch::arm_shared::neon::generated::vmlsq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmlsq_u8.html">core_arch::arm_shared::neon::generated::vmlsq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_f32.html">core_arch::arm_shared::neon::generated::vmul_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_lane_f32.html">core_arch::arm_shared::neon::generated::vmul_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_lane_s16.html">core_arch::arm_shared::neon::generated::vmul_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_lane_s32.html">core_arch::arm_shared::neon::generated::vmul_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_lane_u16.html">core_arch::arm_shared::neon::generated::vmul_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_lane_u32.html">core_arch::arm_shared::neon::generated::vmul_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_laneq_f32.html">core_arch::arm_shared::neon::generated::vmul_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_laneq_s16.html">core_arch::arm_shared::neon::generated::vmul_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_laneq_s32.html">core_arch::arm_shared::neon::generated::vmul_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_laneq_u16.html">core_arch::arm_shared::neon::generated::vmul_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_laneq_u32.html">core_arch::arm_shared::neon::generated::vmul_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_n_f32.html">core_arch::arm_shared::neon::generated::vmul_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_n_s16.html">core_arch::arm_shared::neon::generated::vmul_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_n_s32.html">core_arch::arm_shared::neon::generated::vmul_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_n_u16.html">core_arch::arm_shared::neon::generated::vmul_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_n_u32.html">core_arch::arm_shared::neon::generated::vmul_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_p8.html">core_arch::arm_shared::neon::generated::vmul_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_s16.html">core_arch::arm_shared::neon::generated::vmul_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_s32.html">core_arch::arm_shared::neon::generated::vmul_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_s8.html">core_arch::arm_shared::neon::generated::vmul_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_u16.html">core_arch::arm_shared::neon::generated::vmul_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_u32.html">core_arch::arm_shared::neon::generated::vmul_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmul_u8.html">core_arch::arm_shared::neon::generated::vmul_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_lane_s16.html">core_arch::arm_shared::neon::generated::vmull_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_lane_s32.html">core_arch::arm_shared::neon::generated::vmull_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_lane_u16.html">core_arch::arm_shared::neon::generated::vmull_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_lane_u32.html">core_arch::arm_shared::neon::generated::vmull_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_laneq_s16.html">core_arch::arm_shared::neon::generated::vmull_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_laneq_s32.html">core_arch::arm_shared::neon::generated::vmull_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_laneq_u16.html">core_arch::arm_shared::neon::generated::vmull_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_laneq_u32.html">core_arch::arm_shared::neon::generated::vmull_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_n_s16.html">core_arch::arm_shared::neon::generated::vmull_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_n_s32.html">core_arch::arm_shared::neon::generated::vmull_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_n_u16.html">core_arch::arm_shared::neon::generated::vmull_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_n_u32.html">core_arch::arm_shared::neon::generated::vmull_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_p8.html">core_arch::arm_shared::neon::generated::vmull_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_s16.html">core_arch::arm_shared::neon::generated::vmull_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_s32.html">core_arch::arm_shared::neon::generated::vmull_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_s8.html">core_arch::arm_shared::neon::generated::vmull_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_u16.html">core_arch::arm_shared::neon::generated::vmull_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_u32.html">core_arch::arm_shared::neon::generated::vmull_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmull_u8.html">core_arch::arm_shared::neon::generated::vmull_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_f32.html">core_arch::arm_shared::neon::generated::vmulq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_lane_f32.html">core_arch::arm_shared::neon::generated::vmulq_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_lane_s16.html">core_arch::arm_shared::neon::generated::vmulq_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_lane_s32.html">core_arch::arm_shared::neon::generated::vmulq_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_lane_u16.html">core_arch::arm_shared::neon::generated::vmulq_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_lane_u32.html">core_arch::arm_shared::neon::generated::vmulq_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_laneq_f32.html">core_arch::arm_shared::neon::generated::vmulq_laneq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_laneq_s16.html">core_arch::arm_shared::neon::generated::vmulq_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_laneq_s32.html">core_arch::arm_shared::neon::generated::vmulq_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_laneq_u16.html">core_arch::arm_shared::neon::generated::vmulq_laneq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_laneq_u32.html">core_arch::arm_shared::neon::generated::vmulq_laneq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_n_f32.html">core_arch::arm_shared::neon::generated::vmulq_n_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_n_s16.html">core_arch::arm_shared::neon::generated::vmulq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_n_s32.html">core_arch::arm_shared::neon::generated::vmulq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_n_u16.html">core_arch::arm_shared::neon::generated::vmulq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_n_u32.html">core_arch::arm_shared::neon::generated::vmulq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_p8.html">core_arch::arm_shared::neon::generated::vmulq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_s16.html">core_arch::arm_shared::neon::generated::vmulq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_s32.html">core_arch::arm_shared::neon::generated::vmulq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_s8.html">core_arch::arm_shared::neon::generated::vmulq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_u16.html">core_arch::arm_shared::neon::generated::vmulq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_u32.html">core_arch::arm_shared::neon::generated::vmulq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vmulq_u8.html">core_arch::arm_shared::neon::generated::vmulq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vneg_f32.html">core_arch::arm_shared::neon::generated::vneg_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vneg_s16.html">core_arch::arm_shared::neon::generated::vneg_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vneg_s32.html">core_arch::arm_shared::neon::generated::vneg_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vneg_s8.html">core_arch::arm_shared::neon::generated::vneg_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vnegq_f32.html">core_arch::arm_shared::neon::generated::vnegq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vnegq_s16.html">core_arch::arm_shared::neon::generated::vnegq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vnegq_s32.html">core_arch::arm_shared::neon::generated::vnegq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vnegq_s8.html">core_arch::arm_shared::neon::generated::vnegq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_s16.html">core_arch::arm_shared::neon::generated::vorr_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_s32.html">core_arch::arm_shared::neon::generated::vorr_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_s64.html">core_arch::arm_shared::neon::generated::vorr_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_s8.html">core_arch::arm_shared::neon::generated::vorr_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_u16.html">core_arch::arm_shared::neon::generated::vorr_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_u32.html">core_arch::arm_shared::neon::generated::vorr_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_u64.html">core_arch::arm_shared::neon::generated::vorr_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorr_u8.html">core_arch::arm_shared::neon::generated::vorr_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_s16.html">core_arch::arm_shared::neon::generated::vorrq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_s32.html">core_arch::arm_shared::neon::generated::vorrq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_s64.html">core_arch::arm_shared::neon::generated::vorrq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_s8.html">core_arch::arm_shared::neon::generated::vorrq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_u16.html">core_arch::arm_shared::neon::generated::vorrq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_u32.html">core_arch::arm_shared::neon::generated::vorrq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_u64.html">core_arch::arm_shared::neon::generated::vorrq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vorrq_u8.html">core_arch::arm_shared::neon::generated::vorrq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vpadd_f32.html">core_arch::arm_shared::neon::generated::vpadd_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqabs_s16.html">core_arch::arm_shared::neon::generated::vqabs_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqabs_s32.html">core_arch::arm_shared::neon::generated::vqabs_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqabs_s8.html">core_arch::arm_shared::neon::generated::vqabs_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqabsq_s16.html">core_arch::arm_shared::neon::generated::vqabsq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqabsq_s32.html">core_arch::arm_shared::neon::generated::vqabsq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqabsq_s8.html">core_arch::arm_shared::neon::generated::vqabsq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_s16.html">core_arch::arm_shared::neon::generated::vqadd_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_s32.html">core_arch::arm_shared::neon::generated::vqadd_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_s64.html">core_arch::arm_shared::neon::generated::vqadd_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_s8.html">core_arch::arm_shared::neon::generated::vqadd_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_u16.html">core_arch::arm_shared::neon::generated::vqadd_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_u32.html">core_arch::arm_shared::neon::generated::vqadd_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_u64.html">core_arch::arm_shared::neon::generated::vqadd_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqadd_u8.html">core_arch::arm_shared::neon::generated::vqadd_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_s16.html">core_arch::arm_shared::neon::generated::vqaddq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_s32.html">core_arch::arm_shared::neon::generated::vqaddq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_s64.html">core_arch::arm_shared::neon::generated::vqaddq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_s8.html">core_arch::arm_shared::neon::generated::vqaddq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_u16.html">core_arch::arm_shared::neon::generated::vqaddq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_u32.html">core_arch::arm_shared::neon::generated::vqaddq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_u64.html">core_arch::arm_shared::neon::generated::vqaddq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqaddq_u8.html">core_arch::arm_shared::neon::generated::vqaddq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlal_lane_s16.html">core_arch::arm_shared::neon::generated::vqdmlal_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlal_lane_s32.html">core_arch::arm_shared::neon::generated::vqdmlal_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlal_n_s16.html">core_arch::arm_shared::neon::generated::vqdmlal_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlal_n_s32.html">core_arch::arm_shared::neon::generated::vqdmlal_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlal_s16.html">core_arch::arm_shared::neon::generated::vqdmlal_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlal_s32.html">core_arch::arm_shared::neon::generated::vqdmlal_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlsl_lane_s16.html">core_arch::arm_shared::neon::generated::vqdmlsl_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlsl_lane_s32.html">core_arch::arm_shared::neon::generated::vqdmlsl_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlsl_n_s16.html">core_arch::arm_shared::neon::generated::vqdmlsl_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlsl_n_s32.html">core_arch::arm_shared::neon::generated::vqdmlsl_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlsl_s16.html">core_arch::arm_shared::neon::generated::vqdmlsl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmlsl_s32.html">core_arch::arm_shared::neon::generated::vqdmlsl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulh_laneq_s16.html">core_arch::arm_shared::neon::generated::vqdmulh_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulh_laneq_s32.html">core_arch::arm_shared::neon::generated::vqdmulh_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulh_n_s16.html">core_arch::arm_shared::neon::generated::vqdmulh_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulh_n_s32.html">core_arch::arm_shared::neon::generated::vqdmulh_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulh_s16.html">core_arch::arm_shared::neon::generated::vqdmulh_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulh_s32.html">core_arch::arm_shared::neon::generated::vqdmulh_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulhq_laneq_s16.html">core_arch::arm_shared::neon::generated::vqdmulhq_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulhq_laneq_s32.html">core_arch::arm_shared::neon::generated::vqdmulhq_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulhq_n_s16.html">core_arch::arm_shared::neon::generated::vqdmulhq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulhq_n_s32.html">core_arch::arm_shared::neon::generated::vqdmulhq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulhq_s16.html">core_arch::arm_shared::neon::generated::vqdmulhq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmulhq_s32.html">core_arch::arm_shared::neon::generated::vqdmulhq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmull_lane_s16.html">core_arch::arm_shared::neon::generated::vqdmull_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmull_lane_s32.html">core_arch::arm_shared::neon::generated::vqdmull_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmull_n_s16.html">core_arch::arm_shared::neon::generated::vqdmull_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmull_n_s32.html">core_arch::arm_shared::neon::generated::vqdmull_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmull_s16.html">core_arch::arm_shared::neon::generated::vqdmull_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqdmull_s32.html">core_arch::arm_shared::neon::generated::vqdmull_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovn_s16.html">core_arch::arm_shared::neon::generated::vqmovn_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovn_s32.html">core_arch::arm_shared::neon::generated::vqmovn_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovn_s64.html">core_arch::arm_shared::neon::generated::vqmovn_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovn_u16.html">core_arch::arm_shared::neon::generated::vqmovn_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovn_u32.html">core_arch::arm_shared::neon::generated::vqmovn_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovn_u64.html">core_arch::arm_shared::neon::generated::vqmovn_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovun_s16.html">core_arch::arm_shared::neon::generated::vqmovun_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovun_s32.html">core_arch::arm_shared::neon::generated::vqmovun_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqmovun_s64.html">core_arch::arm_shared::neon::generated::vqmovun_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqneg_s16.html">core_arch::arm_shared::neon::generated::vqneg_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqneg_s32.html">core_arch::arm_shared::neon::generated::vqneg_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqneg_s8.html">core_arch::arm_shared::neon::generated::vqneg_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqnegq_s16.html">core_arch::arm_shared::neon::generated::vqnegq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqnegq_s32.html">core_arch::arm_shared::neon::generated::vqnegq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqnegq_s8.html">core_arch::arm_shared::neon::generated::vqnegq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_lane_s16.html">core_arch::arm_shared::neon::generated::vqrdmulh_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_lane_s32.html">core_arch::arm_shared::neon::generated::vqrdmulh_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_laneq_s16.html">core_arch::arm_shared::neon::generated::vqrdmulh_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_laneq_s32.html">core_arch::arm_shared::neon::generated::vqrdmulh_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_n_s16.html">core_arch::arm_shared::neon::generated::vqrdmulh_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_n_s32.html">core_arch::arm_shared::neon::generated::vqrdmulh_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_s16.html">core_arch::arm_shared::neon::generated::vqrdmulh_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulh_s32.html">core_arch::arm_shared::neon::generated::vqrdmulh_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_lane_s16.html">core_arch::arm_shared::neon::generated::vqrdmulhq_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_lane_s32.html">core_arch::arm_shared::neon::generated::vqrdmulhq_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_laneq_s16.html">core_arch::arm_shared::neon::generated::vqrdmulhq_laneq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_laneq_s32.html">core_arch::arm_shared::neon::generated::vqrdmulhq_laneq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_n_s16.html">core_arch::arm_shared::neon::generated::vqrdmulhq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_n_s32.html">core_arch::arm_shared::neon::generated::vqrdmulhq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_s16.html">core_arch::arm_shared::neon::generated::vqrdmulhq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrdmulhq_s32.html">core_arch::arm_shared::neon::generated::vqrdmulhq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_s16.html">core_arch::arm_shared::neon::generated::vqrshl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_s32.html">core_arch::arm_shared::neon::generated::vqrshl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_s64.html">core_arch::arm_shared::neon::generated::vqrshl_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_s8.html">core_arch::arm_shared::neon::generated::vqrshl_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_u16.html">core_arch::arm_shared::neon::generated::vqrshl_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_u32.html">core_arch::arm_shared::neon::generated::vqrshl_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_u64.html">core_arch::arm_shared::neon::generated::vqrshl_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshl_u8.html">core_arch::arm_shared::neon::generated::vqrshl_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_s16.html">core_arch::arm_shared::neon::generated::vqrshlq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_s32.html">core_arch::arm_shared::neon::generated::vqrshlq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_s64.html">core_arch::arm_shared::neon::generated::vqrshlq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_s8.html">core_arch::arm_shared::neon::generated::vqrshlq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_u16.html">core_arch::arm_shared::neon::generated::vqrshlq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_u32.html">core_arch::arm_shared::neon::generated::vqrshlq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_u64.html">core_arch::arm_shared::neon::generated::vqrshlq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqrshlq_u8.html">core_arch::arm_shared::neon::generated::vqrshlq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_s16.html">core_arch::arm_shared::neon::generated::vqshl_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_s32.html">core_arch::arm_shared::neon::generated::vqshl_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_s64.html">core_arch::arm_shared::neon::generated::vqshl_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_s8.html">core_arch::arm_shared::neon::generated::vqshl_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_u16.html">core_arch::arm_shared::neon::generated::vqshl_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_u32.html">core_arch::arm_shared::neon::generated::vqshl_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_u64.html">core_arch::arm_shared::neon::generated::vqshl_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_n_u8.html">core_arch::arm_shared::neon::generated::vqshl_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_s16.html">core_arch::arm_shared::neon::generated::vqshl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_s32.html">core_arch::arm_shared::neon::generated::vqshl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_s64.html">core_arch::arm_shared::neon::generated::vqshl_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_s8.html">core_arch::arm_shared::neon::generated::vqshl_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_u16.html">core_arch::arm_shared::neon::generated::vqshl_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_u32.html">core_arch::arm_shared::neon::generated::vqshl_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_u64.html">core_arch::arm_shared::neon::generated::vqshl_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshl_u8.html">core_arch::arm_shared::neon::generated::vqshl_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_s16.html">core_arch::arm_shared::neon::generated::vqshlq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_s32.html">core_arch::arm_shared::neon::generated::vqshlq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_s64.html">core_arch::arm_shared::neon::generated::vqshlq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_s8.html">core_arch::arm_shared::neon::generated::vqshlq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_u16.html">core_arch::arm_shared::neon::generated::vqshlq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_u32.html">core_arch::arm_shared::neon::generated::vqshlq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_u64.html">core_arch::arm_shared::neon::generated::vqshlq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_n_u8.html">core_arch::arm_shared::neon::generated::vqshlq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_s16.html">core_arch::arm_shared::neon::generated::vqshlq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_s32.html">core_arch::arm_shared::neon::generated::vqshlq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_s64.html">core_arch::arm_shared::neon::generated::vqshlq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_s8.html">core_arch::arm_shared::neon::generated::vqshlq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_u16.html">core_arch::arm_shared::neon::generated::vqshlq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_u32.html">core_arch::arm_shared::neon::generated::vqshlq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_u64.html">core_arch::arm_shared::neon::generated::vqshlq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqshlq_u8.html">core_arch::arm_shared::neon::generated::vqshlq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_s16.html">core_arch::arm_shared::neon::generated::vqsub_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_s32.html">core_arch::arm_shared::neon::generated::vqsub_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_s64.html">core_arch::arm_shared::neon::generated::vqsub_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_s8.html">core_arch::arm_shared::neon::generated::vqsub_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_u16.html">core_arch::arm_shared::neon::generated::vqsub_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_u32.html">core_arch::arm_shared::neon::generated::vqsub_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_u64.html">core_arch::arm_shared::neon::generated::vqsub_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsub_u8.html">core_arch::arm_shared::neon::generated::vqsub_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_s16.html">core_arch::arm_shared::neon::generated::vqsubq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_s32.html">core_arch::arm_shared::neon::generated::vqsubq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_s64.html">core_arch::arm_shared::neon::generated::vqsubq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_s8.html">core_arch::arm_shared::neon::generated::vqsubq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_u16.html">core_arch::arm_shared::neon::generated::vqsubq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_u32.html">core_arch::arm_shared::neon::generated::vqsubq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_u64.html">core_arch::arm_shared::neon::generated::vqsubq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vqsubq_u8.html">core_arch::arm_shared::neon::generated::vqsubq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrecpe_f32.html">core_arch::arm_shared::neon::generated::vrecpe_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrecpe_u32.html">core_arch::arm_shared::neon::generated::vrecpe_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrecpeq_f32.html">core_arch::arm_shared::neon::generated::vrecpeq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrecpeq_u32.html">core_arch::arm_shared::neon::generated::vrecpeq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrecps_f32.html">core_arch::arm_shared::neon::generated::vrecps_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrecpsq_f32.html">core_arch::arm_shared::neon::generated::vrecpsq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_f32_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_f32_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p16_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_p16_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p64_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_p64_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_p8_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_p8_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s16_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_s16_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s32_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_s32_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s64_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_s64_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_s8_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_s8_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u16_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_u16_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u32_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_u32_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u64_u8.html">core_arch::arm_shared::neon::generated::vreinterpret_u64_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_f32.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_p16.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_p64.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_p8.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_s16.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_s32.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_s64.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_s8.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_u16.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_u32.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpret_u8_u64.html">core_arch::arm_shared::neon::generated::vreinterpret_u8_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_f32_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_f32_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p128_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p128_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p16_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p16_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p64_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p64_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_p8_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_p8_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s16_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s16_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s32_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s32_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s64_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s64_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_s8_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_s8_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u16_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u16_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u32_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u32_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u64_u8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u64_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_f32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_p128.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_p128</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_p16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_p64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_p8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_s16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_s32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_s64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_s8.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_u16.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_u32.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vreinterpretq_u8_u64.html">core_arch::arm_shared::neon::generated::vreinterpretq_u8_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhadd_s16.html">core_arch::arm_shared::neon::generated::vrhadd_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhadd_s32.html">core_arch::arm_shared::neon::generated::vrhadd_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhadd_s8.html">core_arch::arm_shared::neon::generated::vrhadd_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhadd_u16.html">core_arch::arm_shared::neon::generated::vrhadd_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhadd_u32.html">core_arch::arm_shared::neon::generated::vrhadd_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhadd_u8.html">core_arch::arm_shared::neon::generated::vrhadd_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhaddq_s16.html">core_arch::arm_shared::neon::generated::vrhaddq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhaddq_s32.html">core_arch::arm_shared::neon::generated::vrhaddq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhaddq_s8.html">core_arch::arm_shared::neon::generated::vrhaddq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhaddq_u16.html">core_arch::arm_shared::neon::generated::vrhaddq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhaddq_u32.html">core_arch::arm_shared::neon::generated::vrhaddq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrhaddq_u8.html">core_arch::arm_shared::neon::generated::vrhaddq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrndn_f32.html">core_arch::arm_shared::neon::generated::vrndn_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrndnq_f32.html">core_arch::arm_shared::neon::generated::vrndnq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_s16.html">core_arch::arm_shared::neon::generated::vrshl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_s32.html">core_arch::arm_shared::neon::generated::vrshl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_s64.html">core_arch::arm_shared::neon::generated::vrshl_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_s8.html">core_arch::arm_shared::neon::generated::vrshl_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_u16.html">core_arch::arm_shared::neon::generated::vrshl_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_u32.html">core_arch::arm_shared::neon::generated::vrshl_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_u64.html">core_arch::arm_shared::neon::generated::vrshl_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshl_u8.html">core_arch::arm_shared::neon::generated::vrshl_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_s16.html">core_arch::arm_shared::neon::generated::vrshlq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_s32.html">core_arch::arm_shared::neon::generated::vrshlq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_s64.html">core_arch::arm_shared::neon::generated::vrshlq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_s8.html">core_arch::arm_shared::neon::generated::vrshlq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_u16.html">core_arch::arm_shared::neon::generated::vrshlq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_u32.html">core_arch::arm_shared::neon::generated::vrshlq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_u64.html">core_arch::arm_shared::neon::generated::vrshlq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshlq_u8.html">core_arch::arm_shared::neon::generated::vrshlq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_s16.html">core_arch::arm_shared::neon::generated::vrshr_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_s32.html">core_arch::arm_shared::neon::generated::vrshr_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_s64.html">core_arch::arm_shared::neon::generated::vrshr_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_s8.html">core_arch::arm_shared::neon::generated::vrshr_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_u16.html">core_arch::arm_shared::neon::generated::vrshr_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_u32.html">core_arch::arm_shared::neon::generated::vrshr_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_u64.html">core_arch::arm_shared::neon::generated::vrshr_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshr_n_u8.html">core_arch::arm_shared::neon::generated::vrshr_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrn_n_u16.html">core_arch::arm_shared::neon::generated::vrshrn_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrn_n_u32.html">core_arch::arm_shared::neon::generated::vrshrn_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrn_n_u64.html">core_arch::arm_shared::neon::generated::vrshrn_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_s16.html">core_arch::arm_shared::neon::generated::vrshrq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_s32.html">core_arch::arm_shared::neon::generated::vrshrq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_s64.html">core_arch::arm_shared::neon::generated::vrshrq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_s8.html">core_arch::arm_shared::neon::generated::vrshrq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_u16.html">core_arch::arm_shared::neon::generated::vrshrq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_u32.html">core_arch::arm_shared::neon::generated::vrshrq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_u64.html">core_arch::arm_shared::neon::generated::vrshrq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrshrq_n_u8.html">core_arch::arm_shared::neon::generated::vrshrq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsqrte_f32.html">core_arch::arm_shared::neon::generated::vrsqrte_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsqrte_u32.html">core_arch::arm_shared::neon::generated::vrsqrte_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsqrteq_f32.html">core_arch::arm_shared::neon::generated::vrsqrteq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsqrteq_u32.html">core_arch::arm_shared::neon::generated::vrsqrteq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsqrts_f32.html">core_arch::arm_shared::neon::generated::vrsqrts_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsqrtsq_f32.html">core_arch::arm_shared::neon::generated::vrsqrtsq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_s16.html">core_arch::arm_shared::neon::generated::vrsra_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_s32.html">core_arch::arm_shared::neon::generated::vrsra_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_s64.html">core_arch::arm_shared::neon::generated::vrsra_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_s8.html">core_arch::arm_shared::neon::generated::vrsra_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_u16.html">core_arch::arm_shared::neon::generated::vrsra_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_u32.html">core_arch::arm_shared::neon::generated::vrsra_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_u64.html">core_arch::arm_shared::neon::generated::vrsra_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsra_n_u8.html">core_arch::arm_shared::neon::generated::vrsra_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_s16.html">core_arch::arm_shared::neon::generated::vrsraq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_s32.html">core_arch::arm_shared::neon::generated::vrsraq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_s64.html">core_arch::arm_shared::neon::generated::vrsraq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_s8.html">core_arch::arm_shared::neon::generated::vrsraq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_u16.html">core_arch::arm_shared::neon::generated::vrsraq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_u32.html">core_arch::arm_shared::neon::generated::vrsraq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_u64.html">core_arch::arm_shared::neon::generated::vrsraq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsraq_n_u8.html">core_arch::arm_shared::neon::generated::vrsraq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsubhn_s16.html">core_arch::arm_shared::neon::generated::vrsubhn_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsubhn_s32.html">core_arch::arm_shared::neon::generated::vrsubhn_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsubhn_s64.html">core_arch::arm_shared::neon::generated::vrsubhn_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsubhn_u16.html">core_arch::arm_shared::neon::generated::vrsubhn_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsubhn_u32.html">core_arch::arm_shared::neon::generated::vrsubhn_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vrsubhn_u64.html">core_arch::arm_shared::neon::generated::vrsubhn_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_f32.html">core_arch::arm_shared::neon::generated::vset_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_p16.html">core_arch::arm_shared::neon::generated::vset_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_p64.html">core_arch::arm_shared::neon::generated::vset_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_p8.html">core_arch::arm_shared::neon::generated::vset_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_s16.html">core_arch::arm_shared::neon::generated::vset_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_s32.html">core_arch::arm_shared::neon::generated::vset_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_s64.html">core_arch::arm_shared::neon::generated::vset_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_s8.html">core_arch::arm_shared::neon::generated::vset_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_u16.html">core_arch::arm_shared::neon::generated::vset_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_u32.html">core_arch::arm_shared::neon::generated::vset_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_u64.html">core_arch::arm_shared::neon::generated::vset_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vset_lane_u8.html">core_arch::arm_shared::neon::generated::vset_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_f32.html">core_arch::arm_shared::neon::generated::vsetq_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_p16.html">core_arch::arm_shared::neon::generated::vsetq_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_p64.html">core_arch::arm_shared::neon::generated::vsetq_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_p8.html">core_arch::arm_shared::neon::generated::vsetq_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_s16.html">core_arch::arm_shared::neon::generated::vsetq_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_s32.html">core_arch::arm_shared::neon::generated::vsetq_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_s64.html">core_arch::arm_shared::neon::generated::vsetq_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_s8.html">core_arch::arm_shared::neon::generated::vsetq_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_u16.html">core_arch::arm_shared::neon::generated::vsetq_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_u32.html">core_arch::arm_shared::neon::generated::vsetq_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_u64.html">core_arch::arm_shared::neon::generated::vsetq_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsetq_lane_u8.html">core_arch::arm_shared::neon::generated::vsetq_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_s16.html">core_arch::arm_shared::neon::generated::vshl_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_s32.html">core_arch::arm_shared::neon::generated::vshl_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_s64.html">core_arch::arm_shared::neon::generated::vshl_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_s8.html">core_arch::arm_shared::neon::generated::vshl_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_u16.html">core_arch::arm_shared::neon::generated::vshl_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_u32.html">core_arch::arm_shared::neon::generated::vshl_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_u64.html">core_arch::arm_shared::neon::generated::vshl_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_n_u8.html">core_arch::arm_shared::neon::generated::vshl_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_s16.html">core_arch::arm_shared::neon::generated::vshl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_s32.html">core_arch::arm_shared::neon::generated::vshl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_s64.html">core_arch::arm_shared::neon::generated::vshl_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_s8.html">core_arch::arm_shared::neon::generated::vshl_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_u16.html">core_arch::arm_shared::neon::generated::vshl_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_u32.html">core_arch::arm_shared::neon::generated::vshl_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_u64.html">core_arch::arm_shared::neon::generated::vshl_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshl_u8.html">core_arch::arm_shared::neon::generated::vshl_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshll_n_s16.html">core_arch::arm_shared::neon::generated::vshll_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshll_n_s32.html">core_arch::arm_shared::neon::generated::vshll_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshll_n_s8.html">core_arch::arm_shared::neon::generated::vshll_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshll_n_u16.html">core_arch::arm_shared::neon::generated::vshll_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshll_n_u32.html">core_arch::arm_shared::neon::generated::vshll_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshll_n_u8.html">core_arch::arm_shared::neon::generated::vshll_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_s16.html">core_arch::arm_shared::neon::generated::vshlq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_s32.html">core_arch::arm_shared::neon::generated::vshlq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_s64.html">core_arch::arm_shared::neon::generated::vshlq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_s8.html">core_arch::arm_shared::neon::generated::vshlq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_u16.html">core_arch::arm_shared::neon::generated::vshlq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_u32.html">core_arch::arm_shared::neon::generated::vshlq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_u64.html">core_arch::arm_shared::neon::generated::vshlq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_n_u8.html">core_arch::arm_shared::neon::generated::vshlq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_s16.html">core_arch::arm_shared::neon::generated::vshlq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_s32.html">core_arch::arm_shared::neon::generated::vshlq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_s64.html">core_arch::arm_shared::neon::generated::vshlq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_s8.html">core_arch::arm_shared::neon::generated::vshlq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_u16.html">core_arch::arm_shared::neon::generated::vshlq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_u32.html">core_arch::arm_shared::neon::generated::vshlq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_u64.html">core_arch::arm_shared::neon::generated::vshlq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshlq_u8.html">core_arch::arm_shared::neon::generated::vshlq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_s16.html">core_arch::arm_shared::neon::generated::vshr_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_s32.html">core_arch::arm_shared::neon::generated::vshr_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_s64.html">core_arch::arm_shared::neon::generated::vshr_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_s8.html">core_arch::arm_shared::neon::generated::vshr_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_u16.html">core_arch::arm_shared::neon::generated::vshr_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_u32.html">core_arch::arm_shared::neon::generated::vshr_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_u64.html">core_arch::arm_shared::neon::generated::vshr_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshr_n_u8.html">core_arch::arm_shared::neon::generated::vshr_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrn_n_s16.html">core_arch::arm_shared::neon::generated::vshrn_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrn_n_s32.html">core_arch::arm_shared::neon::generated::vshrn_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrn_n_s64.html">core_arch::arm_shared::neon::generated::vshrn_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrn_n_u16.html">core_arch::arm_shared::neon::generated::vshrn_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrn_n_u32.html">core_arch::arm_shared::neon::generated::vshrn_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrn_n_u64.html">core_arch::arm_shared::neon::generated::vshrn_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_s16.html">core_arch::arm_shared::neon::generated::vshrq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_s32.html">core_arch::arm_shared::neon::generated::vshrq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_s64.html">core_arch::arm_shared::neon::generated::vshrq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_s8.html">core_arch::arm_shared::neon::generated::vshrq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_u16.html">core_arch::arm_shared::neon::generated::vshrq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_u32.html">core_arch::arm_shared::neon::generated::vshrq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_u64.html">core_arch::arm_shared::neon::generated::vshrq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vshrq_n_u8.html">core_arch::arm_shared::neon::generated::vshrq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_s16.html">core_arch::arm_shared::neon::generated::vsra_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_s32.html">core_arch::arm_shared::neon::generated::vsra_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_s64.html">core_arch::arm_shared::neon::generated::vsra_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_s8.html">core_arch::arm_shared::neon::generated::vsra_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_u16.html">core_arch::arm_shared::neon::generated::vsra_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_u32.html">core_arch::arm_shared::neon::generated::vsra_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_u64.html">core_arch::arm_shared::neon::generated::vsra_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsra_n_u8.html">core_arch::arm_shared::neon::generated::vsra_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_s16.html">core_arch::arm_shared::neon::generated::vsraq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_s32.html">core_arch::arm_shared::neon::generated::vsraq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_s64.html">core_arch::arm_shared::neon::generated::vsraq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_s8.html">core_arch::arm_shared::neon::generated::vsraq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_u16.html">core_arch::arm_shared::neon::generated::vsraq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_u32.html">core_arch::arm_shared::neon::generated::vsraq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_u64.html">core_arch::arm_shared::neon::generated::vsraq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsraq_n_u8.html">core_arch::arm_shared::neon::generated::vsraq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_f32.html">core_arch::arm_shared::neon::generated::vst1_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_p16.html">core_arch::arm_shared::neon::generated::vst1_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_p64.html">core_arch::arm_shared::neon::generated::vst1_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_p8.html">core_arch::arm_shared::neon::generated::vst1_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_s16.html">core_arch::arm_shared::neon::generated::vst1_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_s32.html">core_arch::arm_shared::neon::generated::vst1_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_s64.html">core_arch::arm_shared::neon::generated::vst1_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_s8.html">core_arch::arm_shared::neon::generated::vst1_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_u16.html">core_arch::arm_shared::neon::generated::vst1_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_u32.html">core_arch::arm_shared::neon::generated::vst1_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_u64.html">core_arch::arm_shared::neon::generated::vst1_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_lane_u8.html">core_arch::arm_shared::neon::generated::vst1_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p16_x2.html">core_arch::arm_shared::neon::generated::vst1_p16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p16_x3.html">core_arch::arm_shared::neon::generated::vst1_p16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p16_x4.html">core_arch::arm_shared::neon::generated::vst1_p16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p64_x2.html">core_arch::arm_shared::neon::generated::vst1_p64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p64_x3.html">core_arch::arm_shared::neon::generated::vst1_p64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p64_x4.html">core_arch::arm_shared::neon::generated::vst1_p64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p8_x2.html">core_arch::arm_shared::neon::generated::vst1_p8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p8_x3.html">core_arch::arm_shared::neon::generated::vst1_p8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_p8_x4.html">core_arch::arm_shared::neon::generated::vst1_p8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u16_x2.html">core_arch::arm_shared::neon::generated::vst1_u16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u16_x3.html">core_arch::arm_shared::neon::generated::vst1_u16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u16_x4.html">core_arch::arm_shared::neon::generated::vst1_u16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u32_x2.html">core_arch::arm_shared::neon::generated::vst1_u32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u32_x3.html">core_arch::arm_shared::neon::generated::vst1_u32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u32_x4.html">core_arch::arm_shared::neon::generated::vst1_u32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u64_x2.html">core_arch::arm_shared::neon::generated::vst1_u64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u64_x3.html">core_arch::arm_shared::neon::generated::vst1_u64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u64_x4.html">core_arch::arm_shared::neon::generated::vst1_u64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u8_x2.html">core_arch::arm_shared::neon::generated::vst1_u8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u8_x3.html">core_arch::arm_shared::neon::generated::vst1_u8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1_u8_x4.html">core_arch::arm_shared::neon::generated::vst1_u8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_f32.html">core_arch::arm_shared::neon::generated::vst1q_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_p16.html">core_arch::arm_shared::neon::generated::vst1q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_p64.html">core_arch::arm_shared::neon::generated::vst1q_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_p8.html">core_arch::arm_shared::neon::generated::vst1q_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_s16.html">core_arch::arm_shared::neon::generated::vst1q_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_s32.html">core_arch::arm_shared::neon::generated::vst1q_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_s64.html">core_arch::arm_shared::neon::generated::vst1q_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_s8.html">core_arch::arm_shared::neon::generated::vst1q_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_u16.html">core_arch::arm_shared::neon::generated::vst1q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_u32.html">core_arch::arm_shared::neon::generated::vst1q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_u64.html">core_arch::arm_shared::neon::generated::vst1q_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_lane_u8.html">core_arch::arm_shared::neon::generated::vst1q_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p16_x2.html">core_arch::arm_shared::neon::generated::vst1q_p16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p16_x3.html">core_arch::arm_shared::neon::generated::vst1q_p16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p16_x4.html">core_arch::arm_shared::neon::generated::vst1q_p16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p64_x2.html">core_arch::arm_shared::neon::generated::vst1q_p64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p64_x3.html">core_arch::arm_shared::neon::generated::vst1q_p64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p64_x4.html">core_arch::arm_shared::neon::generated::vst1q_p64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p8_x2.html">core_arch::arm_shared::neon::generated::vst1q_p8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p8_x3.html">core_arch::arm_shared::neon::generated::vst1q_p8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_p8_x4.html">core_arch::arm_shared::neon::generated::vst1q_p8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u16_x2.html">core_arch::arm_shared::neon::generated::vst1q_u16_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u16_x3.html">core_arch::arm_shared::neon::generated::vst1q_u16_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u16_x4.html">core_arch::arm_shared::neon::generated::vst1q_u16_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u32_x2.html">core_arch::arm_shared::neon::generated::vst1q_u32_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u32_x3.html">core_arch::arm_shared::neon::generated::vst1q_u32_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u32_x4.html">core_arch::arm_shared::neon::generated::vst1q_u32_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u64_x2.html">core_arch::arm_shared::neon::generated::vst1q_u64_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u64_x3.html">core_arch::arm_shared::neon::generated::vst1q_u64_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u64_x4.html">core_arch::arm_shared::neon::generated::vst1q_u64_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u8_x2.html">core_arch::arm_shared::neon::generated::vst1q_u8_x2</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u8_x3.html">core_arch::arm_shared::neon::generated::vst1q_u8_x3</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst1q_u8_x4.html">core_arch::arm_shared::neon::generated::vst1q_u8_x4</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_lane_p16.html">core_arch::arm_shared::neon::generated::vst2_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_lane_p8.html">core_arch::arm_shared::neon::generated::vst2_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_lane_u16.html">core_arch::arm_shared::neon::generated::vst2_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_lane_u32.html">core_arch::arm_shared::neon::generated::vst2_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_lane_u8.html">core_arch::arm_shared::neon::generated::vst2_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_p16.html">core_arch::arm_shared::neon::generated::vst2_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_p64.html">core_arch::arm_shared::neon::generated::vst2_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_p8.html">core_arch::arm_shared::neon::generated::vst2_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_u16.html">core_arch::arm_shared::neon::generated::vst2_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_u32.html">core_arch::arm_shared::neon::generated::vst2_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_u64.html">core_arch::arm_shared::neon::generated::vst2_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2_u8.html">core_arch::arm_shared::neon::generated::vst2_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_lane_p16.html">core_arch::arm_shared::neon::generated::vst2q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_lane_u16.html">core_arch::arm_shared::neon::generated::vst2q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_lane_u32.html">core_arch::arm_shared::neon::generated::vst2q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_p16.html">core_arch::arm_shared::neon::generated::vst2q_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_p8.html">core_arch::arm_shared::neon::generated::vst2q_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_u16.html">core_arch::arm_shared::neon::generated::vst2q_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_u32.html">core_arch::arm_shared::neon::generated::vst2q_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst2q_u8.html">core_arch::arm_shared::neon::generated::vst2q_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_lane_p16.html">core_arch::arm_shared::neon::generated::vst3_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_lane_p8.html">core_arch::arm_shared::neon::generated::vst3_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_lane_u16.html">core_arch::arm_shared::neon::generated::vst3_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_lane_u32.html">core_arch::arm_shared::neon::generated::vst3_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_lane_u8.html">core_arch::arm_shared::neon::generated::vst3_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_p16.html">core_arch::arm_shared::neon::generated::vst3_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_p64.html">core_arch::arm_shared::neon::generated::vst3_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_p8.html">core_arch::arm_shared::neon::generated::vst3_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_u16.html">core_arch::arm_shared::neon::generated::vst3_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_u32.html">core_arch::arm_shared::neon::generated::vst3_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_u64.html">core_arch::arm_shared::neon::generated::vst3_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3_u8.html">core_arch::arm_shared::neon::generated::vst3_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_lane_p16.html">core_arch::arm_shared::neon::generated::vst3q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_lane_u16.html">core_arch::arm_shared::neon::generated::vst3q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_lane_u32.html">core_arch::arm_shared::neon::generated::vst3q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_p16.html">core_arch::arm_shared::neon::generated::vst3q_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_p8.html">core_arch::arm_shared::neon::generated::vst3q_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_u16.html">core_arch::arm_shared::neon::generated::vst3q_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_u32.html">core_arch::arm_shared::neon::generated::vst3q_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst3q_u8.html">core_arch::arm_shared::neon::generated::vst3q_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_lane_p16.html">core_arch::arm_shared::neon::generated::vst4_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_lane_p8.html">core_arch::arm_shared::neon::generated::vst4_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_lane_u16.html">core_arch::arm_shared::neon::generated::vst4_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_lane_u32.html">core_arch::arm_shared::neon::generated::vst4_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_lane_u8.html">core_arch::arm_shared::neon::generated::vst4_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_p16.html">core_arch::arm_shared::neon::generated::vst4_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_p64.html">core_arch::arm_shared::neon::generated::vst4_p64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_p8.html">core_arch::arm_shared::neon::generated::vst4_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_u16.html">core_arch::arm_shared::neon::generated::vst4_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_u32.html">core_arch::arm_shared::neon::generated::vst4_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_u64.html">core_arch::arm_shared::neon::generated::vst4_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4_u8.html">core_arch::arm_shared::neon::generated::vst4_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_lane_p16.html">core_arch::arm_shared::neon::generated::vst4q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_lane_u16.html">core_arch::arm_shared::neon::generated::vst4q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_lane_u32.html">core_arch::arm_shared::neon::generated::vst4q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_p16.html">core_arch::arm_shared::neon::generated::vst4q_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_p8.html">core_arch::arm_shared::neon::generated::vst4q_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_u16.html">core_arch::arm_shared::neon::generated::vst4q_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_u32.html">core_arch::arm_shared::neon::generated::vst4q_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vst4q_u8.html">core_arch::arm_shared::neon::generated::vst4q_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_f32.html">core_arch::arm_shared::neon::generated::vsub_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_s16.html">core_arch::arm_shared::neon::generated::vsub_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_s32.html">core_arch::arm_shared::neon::generated::vsub_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_s64.html">core_arch::arm_shared::neon::generated::vsub_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_s8.html">core_arch::arm_shared::neon::generated::vsub_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_u16.html">core_arch::arm_shared::neon::generated::vsub_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_u32.html">core_arch::arm_shared::neon::generated::vsub_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_u64.html">core_arch::arm_shared::neon::generated::vsub_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsub_u8.html">core_arch::arm_shared::neon::generated::vsub_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_high_s16.html">core_arch::arm_shared::neon::generated::vsubhn_high_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_high_s32.html">core_arch::arm_shared::neon::generated::vsubhn_high_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_high_s64.html">core_arch::arm_shared::neon::generated::vsubhn_high_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_high_u16.html">core_arch::arm_shared::neon::generated::vsubhn_high_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_high_u32.html">core_arch::arm_shared::neon::generated::vsubhn_high_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_high_u64.html">core_arch::arm_shared::neon::generated::vsubhn_high_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_s16.html">core_arch::arm_shared::neon::generated::vsubhn_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_s32.html">core_arch::arm_shared::neon::generated::vsubhn_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_s64.html">core_arch::arm_shared::neon::generated::vsubhn_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_u16.html">core_arch::arm_shared::neon::generated::vsubhn_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_u32.html">core_arch::arm_shared::neon::generated::vsubhn_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubhn_u64.html">core_arch::arm_shared::neon::generated::vsubhn_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubl_s16.html">core_arch::arm_shared::neon::generated::vsubl_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubl_s32.html">core_arch::arm_shared::neon::generated::vsubl_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubl_s8.html">core_arch::arm_shared::neon::generated::vsubl_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubl_u16.html">core_arch::arm_shared::neon::generated::vsubl_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubl_u32.html">core_arch::arm_shared::neon::generated::vsubl_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubl_u8.html">core_arch::arm_shared::neon::generated::vsubl_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_f32.html">core_arch::arm_shared::neon::generated::vsubq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_s16.html">core_arch::arm_shared::neon::generated::vsubq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_s32.html">core_arch::arm_shared::neon::generated::vsubq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_s64.html">core_arch::arm_shared::neon::generated::vsubq_s64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_s8.html">core_arch::arm_shared::neon::generated::vsubq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_u16.html">core_arch::arm_shared::neon::generated::vsubq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_u32.html">core_arch::arm_shared::neon::generated::vsubq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_u64.html">core_arch::arm_shared::neon::generated::vsubq_u64</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubq_u8.html">core_arch::arm_shared::neon::generated::vsubq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubw_s16.html">core_arch::arm_shared::neon::generated::vsubw_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubw_s32.html">core_arch::arm_shared::neon::generated::vsubw_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubw_s8.html">core_arch::arm_shared::neon::generated::vsubw_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubw_u16.html">core_arch::arm_shared::neon::generated::vsubw_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubw_u32.html">core_arch::arm_shared::neon::generated::vsubw_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vsubw_u8.html">core_arch::arm_shared::neon::generated::vsubw_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_f32.html">core_arch::arm_shared::neon::generated::vtrn_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_p16.html">core_arch::arm_shared::neon::generated::vtrn_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_p8.html">core_arch::arm_shared::neon::generated::vtrn_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_s16.html">core_arch::arm_shared::neon::generated::vtrn_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_s32.html">core_arch::arm_shared::neon::generated::vtrn_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_s8.html">core_arch::arm_shared::neon::generated::vtrn_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_u16.html">core_arch::arm_shared::neon::generated::vtrn_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_u32.html">core_arch::arm_shared::neon::generated::vtrn_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrn_u8.html">core_arch::arm_shared::neon::generated::vtrn_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_f32.html">core_arch::arm_shared::neon::generated::vtrnq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_p16.html">core_arch::arm_shared::neon::generated::vtrnq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_p8.html">core_arch::arm_shared::neon::generated::vtrnq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_s16.html">core_arch::arm_shared::neon::generated::vtrnq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_s32.html">core_arch::arm_shared::neon::generated::vtrnq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_s8.html">core_arch::arm_shared::neon::generated::vtrnq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_u16.html">core_arch::arm_shared::neon::generated::vtrnq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_u32.html">core_arch::arm_shared::neon::generated::vtrnq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtrnq_u8.html">core_arch::arm_shared::neon::generated::vtrnq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_p16.html">core_arch::arm_shared::neon::generated::vtst_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_p8.html">core_arch::arm_shared::neon::generated::vtst_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_s16.html">core_arch::arm_shared::neon::generated::vtst_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_s32.html">core_arch::arm_shared::neon::generated::vtst_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_s8.html">core_arch::arm_shared::neon::generated::vtst_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_u16.html">core_arch::arm_shared::neon::generated::vtst_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_u32.html">core_arch::arm_shared::neon::generated::vtst_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtst_u8.html">core_arch::arm_shared::neon::generated::vtst_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_p16.html">core_arch::arm_shared::neon::generated::vtstq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_p8.html">core_arch::arm_shared::neon::generated::vtstq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_s16.html">core_arch::arm_shared::neon::generated::vtstq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_s32.html">core_arch::arm_shared::neon::generated::vtstq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_s8.html">core_arch::arm_shared::neon::generated::vtstq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_u16.html">core_arch::arm_shared::neon::generated::vtstq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_u32.html">core_arch::arm_shared::neon::generated::vtstq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vtstq_u8.html">core_arch::arm_shared::neon::generated::vtstq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_f32.html">core_arch::arm_shared::neon::generated::vuzp_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_p16.html">core_arch::arm_shared::neon::generated::vuzp_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_p8.html">core_arch::arm_shared::neon::generated::vuzp_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_s16.html">core_arch::arm_shared::neon::generated::vuzp_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_s32.html">core_arch::arm_shared::neon::generated::vuzp_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_s8.html">core_arch::arm_shared::neon::generated::vuzp_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_u16.html">core_arch::arm_shared::neon::generated::vuzp_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_u32.html">core_arch::arm_shared::neon::generated::vuzp_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzp_u8.html">core_arch::arm_shared::neon::generated::vuzp_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_f32.html">core_arch::arm_shared::neon::generated::vuzpq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_p16.html">core_arch::arm_shared::neon::generated::vuzpq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_p8.html">core_arch::arm_shared::neon::generated::vuzpq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_s16.html">core_arch::arm_shared::neon::generated::vuzpq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_s32.html">core_arch::arm_shared::neon::generated::vuzpq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_s8.html">core_arch::arm_shared::neon::generated::vuzpq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_u16.html">core_arch::arm_shared::neon::generated::vuzpq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_u32.html">core_arch::arm_shared::neon::generated::vuzpq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vuzpq_u8.html">core_arch::arm_shared::neon::generated::vuzpq_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_f32.html">core_arch::arm_shared::neon::generated::vzip_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_p16.html">core_arch::arm_shared::neon::generated::vzip_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_p8.html">core_arch::arm_shared::neon::generated::vzip_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_s16.html">core_arch::arm_shared::neon::generated::vzip_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_s32.html">core_arch::arm_shared::neon::generated::vzip_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_s8.html">core_arch::arm_shared::neon::generated::vzip_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_u16.html">core_arch::arm_shared::neon::generated::vzip_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_u32.html">core_arch::arm_shared::neon::generated::vzip_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzip_u8.html">core_arch::arm_shared::neon::generated::vzip_u8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_f32.html">core_arch::arm_shared::neon::generated::vzipq_f32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_p16.html">core_arch::arm_shared::neon::generated::vzipq_p16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_p8.html">core_arch::arm_shared::neon::generated::vzipq_p8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_s16.html">core_arch::arm_shared::neon::generated::vzipq_s16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_s32.html">core_arch::arm_shared::neon::generated::vzipq_s32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_s8.html">core_arch::arm_shared::neon::generated::vzipq_s8</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_u16.html">core_arch::arm_shared::neon::generated::vzipq_u16</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_u32.html">core_arch::arm_shared::neon::generated::vzipq_u32</a></li><li><a href="core_arch/arm_shared/neon/generated/fn.vzipq_u8.html">core_arch::arm_shared::neon::generated::vzipq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaba_s16.html">core_arch::arm_shared::neon::vaba_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaba_s32.html">core_arch::arm_shared::neon::vaba_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaba_s8.html">core_arch::arm_shared::neon::vaba_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaba_u16.html">core_arch::arm_shared::neon::vaba_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaba_u32.html">core_arch::arm_shared::neon::vaba_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaba_u8.html">core_arch::arm_shared::neon::vaba_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vabaq_s16.html">core_arch::arm_shared::neon::vabaq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vabaq_s32.html">core_arch::arm_shared::neon::vabaq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vabaq_s8.html">core_arch::arm_shared::neon::vabaq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vabaq_u16.html">core_arch::arm_shared::neon::vabaq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vabaq_u32.html">core_arch::arm_shared::neon::vabaq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vabaq_u8.html">core_arch::arm_shared::neon::vabaq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vabs_s16.html">core_arch::arm_shared::neon::vabs_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vabs_s16_.html">core_arch::arm_shared::neon::vabs_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vabs_s32.html">core_arch::arm_shared::neon::vabs_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vabs_s32_.html">core_arch::arm_shared::neon::vabs_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vabs_s8.html">core_arch::arm_shared::neon::vabs_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vabs_s8_.html">core_arch::arm_shared::neon::vabs_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vabsq_s16.html">core_arch::arm_shared::neon::vabsq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vabsq_s16_.html">core_arch::arm_shared::neon::vabsq_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vabsq_s32.html">core_arch::arm_shared::neon::vabsq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vabsq_s32_.html">core_arch::arm_shared::neon::vabsq_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vabsq_s8.html">core_arch::arm_shared::neon::vabsq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vabsq_s8_.html">core_arch::arm_shared::neon::vabsq_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vadd_f32.html">core_arch::arm_shared::neon::vadd_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vadd_s16.html">core_arch::arm_shared::neon::vadd_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vadd_s32.html">core_arch::arm_shared::neon::vadd_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vadd_s8.html">core_arch::arm_shared::neon::vadd_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vadd_u16.html">core_arch::arm_shared::neon::vadd_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vadd_u32.html">core_arch::arm_shared::neon::vadd_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vadd_u8.html">core_arch::arm_shared::neon::vadd_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_high_s16.html">core_arch::arm_shared::neon::vaddhn_high_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_high_s32.html">core_arch::arm_shared::neon::vaddhn_high_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_high_s64.html">core_arch::arm_shared::neon::vaddhn_high_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_high_u16.html">core_arch::arm_shared::neon::vaddhn_high_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_high_u32.html">core_arch::arm_shared::neon::vaddhn_high_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_high_u64.html">core_arch::arm_shared::neon::vaddhn_high_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_s16.html">core_arch::arm_shared::neon::vaddhn_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_s32.html">core_arch::arm_shared::neon::vaddhn_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_s64.html">core_arch::arm_shared::neon::vaddhn_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_u16.html">core_arch::arm_shared::neon::vaddhn_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_u32.html">core_arch::arm_shared::neon::vaddhn_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddhn_u64.html">core_arch::arm_shared::neon::vaddhn_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_high_s16.html">core_arch::arm_shared::neon::vaddl_high_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_high_s32.html">core_arch::arm_shared::neon::vaddl_high_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_high_s8.html">core_arch::arm_shared::neon::vaddl_high_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_high_u16.html">core_arch::arm_shared::neon::vaddl_high_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_high_u32.html">core_arch::arm_shared::neon::vaddl_high_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_high_u8.html">core_arch::arm_shared::neon::vaddl_high_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_s16.html">core_arch::arm_shared::neon::vaddl_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_s32.html">core_arch::arm_shared::neon::vaddl_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_s8.html">core_arch::arm_shared::neon::vaddl_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_u16.html">core_arch::arm_shared::neon::vaddl_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_u32.html">core_arch::arm_shared::neon::vaddl_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddl_u8.html">core_arch::arm_shared::neon::vaddl_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_f32.html">core_arch::arm_shared::neon::vaddq_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_s16.html">core_arch::arm_shared::neon::vaddq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_s32.html">core_arch::arm_shared::neon::vaddq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_s64.html">core_arch::arm_shared::neon::vaddq_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_s8.html">core_arch::arm_shared::neon::vaddq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_u16.html">core_arch::arm_shared::neon::vaddq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_u32.html">core_arch::arm_shared::neon::vaddq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_u64.html">core_arch::arm_shared::neon::vaddq_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddq_u8.html">core_arch::arm_shared::neon::vaddq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_high_s16.html">core_arch::arm_shared::neon::vaddw_high_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_high_s32.html">core_arch::arm_shared::neon::vaddw_high_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_high_s8.html">core_arch::arm_shared::neon::vaddw_high_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_high_u16.html">core_arch::arm_shared::neon::vaddw_high_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_high_u32.html">core_arch::arm_shared::neon::vaddw_high_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_high_u8.html">core_arch::arm_shared::neon::vaddw_high_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_s16.html">core_arch::arm_shared::neon::vaddw_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_s32.html">core_arch::arm_shared::neon::vaddw_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_s8.html">core_arch::arm_shared::neon::vaddw_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_u16.html">core_arch::arm_shared::neon::vaddw_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_u32.html">core_arch::arm_shared::neon::vaddw_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vaddw_u8.html">core_arch::arm_shared::neon::vaddw_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_s16.html">core_arch::arm_shared::neon::vbic_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_s32.html">core_arch::arm_shared::neon::vbic_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_s64.html">core_arch::arm_shared::neon::vbic_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_s8.html">core_arch::arm_shared::neon::vbic_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_u16.html">core_arch::arm_shared::neon::vbic_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_u32.html">core_arch::arm_shared::neon::vbic_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_u64.html">core_arch::arm_shared::neon::vbic_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbic_u8.html">core_arch::arm_shared::neon::vbic_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_s16.html">core_arch::arm_shared::neon::vbicq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_s32.html">core_arch::arm_shared::neon::vbicq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_s64.html">core_arch::arm_shared::neon::vbicq_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_s8.html">core_arch::arm_shared::neon::vbicq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_u16.html">core_arch::arm_shared::neon::vbicq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_u32.html">core_arch::arm_shared::neon::vbicq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_u64.html">core_arch::arm_shared::neon::vbicq_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbicq_u8.html">core_arch::arm_shared::neon::vbicq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_f32.html">core_arch::arm_shared::neon::vbsl_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_p16.html">core_arch::arm_shared::neon::vbsl_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_p8.html">core_arch::arm_shared::neon::vbsl_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_s16.html">core_arch::arm_shared::neon::vbsl_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_s32.html">core_arch::arm_shared::neon::vbsl_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_s64.html">core_arch::arm_shared::neon::vbsl_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_s8.html">core_arch::arm_shared::neon::vbsl_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_u16.html">core_arch::arm_shared::neon::vbsl_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_u32.html">core_arch::arm_shared::neon::vbsl_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_u64.html">core_arch::arm_shared::neon::vbsl_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbsl_u8.html">core_arch::arm_shared::neon::vbsl_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_f32.html">core_arch::arm_shared::neon::vbslq_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_p16.html">core_arch::arm_shared::neon::vbslq_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_p8.html">core_arch::arm_shared::neon::vbslq_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_s16.html">core_arch::arm_shared::neon::vbslq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_s32.html">core_arch::arm_shared::neon::vbslq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_s64.html">core_arch::arm_shared::neon::vbslq_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_s8.html">core_arch::arm_shared::neon::vbslq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_u16.html">core_arch::arm_shared::neon::vbslq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_u32.html">core_arch::arm_shared::neon::vbslq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_u64.html">core_arch::arm_shared::neon::vbslq_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vbslq_u8.html">core_arch::arm_shared::neon::vbslq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vclz_s16_.html">core_arch::arm_shared::neon::vclz_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vclz_s32_.html">core_arch::arm_shared::neon::vclz_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vclz_s8_.html">core_arch::arm_shared::neon::vclz_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vclzq_s16_.html">core_arch::arm_shared::neon::vclzq_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vclzq_s32_.html">core_arch::arm_shared::neon::vclzq_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vclzq_s8_.html">core_arch::arm_shared::neon::vclzq_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vcnt_p8.html">core_arch::arm_shared::neon::vcnt_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcnt_s8.html">core_arch::arm_shared::neon::vcnt_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcnt_s8_.html">core_arch::arm_shared::neon::vcnt_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vcnt_u8.html">core_arch::arm_shared::neon::vcnt_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcntq_p8.html">core_arch::arm_shared::neon::vcntq_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcntq_s8.html">core_arch::arm_shared::neon::vcntq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcntq_s8_.html">core_arch::arm_shared::neon::vcntq_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vcntq_u8.html">core_arch::arm_shared::neon::vcntq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_f32.html">core_arch::arm_shared::neon::vcombine_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_p16.html">core_arch::arm_shared::neon::vcombine_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_p64.html">core_arch::arm_shared::neon::vcombine_p64</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_p8.html">core_arch::arm_shared::neon::vcombine_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_s16.html">core_arch::arm_shared::neon::vcombine_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_s32.html">core_arch::arm_shared::neon::vcombine_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_s64.html">core_arch::arm_shared::neon::vcombine_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_s8.html">core_arch::arm_shared::neon::vcombine_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_u16.html">core_arch::arm_shared::neon::vcombine_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_u32.html">core_arch::arm_shared::neon::vcombine_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_u64.html">core_arch::arm_shared::neon::vcombine_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vcombine_u8.html">core_arch::arm_shared::neon::vcombine_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_f32.html">core_arch::arm_shared::neon::vdup_n_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_f32_vfp4.html">core_arch::arm_shared::neon::vdup_n_f32_vfp4</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_p16.html">core_arch::arm_shared::neon::vdup_n_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_p8.html">core_arch::arm_shared::neon::vdup_n_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_s16.html">core_arch::arm_shared::neon::vdup_n_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_s32.html">core_arch::arm_shared::neon::vdup_n_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_s64.html">core_arch::arm_shared::neon::vdup_n_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_s8.html">core_arch::arm_shared::neon::vdup_n_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_u16.html">core_arch::arm_shared::neon::vdup_n_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_u32.html">core_arch::arm_shared::neon::vdup_n_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_u64.html">core_arch::arm_shared::neon::vdup_n_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vdup_n_u8.html">core_arch::arm_shared::neon::vdup_n_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_f32.html">core_arch::arm_shared::neon::vdupq_n_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_f32_vfp4.html">core_arch::arm_shared::neon::vdupq_n_f32_vfp4</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_p16.html">core_arch::arm_shared::neon::vdupq_n_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_p8.html">core_arch::arm_shared::neon::vdupq_n_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_s16.html">core_arch::arm_shared::neon::vdupq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_s32.html">core_arch::arm_shared::neon::vdupq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_s64.html">core_arch::arm_shared::neon::vdupq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_s8.html">core_arch::arm_shared::neon::vdupq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_u16.html">core_arch::arm_shared::neon::vdupq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_u32.html">core_arch::arm_shared::neon::vdupq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_u64.html">core_arch::arm_shared::neon::vdupq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vdupq_n_u8.html">core_arch::arm_shared::neon::vdupq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vext_s64.html">core_arch::arm_shared::neon::vext_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vext_u64.html">core_arch::arm_shared::neon::vext_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_f32.html">core_arch::arm_shared::neon::vget_high_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_p16.html">core_arch::arm_shared::neon::vget_high_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_p8.html">core_arch::arm_shared::neon::vget_high_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_s16.html">core_arch::arm_shared::neon::vget_high_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_s32.html">core_arch::arm_shared::neon::vget_high_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_s64.html">core_arch::arm_shared::neon::vget_high_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_s8.html">core_arch::arm_shared::neon::vget_high_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_u16.html">core_arch::arm_shared::neon::vget_high_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_u32.html">core_arch::arm_shared::neon::vget_high_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_u64.html">core_arch::arm_shared::neon::vget_high_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_high_u8.html">core_arch::arm_shared::neon::vget_high_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_f32.html">core_arch::arm_shared::neon::vget_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_p16.html">core_arch::arm_shared::neon::vget_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_p64.html">core_arch::arm_shared::neon::vget_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_p8.html">core_arch::arm_shared::neon::vget_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_s16.html">core_arch::arm_shared::neon::vget_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_s32.html">core_arch::arm_shared::neon::vget_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_s64.html">core_arch::arm_shared::neon::vget_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_s8.html">core_arch::arm_shared::neon::vget_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_u16.html">core_arch::arm_shared::neon::vget_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_u32.html">core_arch::arm_shared::neon::vget_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_u64.html">core_arch::arm_shared::neon::vget_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_lane_u8.html">core_arch::arm_shared::neon::vget_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_f32.html">core_arch::arm_shared::neon::vget_low_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_p16.html">core_arch::arm_shared::neon::vget_low_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_p8.html">core_arch::arm_shared::neon::vget_low_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_s16.html">core_arch::arm_shared::neon::vget_low_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_s32.html">core_arch::arm_shared::neon::vget_low_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_s64.html">core_arch::arm_shared::neon::vget_low_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_s8.html">core_arch::arm_shared::neon::vget_low_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_u16.html">core_arch::arm_shared::neon::vget_low_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_u32.html">core_arch::arm_shared::neon::vget_low_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_u64.html">core_arch::arm_shared::neon::vget_low_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vget_low_u8.html">core_arch::arm_shared::neon::vget_low_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_f32.html">core_arch::arm_shared::neon::vgetq_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_p16.html">core_arch::arm_shared::neon::vgetq_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_p64.html">core_arch::arm_shared::neon::vgetq_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_p8.html">core_arch::arm_shared::neon::vgetq_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_s16.html">core_arch::arm_shared::neon::vgetq_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_s32.html">core_arch::arm_shared::neon::vgetq_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_s64.html">core_arch::arm_shared::neon::vgetq_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_s8.html">core_arch::arm_shared::neon::vgetq_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_u16.html">core_arch::arm_shared::neon::vgetq_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_u32.html">core_arch::arm_shared::neon::vgetq_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_u64.html">core_arch::arm_shared::neon::vgetq_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vgetq_lane_u8.html">core_arch::arm_shared::neon::vgetq_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_f32.html">core_arch::arm_shared::neon::vld1_dup_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_p16.html">core_arch::arm_shared::neon::vld1_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_p64.html">core_arch::arm_shared::neon::vld1_dup_p64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_p8.html">core_arch::arm_shared::neon::vld1_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_s16.html">core_arch::arm_shared::neon::vld1_dup_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_s32.html">core_arch::arm_shared::neon::vld1_dup_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_s64.html">core_arch::arm_shared::neon::vld1_dup_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_s8.html">core_arch::arm_shared::neon::vld1_dup_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_u16.html">core_arch::arm_shared::neon::vld1_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_u32.html">core_arch::arm_shared::neon::vld1_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_u64.html">core_arch::arm_shared::neon::vld1_dup_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_dup_u8.html">core_arch::arm_shared::neon::vld1_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_f32.html">core_arch::arm_shared::neon::vld1_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_p16.html">core_arch::arm_shared::neon::vld1_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_p64.html">core_arch::arm_shared::neon::vld1_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_p8.html">core_arch::arm_shared::neon::vld1_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_s16.html">core_arch::arm_shared::neon::vld1_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_s32.html">core_arch::arm_shared::neon::vld1_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_s64.html">core_arch::arm_shared::neon::vld1_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_s8.html">core_arch::arm_shared::neon::vld1_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_u16.html">core_arch::arm_shared::neon::vld1_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_u32.html">core_arch::arm_shared::neon::vld1_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_u64.html">core_arch::arm_shared::neon::vld1_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1_lane_u8.html">core_arch::arm_shared::neon::vld1_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_f32.html">core_arch::arm_shared::neon::vld1q_dup_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_p16.html">core_arch::arm_shared::neon::vld1q_dup_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_p64.html">core_arch::arm_shared::neon::vld1q_dup_p64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_p8.html">core_arch::arm_shared::neon::vld1q_dup_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_s16.html">core_arch::arm_shared::neon::vld1q_dup_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_s32.html">core_arch::arm_shared::neon::vld1q_dup_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_s64.html">core_arch::arm_shared::neon::vld1q_dup_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_s8.html">core_arch::arm_shared::neon::vld1q_dup_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_u16.html">core_arch::arm_shared::neon::vld1q_dup_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_u32.html">core_arch::arm_shared::neon::vld1q_dup_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_u64.html">core_arch::arm_shared::neon::vld1q_dup_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_dup_u8.html">core_arch::arm_shared::neon::vld1q_dup_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_f32.html">core_arch::arm_shared::neon::vld1q_lane_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_p16.html">core_arch::arm_shared::neon::vld1q_lane_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_p64.html">core_arch::arm_shared::neon::vld1q_lane_p64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_p8.html">core_arch::arm_shared::neon::vld1q_lane_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_s16.html">core_arch::arm_shared::neon::vld1q_lane_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_s32.html">core_arch::arm_shared::neon::vld1q_lane_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_s64.html">core_arch::arm_shared::neon::vld1q_lane_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_s8.html">core_arch::arm_shared::neon::vld1q_lane_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_u16.html">core_arch::arm_shared::neon::vld1q_lane_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_u32.html">core_arch::arm_shared::neon::vld1q_lane_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_u64.html">core_arch::arm_shared::neon::vld1q_lane_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vld1q_lane_u8.html">core_arch::arm_shared::neon::vld1q_lane_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vldrq_p128.html">core_arch::arm_shared::neon::vldrq_p128</a></li><li><a href="core_arch/arm_shared/neon/fn.vmmlaq_s32.html">core_arch::arm_shared::neon::vmmlaq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmmlaq_u32.html">core_arch::arm_shared::neon::vmmlaq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_f32.html">core_arch::arm_shared::neon::vmov_n_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_p16.html">core_arch::arm_shared::neon::vmov_n_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_p8.html">core_arch::arm_shared::neon::vmov_n_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_s16.html">core_arch::arm_shared::neon::vmov_n_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_s32.html">core_arch::arm_shared::neon::vmov_n_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_s64.html">core_arch::arm_shared::neon::vmov_n_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_s8.html">core_arch::arm_shared::neon::vmov_n_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_u16.html">core_arch::arm_shared::neon::vmov_n_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_u32.html">core_arch::arm_shared::neon::vmov_n_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_u64.html">core_arch::arm_shared::neon::vmov_n_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vmov_n_u8.html">core_arch::arm_shared::neon::vmov_n_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovl_s16.html">core_arch::arm_shared::neon::vmovl_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovl_s32.html">core_arch::arm_shared::neon::vmovl_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovl_s8.html">core_arch::arm_shared::neon::vmovl_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovl_u16.html">core_arch::arm_shared::neon::vmovl_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovl_u32.html">core_arch::arm_shared::neon::vmovl_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovl_u8.html">core_arch::arm_shared::neon::vmovl_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovn_s16.html">core_arch::arm_shared::neon::vmovn_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovn_s32.html">core_arch::arm_shared::neon::vmovn_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovn_s64.html">core_arch::arm_shared::neon::vmovn_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovn_u16.html">core_arch::arm_shared::neon::vmovn_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovn_u32.html">core_arch::arm_shared::neon::vmovn_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovn_u64.html">core_arch::arm_shared::neon::vmovn_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_f32.html">core_arch::arm_shared::neon::vmovq_n_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_p16.html">core_arch::arm_shared::neon::vmovq_n_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_p8.html">core_arch::arm_shared::neon::vmovq_n_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_s16.html">core_arch::arm_shared::neon::vmovq_n_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_s32.html">core_arch::arm_shared::neon::vmovq_n_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_s64.html">core_arch::arm_shared::neon::vmovq_n_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_s8.html">core_arch::arm_shared::neon::vmovq_n_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_u16.html">core_arch::arm_shared::neon::vmovq_n_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_u32.html">core_arch::arm_shared::neon::vmovq_n_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_u64.html">core_arch::arm_shared::neon::vmovq_n_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vmovq_n_u8.html">core_arch::arm_shared::neon::vmovq_n_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvn_p8.html">core_arch::arm_shared::neon::vmvn_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvn_s16.html">core_arch::arm_shared::neon::vmvn_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvn_s32.html">core_arch::arm_shared::neon::vmvn_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvn_s8.html">core_arch::arm_shared::neon::vmvn_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvn_u16.html">core_arch::arm_shared::neon::vmvn_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvn_u32.html">core_arch::arm_shared::neon::vmvn_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvn_u8.html">core_arch::arm_shared::neon::vmvn_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvnq_p8.html">core_arch::arm_shared::neon::vmvnq_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvnq_s16.html">core_arch::arm_shared::neon::vmvnq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvnq_s32.html">core_arch::arm_shared::neon::vmvnq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvnq_s8.html">core_arch::arm_shared::neon::vmvnq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvnq_u16.html">core_arch::arm_shared::neon::vmvnq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvnq_u32.html">core_arch::arm_shared::neon::vmvnq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vmvnq_u8.html">core_arch::arm_shared::neon::vmvnq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_s16.html">core_arch::arm_shared::neon::vorn_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_s32.html">core_arch::arm_shared::neon::vorn_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_s64.html">core_arch::arm_shared::neon::vorn_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_s8.html">core_arch::arm_shared::neon::vorn_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_u16.html">core_arch::arm_shared::neon::vorn_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_u32.html">core_arch::arm_shared::neon::vorn_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_u64.html">core_arch::arm_shared::neon::vorn_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vorn_u8.html">core_arch::arm_shared::neon::vorn_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_s16.html">core_arch::arm_shared::neon::vornq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_s32.html">core_arch::arm_shared::neon::vornq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_s64.html">core_arch::arm_shared::neon::vornq_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_s8.html">core_arch::arm_shared::neon::vornq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_u16.html">core_arch::arm_shared::neon::vornq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_u32.html">core_arch::arm_shared::neon::vornq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_u64.html">core_arch::arm_shared::neon::vornq_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vornq_u8.html">core_arch::arm_shared::neon::vornq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadal_s16.html">core_arch::arm_shared::neon::vpadal_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadal_s32.html">core_arch::arm_shared::neon::vpadal_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadal_s8.html">core_arch::arm_shared::neon::vpadal_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadal_u16.html">core_arch::arm_shared::neon::vpadal_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadal_u32.html">core_arch::arm_shared::neon::vpadal_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadal_u8.html">core_arch::arm_shared::neon::vpadal_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadalq_s16.html">core_arch::arm_shared::neon::vpadalq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadalq_s32.html">core_arch::arm_shared::neon::vpadalq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadalq_s8.html">core_arch::arm_shared::neon::vpadalq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadalq_u16.html">core_arch::arm_shared::neon::vpadalq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadalq_u32.html">core_arch::arm_shared::neon::vpadalq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadalq_u8.html">core_arch::arm_shared::neon::vpadalq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_s16.html">core_arch::arm_shared::neon::vpadd_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_s16_.html">core_arch::arm_shared::neon::vpadd_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_s32.html">core_arch::arm_shared::neon::vpadd_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_s32_.html">core_arch::arm_shared::neon::vpadd_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_s8.html">core_arch::arm_shared::neon::vpadd_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_s8_.html">core_arch::arm_shared::neon::vpadd_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_u16.html">core_arch::arm_shared::neon::vpadd_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_u32.html">core_arch::arm_shared::neon::vpadd_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpadd_u8.html">core_arch::arm_shared::neon::vpadd_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_s16.html">core_arch::arm_shared::neon::vpaddl_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_s16_.html">core_arch::arm_shared::neon::vpaddl_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_s32.html">core_arch::arm_shared::neon::vpaddl_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_s32_.html">core_arch::arm_shared::neon::vpaddl_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_s8.html">core_arch::arm_shared::neon::vpaddl_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_s8_.html">core_arch::arm_shared::neon::vpaddl_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_u16.html">core_arch::arm_shared::neon::vpaddl_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_u16_.html">core_arch::arm_shared::neon::vpaddl_u16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_u32.html">core_arch::arm_shared::neon::vpaddl_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_u32_.html">core_arch::arm_shared::neon::vpaddl_u32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_u8.html">core_arch::arm_shared::neon::vpaddl_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddl_u8_.html">core_arch::arm_shared::neon::vpaddl_u8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_s16.html">core_arch::arm_shared::neon::vpaddlq_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_s16_.html">core_arch::arm_shared::neon::vpaddlq_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_s32.html">core_arch::arm_shared::neon::vpaddlq_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_s32_.html">core_arch::arm_shared::neon::vpaddlq_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_s8.html">core_arch::arm_shared::neon::vpaddlq_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_s8_.html">core_arch::arm_shared::neon::vpaddlq_s8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_u16.html">core_arch::arm_shared::neon::vpaddlq_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_u16_.html">core_arch::arm_shared::neon::vpaddlq_u16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_u32.html">core_arch::arm_shared::neon::vpaddlq_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_u32_.html">core_arch::arm_shared::neon::vpaddlq_u32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_u8.html">core_arch::arm_shared::neon::vpaddlq_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpaddlq_u8_.html">core_arch::arm_shared::neon::vpaddlq_u8_</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmax_f32.html">core_arch::arm_shared::neon::vpmax_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmax_s16.html">core_arch::arm_shared::neon::vpmax_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmax_s32.html">core_arch::arm_shared::neon::vpmax_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmax_s8.html">core_arch::arm_shared::neon::vpmax_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmax_u16.html">core_arch::arm_shared::neon::vpmax_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmax_u32.html">core_arch::arm_shared::neon::vpmax_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmax_u8.html">core_arch::arm_shared::neon::vpmax_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmaxf_v2f32.html">core_arch::arm_shared::neon::vpmaxf_v2f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmaxs_v2i32.html">core_arch::arm_shared::neon::vpmaxs_v2i32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmaxs_v4i16.html">core_arch::arm_shared::neon::vpmaxs_v4i16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmaxs_v8i8.html">core_arch::arm_shared::neon::vpmaxs_v8i8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmaxu_v2i32.html">core_arch::arm_shared::neon::vpmaxu_v2i32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmaxu_v4i16.html">core_arch::arm_shared::neon::vpmaxu_v4i16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmaxu_v8i8.html">core_arch::arm_shared::neon::vpmaxu_v8i8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmin_f32.html">core_arch::arm_shared::neon::vpmin_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmin_s16.html">core_arch::arm_shared::neon::vpmin_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmin_s32.html">core_arch::arm_shared::neon::vpmin_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmin_s8.html">core_arch::arm_shared::neon::vpmin_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmin_u16.html">core_arch::arm_shared::neon::vpmin_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmin_u32.html">core_arch::arm_shared::neon::vpmin_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmin_u8.html">core_arch::arm_shared::neon::vpmin_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpminf_v2f32.html">core_arch::arm_shared::neon::vpminf_v2f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmins_v2i32.html">core_arch::arm_shared::neon::vpmins_v2i32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmins_v4i16.html">core_arch::arm_shared::neon::vpmins_v4i16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpmins_v8i8.html">core_arch::arm_shared::neon::vpmins_v8i8</a></li><li><a href="core_arch/arm_shared/neon/fn.vpminu_v2i32.html">core_arch::arm_shared::neon::vpminu_v2i32</a></li><li><a href="core_arch/arm_shared/neon/fn.vpminu_v4i16.html">core_arch::arm_shared::neon::vpminu_v4i16</a></li><li><a href="core_arch/arm_shared/neon/fn.vpminu_v8i8.html">core_arch::arm_shared::neon::vpminu_v8i8</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_high_s16.html">core_arch::arm_shared::neon::vraddhn_high_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_high_s32.html">core_arch::arm_shared::neon::vraddhn_high_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_high_s64.html">core_arch::arm_shared::neon::vraddhn_high_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_high_u16.html">core_arch::arm_shared::neon::vraddhn_high_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_high_u32.html">core_arch::arm_shared::neon::vraddhn_high_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_high_u64.html">core_arch::arm_shared::neon::vraddhn_high_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_s16.html">core_arch::arm_shared::neon::vraddhn_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_s16_.html">core_arch::arm_shared::neon::vraddhn_s16_</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_s32.html">core_arch::arm_shared::neon::vraddhn_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_s32_.html">core_arch::arm_shared::neon::vraddhn_s32_</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_s64.html">core_arch::arm_shared::neon::vraddhn_s64</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_s64_.html">core_arch::arm_shared::neon::vraddhn_s64_</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_u16.html">core_arch::arm_shared::neon::vraddhn_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_u32.html">core_arch::arm_shared::neon::vraddhn_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vraddhn_u64.html">core_arch::arm_shared::neon::vraddhn_u64</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev16_p8.html">core_arch::arm_shared::neon::vrev16_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev16_s8.html">core_arch::arm_shared::neon::vrev16_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev16_u8.html">core_arch::arm_shared::neon::vrev16_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev16q_p8.html">core_arch::arm_shared::neon::vrev16q_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev16q_s8.html">core_arch::arm_shared::neon::vrev16q_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev16q_u8.html">core_arch::arm_shared::neon::vrev16q_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32_p16.html">core_arch::arm_shared::neon::vrev32_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32_p8.html">core_arch::arm_shared::neon::vrev32_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32_s16.html">core_arch::arm_shared::neon::vrev32_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32_s8.html">core_arch::arm_shared::neon::vrev32_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32_u16.html">core_arch::arm_shared::neon::vrev32_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32_u8.html">core_arch::arm_shared::neon::vrev32_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32q_p16.html">core_arch::arm_shared::neon::vrev32q_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32q_p8.html">core_arch::arm_shared::neon::vrev32q_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32q_s16.html">core_arch::arm_shared::neon::vrev32q_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32q_s8.html">core_arch::arm_shared::neon::vrev32q_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32q_u16.html">core_arch::arm_shared::neon::vrev32q_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev32q_u8.html">core_arch::arm_shared::neon::vrev32q_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_f32.html">core_arch::arm_shared::neon::vrev64_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_p16.html">core_arch::arm_shared::neon::vrev64_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_p8.html">core_arch::arm_shared::neon::vrev64_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_s16.html">core_arch::arm_shared::neon::vrev64_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_s32.html">core_arch::arm_shared::neon::vrev64_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_s8.html">core_arch::arm_shared::neon::vrev64_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_u16.html">core_arch::arm_shared::neon::vrev64_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_u32.html">core_arch::arm_shared::neon::vrev64_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64_u8.html">core_arch::arm_shared::neon::vrev64_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_f32.html">core_arch::arm_shared::neon::vrev64q_f32</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_p16.html">core_arch::arm_shared::neon::vrev64q_p16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_p8.html">core_arch::arm_shared::neon::vrev64q_p8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_s16.html">core_arch::arm_shared::neon::vrev64q_s16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_s32.html">core_arch::arm_shared::neon::vrev64q_s32</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_s8.html">core_arch::arm_shared::neon::vrev64q_s8</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_u16.html">core_arch::arm_shared::neon::vrev64q_u16</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_u32.html">core_arch::arm_shared::neon::vrev64q_u32</a></li><li><a href="core_arch/arm_shared/neon/fn.vrev64q_u8.html">core_arch::arm_shared::neon::vrev64q_u8</a></li><li><a href="core_arch/arm_shared/neon/fn.vstrq_p128.html">core_arch::arm_shared::neon::vstrq_p128</a></li><li><a href="core_arch/arm_shared/neon/fn.vusmmlaq_s32.html">core_arch::arm_shared::neon::vusmmlaq_s32</a></li><li><a href="core_arch/arm_shared/registers/fn.__rsr.html">core_arch::arm_shared::registers::__rsr</a></li><li><a href="core_arch/arm_shared/registers/fn.__rsrp.html">core_arch::arm_shared::registers::__rsrp</a></li><li><a href="core_arch/arm_shared/registers/fn.__wsr.html">core_arch::arm_shared::registers::__wsr</a></li><li><a href="core_arch/arm_shared/registers/fn.__wsrp.html">core_arch::arm_shared::registers::__wsrp</a></li><li><a href="core_arch/mips/fn.break_.html">core_arch::mips::break_</a></li><li><a href="core_arch/nvptx/fn.__assert_fail.html">core_arch::nvptx::__assert_fail</a></li><li><a href="core_arch/nvptx/fn.__assertfail.html">core_arch::nvptx::__assertfail</a></li><li><a href="core_arch/nvptx/fn._block_dim_x.html">core_arch::nvptx::_block_dim_x</a></li><li><a href="core_arch/nvptx/fn._block_dim_y.html">core_arch::nvptx::_block_dim_y</a></li><li><a href="core_arch/nvptx/fn._block_dim_z.html">core_arch::nvptx::_block_dim_z</a></li><li><a href="core_arch/nvptx/fn._block_idx_x.html">core_arch::nvptx::_block_idx_x</a></li><li><a href="core_arch/nvptx/fn._block_idx_y.html">core_arch::nvptx::_block_idx_y</a></li><li><a href="core_arch/nvptx/fn._block_idx_z.html">core_arch::nvptx::_block_idx_z</a></li><li><a href="core_arch/nvptx/fn._grid_dim_x.html">core_arch::nvptx::_grid_dim_x</a></li><li><a href="core_arch/nvptx/fn._grid_dim_y.html">core_arch::nvptx::_grid_dim_y</a></li><li><a href="core_arch/nvptx/fn._grid_dim_z.html">core_arch::nvptx::_grid_dim_z</a></li><li><a href="core_arch/nvptx/fn._syncthreads.html">core_arch::nvptx::_syncthreads</a></li><li><a href="core_arch/nvptx/fn._thread_idx_x.html">core_arch::nvptx::_thread_idx_x</a></li><li><a href="core_arch/nvptx/fn._thread_idx_y.html">core_arch::nvptx::_thread_idx_y</a></li><li><a href="core_arch/nvptx/fn._thread_idx_z.html">core_arch::nvptx::_thread_idx_z</a></li><li><a href="core_arch/nvptx/fn.block_dim_x.html">core_arch::nvptx::block_dim_x</a></li><li><a href="core_arch/nvptx/fn.block_dim_y.html">core_arch::nvptx::block_dim_y</a></li><li><a href="core_arch/nvptx/fn.block_dim_z.html">core_arch::nvptx::block_dim_z</a></li><li><a href="core_arch/nvptx/fn.block_idx_x.html">core_arch::nvptx::block_idx_x</a></li><li><a href="core_arch/nvptx/fn.block_idx_y.html">core_arch::nvptx::block_idx_y</a></li><li><a href="core_arch/nvptx/fn.block_idx_z.html">core_arch::nvptx::block_idx_z</a></li><li><a href="core_arch/nvptx/fn.free.html">core_arch::nvptx::free</a></li><li><a href="core_arch/nvptx/fn.grid_dim_x.html">core_arch::nvptx::grid_dim_x</a></li><li><a href="core_arch/nvptx/fn.grid_dim_y.html">core_arch::nvptx::grid_dim_y</a></li><li><a href="core_arch/nvptx/fn.grid_dim_z.html">core_arch::nvptx::grid_dim_z</a></li><li><a href="core_arch/nvptx/fn.malloc.html">core_arch::nvptx::malloc</a></li><li><a href="core_arch/nvptx/fn.syncthreads.html">core_arch::nvptx::syncthreads</a></li><li><a href="core_arch/nvptx/fn.thread_idx_x.html">core_arch::nvptx::thread_idx_x</a></li><li><a href="core_arch/nvptx/fn.thread_idx_y.html">core_arch::nvptx::thread_idx_y</a></li><li><a href="core_arch/nvptx/fn.thread_idx_z.html">core_arch::nvptx::thread_idx_z</a></li><li><a href="core_arch/nvptx/fn.trap.html">core_arch::nvptx::trap</a></li><li><a href="core_arch/nvptx/fn.vprintf.html">core_arch::nvptx::vprintf</a></li><li><a href="core_arch/powerpc/altivec/endian/fn.vec_mule.html">core_arch::powerpc::altivec::endian::vec_mule</a></li><li><a href="core_arch/powerpc/altivec/endian/fn.vec_mulo.html">core_arch::powerpc::altivec::endian::vec_mulo</a></li><li><a href="core_arch/powerpc/altivec/endian/fn.vec_perm.html">core_arch::powerpc::altivec::endian::vec_perm</a></li><li><a href="core_arch/powerpc/altivec/endian/fn.vec_sum2s.html">core_arch::powerpc::altivec::endian::vec_sum2s</a></li><li><a href="core_arch/powerpc/altivec/fn.lvebx.html">core_arch::powerpc::altivec::lvebx</a></li><li><a href="core_arch/powerpc/altivec/fn.lvehx.html">core_arch::powerpc::altivec::lvehx</a></li><li><a href="core_arch/powerpc/altivec/fn.lvewx.html">core_arch::powerpc::altivec::lvewx</a></li><li><a href="core_arch/powerpc/altivec/fn.lvx.html">core_arch::powerpc::altivec::lvx</a></li><li><a href="core_arch/powerpc/altivec/fn.lvxl.html">core_arch::powerpc::altivec::lvxl</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.andc.html">core_arch::powerpc::altivec::sealed::andc</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.mladd.html">core_arch::powerpc::altivec::sealed::mladd</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.splats_f32.html">core_arch::powerpc::altivec::sealed::splats_f32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.splats_i16.html">core_arch::powerpc::altivec::sealed::splats_i16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.splats_i32.html">core_arch::powerpc::altivec::sealed::splats_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.splats_i8.html">core_arch::powerpc::altivec::sealed::splats_i8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.splats_u16.html">core_arch::powerpc::altivec::sealed::splats_u16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.splats_u32.html">core_arch::powerpc::altivec::sealed::splats_u32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.splats_u8.html">core_arch::powerpc::altivec::sealed::splats_u8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpeqfp_all.html">core_arch::powerpc::altivec::sealed::vcmpeqfp_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpeqfp_any.html">core_arch::powerpc::altivec::sealed::vcmpeqfp_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpequb_all.html">core_arch::powerpc::altivec::sealed::vcmpequb_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpequb_any.html">core_arch::powerpc::altivec::sealed::vcmpequb_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpequh_all.html">core_arch::powerpc::altivec::sealed::vcmpequh_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpequh_any.html">core_arch::powerpc::altivec::sealed::vcmpequh_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpequw_all.html">core_arch::powerpc::altivec::sealed::vcmpequw_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpequw_any.html">core_arch::powerpc::altivec::sealed::vcmpequw_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgefp_all.html">core_arch::powerpc::altivec::sealed::vcmpgefp_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgefp_any.html">core_arch::powerpc::altivec::sealed::vcmpgefp_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgesb_all.html">core_arch::powerpc::altivec::sealed::vcmpgesb_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgesb_any.html">core_arch::powerpc::altivec::sealed::vcmpgesb_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgesh_all.html">core_arch::powerpc::altivec::sealed::vcmpgesh_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgesh_any.html">core_arch::powerpc::altivec::sealed::vcmpgesh_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgesw_all.html">core_arch::powerpc::altivec::sealed::vcmpgesw_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgesw_any.html">core_arch::powerpc::altivec::sealed::vcmpgesw_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgeub_all.html">core_arch::powerpc::altivec::sealed::vcmpgeub_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgeub_any.html">core_arch::powerpc::altivec::sealed::vcmpgeub_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgeuh_all.html">core_arch::powerpc::altivec::sealed::vcmpgeuh_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgeuh_any.html">core_arch::powerpc::altivec::sealed::vcmpgeuh_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgeuw_all.html">core_arch::powerpc::altivec::sealed::vcmpgeuw_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgeuw_any.html">core_arch::powerpc::altivec::sealed::vcmpgeuw_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtfp_all.html">core_arch::powerpc::altivec::sealed::vcmpgtfp_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtfp_any.html">core_arch::powerpc::altivec::sealed::vcmpgtfp_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtsb_all.html">core_arch::powerpc::altivec::sealed::vcmpgtsb_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtsb_any.html">core_arch::powerpc::altivec::sealed::vcmpgtsb_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtsh_all.html">core_arch::powerpc::altivec::sealed::vcmpgtsh_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtsh_any.html">core_arch::powerpc::altivec::sealed::vcmpgtsh_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtsw_all.html">core_arch::powerpc::altivec::sealed::vcmpgtsw_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtsw_any.html">core_arch::powerpc::altivec::sealed::vcmpgtsw_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtub_all.html">core_arch::powerpc::altivec::sealed::vcmpgtub_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtub_any.html">core_arch::powerpc::altivec::sealed::vcmpgtub_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtuh_all.html">core_arch::powerpc::altivec::sealed::vcmpgtuh_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtuh_any.html">core_arch::powerpc::altivec::sealed::vcmpgtuh_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtuw_all.html">core_arch::powerpc::altivec::sealed::vcmpgtuw_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpgtuw_any.html">core_arch::powerpc::altivec::sealed::vcmpgtuw_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpnefp_all.html">core_arch::powerpc::altivec::sealed::vcmpnefp_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpnefp_any.html">core_arch::powerpc::altivec::sealed::vcmpnefp_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpneub_all.html">core_arch::powerpc::altivec::sealed::vcmpneub_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpneub_any.html">core_arch::powerpc::altivec::sealed::vcmpneub_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpneuh_all.html">core_arch::powerpc::altivec::sealed::vcmpneuh_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpneuh_any.html">core_arch::powerpc::altivec::sealed::vcmpneuh_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpneuw_all.html">core_arch::powerpc::altivec::sealed::vcmpneuw_all</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vcmpneuw_any.html">core_arch::powerpc::altivec::sealed::vcmpneuw_any</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_abs_f32.html">core_arch::powerpc::altivec::sealed::vec_abs_f32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_abs_i16.html">core_arch::powerpc::altivec::sealed::vec_abs_i16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_abs_i32.html">core_arch::powerpc::altivec::sealed::vec_abs_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_abs_i8.html">core_arch::powerpc::altivec::sealed::vec_abs_i8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_abss_i16.html">core_arch::powerpc::altivec::sealed::vec_abss_i16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_abss_i32.html">core_arch::powerpc::altivec::sealed::vec_abss_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_abss_i8.html">core_arch::powerpc::altivec::sealed::vec_abss_i8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_bc_sc.html">core_arch::powerpc::altivec::sealed::vec_add_bc_sc</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_bc_uc.html">core_arch::powerpc::altivec::sealed::vec_add_bc_uc</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_bi_si.html">core_arch::powerpc::altivec::sealed::vec_add_bi_si</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_bi_ui.html">core_arch::powerpc::altivec::sealed::vec_add_bi_ui</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_bs_ss.html">core_arch::powerpc::altivec::sealed::vec_add_bs_ss</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_bs_us.html">core_arch::powerpc::altivec::sealed::vec_add_bs_us</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_float_float.html">core_arch::powerpc::altivec::sealed::vec_add_float_float</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_sc_sc.html">core_arch::powerpc::altivec::sealed::vec_add_sc_sc</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_si_si.html">core_arch::powerpc::altivec::sealed::vec_add_si_si</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_ss_ss.html">core_arch::powerpc::altivec::sealed::vec_add_ss_ss</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_uc_uc.html">core_arch::powerpc::altivec::sealed::vec_add_uc_uc</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_ui_ui.html">core_arch::powerpc::altivec::sealed::vec_add_ui_ui</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_add_us_us.html">core_arch::powerpc::altivec::sealed::vec_add_us_us</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ctf_i32.html">core_arch::powerpc::altivec::sealed::vec_ctf_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ctf_u32.html">core_arch::powerpc::altivec::sealed::vec_ctf_u32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_floor.html">core_arch::powerpc::altivec::sealed::vec_floor</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ld_f32.html">core_arch::powerpc::altivec::sealed::vec_ld_f32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ld_i16.html">core_arch::powerpc::altivec::sealed::vec_ld_i16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ld_i32.html">core_arch::powerpc::altivec::sealed::vec_ld_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ld_i8.html">core_arch::powerpc::altivec::sealed::vec_ld_i8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ld_u16.html">core_arch::powerpc::altivec::sealed::vec_ld_u16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ld_u32.html">core_arch::powerpc::altivec::sealed::vec_ld_u32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ld_u8.html">core_arch::powerpc::altivec::sealed::vec_ld_u8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_lde_f32.html">core_arch::powerpc::altivec::sealed::vec_lde_f32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_lde_i16.html">core_arch::powerpc::altivec::sealed::vec_lde_i16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_lde_i32.html">core_arch::powerpc::altivec::sealed::vec_lde_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_lde_i8.html">core_arch::powerpc::altivec::sealed::vec_lde_i8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_lde_u16.html">core_arch::powerpc::altivec::sealed::vec_lde_u16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_lde_u32.html">core_arch::powerpc::altivec::sealed::vec_lde_u32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_lde_u8.html">core_arch::powerpc::altivec::sealed::vec_lde_u8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ldl_f32.html">core_arch::powerpc::altivec::sealed::vec_ldl_f32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ldl_i16.html">core_arch::powerpc::altivec::sealed::vec_ldl_i16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ldl_i32.html">core_arch::powerpc::altivec::sealed::vec_ldl_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ldl_i8.html">core_arch::powerpc::altivec::sealed::vec_ldl_i8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ldl_u16.html">core_arch::powerpc::altivec::sealed::vec_ldl_u16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ldl_u32.html">core_arch::powerpc::altivec::sealed::vec_ldl_u32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_ldl_u8.html">core_arch::powerpc::altivec::sealed::vec_ldl_u8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_splats_f32.html">core_arch::powerpc::altivec::sealed::vec_splats_f32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_splats_i16.html">core_arch::powerpc::altivec::sealed::vec_splats_i16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_splats_i32.html">core_arch::powerpc::altivec::sealed::vec_splats_i32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_splats_i8.html">core_arch::powerpc::altivec::sealed::vec_splats_i8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_splats_u16.html">core_arch::powerpc::altivec::sealed::vec_splats_u16</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_splats_u32.html">core_arch::powerpc::altivec::sealed::vec_splats_u32</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_splats_u8.html">core_arch::powerpc::altivec::sealed::vec_splats_u8</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vaddcuw.html">core_arch::powerpc::altivec::sealed::vec_vaddcuw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vaddsbs.html">core_arch::powerpc::altivec::sealed::vec_vaddsbs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vaddshs.html">core_arch::powerpc::altivec::sealed::vec_vaddshs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vaddsws.html">core_arch::powerpc::altivec::sealed::vec_vaddsws</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vaddubs.html">core_arch::powerpc::altivec::sealed::vec_vaddubs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vadduhs.html">core_arch::powerpc::altivec::sealed::vec_vadduhs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vadduws.html">core_arch::powerpc::altivec::sealed::vec_vadduws</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vand.html">core_arch::powerpc::altivec::sealed::vec_vand</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vavgsb.html">core_arch::powerpc::altivec::sealed::vec_vavgsb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vavgsh.html">core_arch::powerpc::altivec::sealed::vec_vavgsh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vavgsw.html">core_arch::powerpc::altivec::sealed::vec_vavgsw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vavgub.html">core_arch::powerpc::altivec::sealed::vec_vavgub</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vavguh.html">core_arch::powerpc::altivec::sealed::vec_vavguh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vavguw.html">core_arch::powerpc::altivec::sealed::vec_vavguw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vceil.html">core_arch::powerpc::altivec::sealed::vec_vceil</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpbfp.html">core_arch::powerpc::altivec::sealed::vec_vcmpbfp</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpequb.html">core_arch::powerpc::altivec::sealed::vec_vcmpequb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpequh.html">core_arch::powerpc::altivec::sealed::vec_vcmpequh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpequw.html">core_arch::powerpc::altivec::sealed::vec_vcmpequw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpgefp.html">core_arch::powerpc::altivec::sealed::vec_vcmpgefp</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpgtsb.html">core_arch::powerpc::altivec::sealed::vec_vcmpgtsb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpgtsh.html">core_arch::powerpc::altivec::sealed::vec_vcmpgtsh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpgtsw.html">core_arch::powerpc::altivec::sealed::vec_vcmpgtsw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpgtub.html">core_arch::powerpc::altivec::sealed::vec_vcmpgtub</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpgtuh.html">core_arch::powerpc::altivec::sealed::vec_vcmpgtuh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vcmpgtuw.html">core_arch::powerpc::altivec::sealed::vec_vcmpgtuw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vexptefp.html">core_arch::powerpc::altivec::sealed::vec_vexptefp</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmaddfp.html">core_arch::powerpc::altivec::sealed::vec_vmaddfp</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmaxsb.html">core_arch::powerpc::altivec::sealed::vec_vmaxsb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmaxsh.html">core_arch::powerpc::altivec::sealed::vec_vmaxsh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmaxsw.html">core_arch::powerpc::altivec::sealed::vec_vmaxsw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmaxub.html">core_arch::powerpc::altivec::sealed::vec_vmaxub</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmaxuh.html">core_arch::powerpc::altivec::sealed::vec_vmaxuh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmaxuw.html">core_arch::powerpc::altivec::sealed::vec_vmaxuw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vminsb.html">core_arch::powerpc::altivec::sealed::vec_vminsb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vminsh.html">core_arch::powerpc::altivec::sealed::vec_vminsh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vminsw.html">core_arch::powerpc::altivec::sealed::vec_vminsw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vminub.html">core_arch::powerpc::altivec::sealed::vec_vminub</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vminuh.html">core_arch::powerpc::altivec::sealed::vec_vminuh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vminuw.html">core_arch::powerpc::altivec::sealed::vec_vminuw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmsummbm.html">core_arch::powerpc::altivec::sealed::vec_vmsummbm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmsumshm.html">core_arch::powerpc::altivec::sealed::vec_vmsumshm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmsumshs.html">core_arch::powerpc::altivec::sealed::vec_vmsumshs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmsumubm.html">core_arch::powerpc::altivec::sealed::vec_vmsumubm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmsumuhm.html">core_arch::powerpc::altivec::sealed::vec_vmsumuhm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmsumuhs.html">core_arch::powerpc::altivec::sealed::vec_vmsumuhs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmulesb.html">core_arch::powerpc::altivec::sealed::vec_vmulesb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmulesh.html">core_arch::powerpc::altivec::sealed::vec_vmulesh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmuleub.html">core_arch::powerpc::altivec::sealed::vec_vmuleub</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmuleuh.html">core_arch::powerpc::altivec::sealed::vec_vmuleuh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmulosb.html">core_arch::powerpc::altivec::sealed::vec_vmulosb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmulosh.html">core_arch::powerpc::altivec::sealed::vec_vmulosh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmuloub.html">core_arch::powerpc::altivec::sealed::vec_vmuloub</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vmulouh.html">core_arch::powerpc::altivec::sealed::vec_vmulouh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vnmsubfp.html">core_arch::powerpc::altivec::sealed::vec_vnmsubfp</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vnorsb.html">core_arch::powerpc::altivec::sealed::vec_vnorsb</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vnorsh.html">core_arch::powerpc::altivec::sealed::vec_vnorsh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vnorsw.html">core_arch::powerpc::altivec::sealed::vec_vnorsw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vnorub.html">core_arch::powerpc::altivec::sealed::vec_vnorub</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vnoruh.html">core_arch::powerpc::altivec::sealed::vec_vnoruh</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vnoruw.html">core_arch::powerpc::altivec::sealed::vec_vnoruw</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vperm.html">core_arch::powerpc::altivec::sealed::vec_vperm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsubsbs.html">core_arch::powerpc::altivec::sealed::vec_vsubsbs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsubshs.html">core_arch::powerpc::altivec::sealed::vec_vsubshs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsubsws.html">core_arch::powerpc::altivec::sealed::vec_vsubsws</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsububm.html">core_arch::powerpc::altivec::sealed::vec_vsububm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsububs.html">core_arch::powerpc::altivec::sealed::vec_vsububs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsubuhm.html">core_arch::powerpc::altivec::sealed::vec_vsubuhm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsubuhs.html">core_arch::powerpc::altivec::sealed::vec_vsubuhs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsubuwm.html">core_arch::powerpc::altivec::sealed::vec_vsubuwm</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsubuws.html">core_arch::powerpc::altivec::sealed::vec_vsubuws</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsum2sws.html">core_arch::powerpc::altivec::sealed::vec_vsum2sws</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsum4sbs.html">core_arch::powerpc::altivec::sealed::vec_vsum4sbs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsum4shs.html">core_arch::powerpc::altivec::sealed::vec_vsum4shs</a></li><li><a href="core_arch/powerpc/altivec/sealed/fn.vec_vsum4ubs.html">core_arch::powerpc::altivec::sealed::vec_vsum4ubs</a></li><li><a href="core_arch/powerpc/altivec/fn.vaddcuw.html">core_arch::powerpc::altivec::vaddcuw</a></li><li><a href="core_arch/powerpc/altivec/fn.vaddsbs.html">core_arch::powerpc::altivec::vaddsbs</a></li><li><a href="core_arch/powerpc/altivec/fn.vaddshs.html">core_arch::powerpc::altivec::vaddshs</a></li><li><a href="core_arch/powerpc/altivec/fn.vaddsws.html">core_arch::powerpc::altivec::vaddsws</a></li><li><a href="core_arch/powerpc/altivec/fn.vaddubs.html">core_arch::powerpc::altivec::vaddubs</a></li><li><a href="core_arch/powerpc/altivec/fn.vadduhs.html">core_arch::powerpc::altivec::vadduhs</a></li><li><a href="core_arch/powerpc/altivec/fn.vadduws.html">core_arch::powerpc::altivec::vadduws</a></li><li><a href="core_arch/powerpc/altivec/fn.vavgsb.html">core_arch::powerpc::altivec::vavgsb</a></li><li><a href="core_arch/powerpc/altivec/fn.vavgsh.html">core_arch::powerpc::altivec::vavgsh</a></li><li><a href="core_arch/powerpc/altivec/fn.vavgsw.html">core_arch::powerpc::altivec::vavgsw</a></li><li><a href="core_arch/powerpc/altivec/fn.vavgub.html">core_arch::powerpc::altivec::vavgub</a></li><li><a href="core_arch/powerpc/altivec/fn.vavguh.html">core_arch::powerpc::altivec::vavguh</a></li><li><a href="core_arch/powerpc/altivec/fn.vavguw.html">core_arch::powerpc::altivec::vavguw</a></li><li><a href="core_arch/powerpc/altivec/fn.vceil.html">core_arch::powerpc::altivec::vceil</a></li><li><a href="core_arch/powerpc/altivec/fn.vcfsx.html">core_arch::powerpc::altivec::vcfsx</a></li><li><a href="core_arch/powerpc/altivec/fn.vcfux.html">core_arch::powerpc::altivec::vcfux</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpbfp.html">core_arch::powerpc::altivec::vcmpbfp</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpbfp_p.html">core_arch::powerpc::altivec::vcmpbfp_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpeqfp_p.html">core_arch::powerpc::altivec::vcmpeqfp_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpequb.html">core_arch::powerpc::altivec::vcmpequb</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpequb_p.html">core_arch::powerpc::altivec::vcmpequb_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpequh.html">core_arch::powerpc::altivec::vcmpequh</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpequh_p.html">core_arch::powerpc::altivec::vcmpequh_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpequw.html">core_arch::powerpc::altivec::vcmpequw</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpequw_p.html">core_arch::powerpc::altivec::vcmpequw_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgefp.html">core_arch::powerpc::altivec::vcmpgefp</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgefp_p.html">core_arch::powerpc::altivec::vcmpgefp_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtfp_p.html">core_arch::powerpc::altivec::vcmpgtfp_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtsb.html">core_arch::powerpc::altivec::vcmpgtsb</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtsb_p.html">core_arch::powerpc::altivec::vcmpgtsb_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtsh.html">core_arch::powerpc::altivec::vcmpgtsh</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtsh_p.html">core_arch::powerpc::altivec::vcmpgtsh_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtsw.html">core_arch::powerpc::altivec::vcmpgtsw</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtsw_p.html">core_arch::powerpc::altivec::vcmpgtsw_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtub.html">core_arch::powerpc::altivec::vcmpgtub</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtub_p.html">core_arch::powerpc::altivec::vcmpgtub_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtuh.html">core_arch::powerpc::altivec::vcmpgtuh</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtuh_p.html">core_arch::powerpc::altivec::vcmpgtuh_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtuw.html">core_arch::powerpc::altivec::vcmpgtuw</a></li><li><a href="core_arch/powerpc/altivec/fn.vcmpgtuw_p.html">core_arch::powerpc::altivec::vcmpgtuw_p</a></li><li><a href="core_arch/powerpc/altivec/fn.vctsxs.html">core_arch::powerpc::altivec::vctsxs</a></li><li><a href="core_arch/powerpc/altivec/fn.vctuxs.html">core_arch::powerpc::altivec::vctuxs</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_abs.html">core_arch::powerpc::altivec::vec_abs</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_abss.html">core_arch::powerpc::altivec::vec_abss</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_add.html">core_arch::powerpc::altivec::vec_add</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_addc.html">core_arch::powerpc::altivec::vec_addc</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_adds.html">core_arch::powerpc::altivec::vec_adds</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_eq.html">core_arch::powerpc::altivec::vec_all_eq</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_ge.html">core_arch::powerpc::altivec::vec_all_ge</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_gt.html">core_arch::powerpc::altivec::vec_all_gt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_in.html">core_arch::powerpc::altivec::vec_all_in</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_le.html">core_arch::powerpc::altivec::vec_all_le</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_lt.html">core_arch::powerpc::altivec::vec_all_lt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_nan.html">core_arch::powerpc::altivec::vec_all_nan</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_ne.html">core_arch::powerpc::altivec::vec_all_ne</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_nge.html">core_arch::powerpc::altivec::vec_all_nge</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_ngt.html">core_arch::powerpc::altivec::vec_all_ngt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_nle.html">core_arch::powerpc::altivec::vec_all_nle</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_nlt.html">core_arch::powerpc::altivec::vec_all_nlt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_all_numeric.html">core_arch::powerpc::altivec::vec_all_numeric</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_and.html">core_arch::powerpc::altivec::vec_and</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_andc.html">core_arch::powerpc::altivec::vec_andc</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_eq.html">core_arch::powerpc::altivec::vec_any_eq</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_ge.html">core_arch::powerpc::altivec::vec_any_ge</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_gt.html">core_arch::powerpc::altivec::vec_any_gt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_le.html">core_arch::powerpc::altivec::vec_any_le</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_lt.html">core_arch::powerpc::altivec::vec_any_lt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_nan.html">core_arch::powerpc::altivec::vec_any_nan</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_ne.html">core_arch::powerpc::altivec::vec_any_ne</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_nge.html">core_arch::powerpc::altivec::vec_any_nge</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_ngt.html">core_arch::powerpc::altivec::vec_any_ngt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_nle.html">core_arch::powerpc::altivec::vec_any_nle</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_nlt.html">core_arch::powerpc::altivec::vec_any_nlt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_numeric.html">core_arch::powerpc::altivec::vec_any_numeric</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_any_out.html">core_arch::powerpc::altivec::vec_any_out</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_avg.html">core_arch::powerpc::altivec::vec_avg</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_ceil.html">core_arch::powerpc::altivec::vec_ceil</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_cmpb.html">core_arch::powerpc::altivec::vec_cmpb</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_cmpeq.html">core_arch::powerpc::altivec::vec_cmpeq</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_cmpge.html">core_arch::powerpc::altivec::vec_cmpge</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_cmpgt.html">core_arch::powerpc::altivec::vec_cmpgt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_cmple.html">core_arch::powerpc::altivec::vec_cmple</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_cmplt.html">core_arch::powerpc::altivec::vec_cmplt</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_ctf.html">core_arch::powerpc::altivec::vec_ctf</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_cts.html">core_arch::powerpc::altivec::vec_cts</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_ctu.html">core_arch::powerpc::altivec::vec_ctu</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_expte.html">core_arch::powerpc::altivec::vec_expte</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_floor.html">core_arch::powerpc::altivec::vec_floor</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_ld.html">core_arch::powerpc::altivec::vec_ld</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_lde.html">core_arch::powerpc::altivec::vec_lde</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_ldl.html">core_arch::powerpc::altivec::vec_ldl</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_madd.html">core_arch::powerpc::altivec::vec_madd</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_madds.html">core_arch::powerpc::altivec::vec_madds</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_max.html">core_arch::powerpc::altivec::vec_max</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_min.html">core_arch::powerpc::altivec::vec_min</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_mladd.html">core_arch::powerpc::altivec::vec_mladd</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_mradds.html">core_arch::powerpc::altivec::vec_mradds</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_msum.html">core_arch::powerpc::altivec::vec_msum</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_msums.html">core_arch::powerpc::altivec::vec_msums</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_nmsub.html">core_arch::powerpc::altivec::vec_nmsub</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_nor.html">core_arch::powerpc::altivec::vec_nor</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_or.html">core_arch::powerpc::altivec::vec_or</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_splats.html">core_arch::powerpc::altivec::vec_splats</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_sub.html">core_arch::powerpc::altivec::vec_sub</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_subs.html">core_arch::powerpc::altivec::vec_subs</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_sum4s.html">core_arch::powerpc::altivec::vec_sum4s</a></li><li><a href="core_arch/powerpc/altivec/fn.vec_xor.html">core_arch::powerpc::altivec::vec_xor</a></li><li><a href="core_arch/powerpc/altivec/fn.vexptefp.html">core_arch::powerpc::altivec::vexptefp</a></li><li><a href="core_arch/powerpc/altivec/fn.vfloor.html">core_arch::powerpc::altivec::vfloor</a></li><li><a href="core_arch/powerpc/altivec/fn.vmaddfp.html">core_arch::powerpc::altivec::vmaddfp</a></li><li><a href="core_arch/powerpc/altivec/fn.vmaxsb.html">core_arch::powerpc::altivec::vmaxsb</a></li><li><a href="core_arch/powerpc/altivec/fn.vmaxsh.html">core_arch::powerpc::altivec::vmaxsh</a></li><li><a href="core_arch/powerpc/altivec/fn.vmaxsw.html">core_arch::powerpc::altivec::vmaxsw</a></li><li><a href="core_arch/powerpc/altivec/fn.vmaxub.html">core_arch::powerpc::altivec::vmaxub</a></li><li><a href="core_arch/powerpc/altivec/fn.vmaxuh.html">core_arch::powerpc::altivec::vmaxuh</a></li><li><a href="core_arch/powerpc/altivec/fn.vmaxuw.html">core_arch::powerpc::altivec::vmaxuw</a></li><li><a href="core_arch/powerpc/altivec/fn.vmhaddshs.html">core_arch::powerpc::altivec::vmhaddshs</a></li><li><a href="core_arch/powerpc/altivec/fn.vmhraddshs.html">core_arch::powerpc::altivec::vmhraddshs</a></li><li><a href="core_arch/powerpc/altivec/fn.vminsb.html">core_arch::powerpc::altivec::vminsb</a></li><li><a href="core_arch/powerpc/altivec/fn.vminsh.html">core_arch::powerpc::altivec::vminsh</a></li><li><a href="core_arch/powerpc/altivec/fn.vminsw.html">core_arch::powerpc::altivec::vminsw</a></li><li><a href="core_arch/powerpc/altivec/fn.vminub.html">core_arch::powerpc::altivec::vminub</a></li><li><a href="core_arch/powerpc/altivec/fn.vminuh.html">core_arch::powerpc::altivec::vminuh</a></li><li><a href="core_arch/powerpc/altivec/fn.vminuw.html">core_arch::powerpc::altivec::vminuw</a></li><li><a href="core_arch/powerpc/altivec/fn.vmsummbm.html">core_arch::powerpc::altivec::vmsummbm</a></li><li><a href="core_arch/powerpc/altivec/fn.vmsumshm.html">core_arch::powerpc::altivec::vmsumshm</a></li><li><a href="core_arch/powerpc/altivec/fn.vmsumshs.html">core_arch::powerpc::altivec::vmsumshs</a></li><li><a href="core_arch/powerpc/altivec/fn.vmsumubm.html">core_arch::powerpc::altivec::vmsumubm</a></li><li><a href="core_arch/powerpc/altivec/fn.vmsumuhm.html">core_arch::powerpc::altivec::vmsumuhm</a></li><li><a href="core_arch/powerpc/altivec/fn.vmsumuhs.html">core_arch::powerpc::altivec::vmsumuhs</a></li><li><a href="core_arch/powerpc/altivec/fn.vmulesb.html">core_arch::powerpc::altivec::vmulesb</a></li><li><a href="core_arch/powerpc/altivec/fn.vmulesh.html">core_arch::powerpc::altivec::vmulesh</a></li><li><a href="core_arch/powerpc/altivec/fn.vmuleub.html">core_arch::powerpc::altivec::vmuleub</a></li><li><a href="core_arch/powerpc/altivec/fn.vmuleuh.html">core_arch::powerpc::altivec::vmuleuh</a></li><li><a href="core_arch/powerpc/altivec/fn.vmulosb.html">core_arch::powerpc::altivec::vmulosb</a></li><li><a href="core_arch/powerpc/altivec/fn.vmulosh.html">core_arch::powerpc::altivec::vmulosh</a></li><li><a href="core_arch/powerpc/altivec/fn.vmuloub.html">core_arch::powerpc::altivec::vmuloub</a></li><li><a href="core_arch/powerpc/altivec/fn.vmulouh.html">core_arch::powerpc::altivec::vmulouh</a></li><li><a href="core_arch/powerpc/altivec/fn.vnmsubfp.html">core_arch::powerpc::altivec::vnmsubfp</a></li><li><a href="core_arch/powerpc/altivec/fn.vperm.html">core_arch::powerpc::altivec::vperm</a></li><li><a href="core_arch/powerpc/altivec/fn.vsubsbs.html">core_arch::powerpc::altivec::vsubsbs</a></li><li><a href="core_arch/powerpc/altivec/fn.vsubshs.html">core_arch::powerpc::altivec::vsubshs</a></li><li><a href="core_arch/powerpc/altivec/fn.vsubsws.html">core_arch::powerpc::altivec::vsubsws</a></li><li><a href="core_arch/powerpc/altivec/fn.vsububs.html">core_arch::powerpc::altivec::vsububs</a></li><li><a href="core_arch/powerpc/altivec/fn.vsubuhs.html">core_arch::powerpc::altivec::vsubuhs</a></li><li><a href="core_arch/powerpc/altivec/fn.vsubuws.html">core_arch::powerpc::altivec::vsubuws</a></li><li><a href="core_arch/powerpc/altivec/fn.vsum2sws.html">core_arch::powerpc::altivec::vsum2sws</a></li><li><a href="core_arch/powerpc/altivec/fn.vsum4sbs.html">core_arch::powerpc::altivec::vsum4sbs</a></li><li><a href="core_arch/powerpc/altivec/fn.vsum4shs.html">core_arch::powerpc::altivec::vsum4shs</a></li><li><a href="core_arch/powerpc/altivec/fn.vsum4ubs.html">core_arch::powerpc::altivec::vsum4ubs</a></li><li><a href="core_arch/powerpc/fn.trap.html">core_arch::powerpc::trap</a></li><li><a href="core_arch/powerpc/vsx/sealed/fn.xxpermdi.html">core_arch::powerpc::vsx::sealed::xxpermdi</a></li><li><a href="core_arch/powerpc/vsx/fn.vec_xxpermdi.html">core_arch::powerpc::vsx::vec_xxpermdi</a></li><li><a href="core_arch/riscv64/fn.hlv_d.html">core_arch::riscv64::hlv_d</a></li><li><a href="core_arch/riscv64/fn.hlv_wu.html">core_arch::riscv64::hlv_wu</a></li><li><a href="core_arch/riscv64/fn.hsv_d.html">core_arch::riscv64::hsv_d</a></li><li><a href="core_arch/riscv_shared/fn.fence_i.html">core_arch::riscv_shared::fence_i</a></li><li><a href="core_arch/riscv_shared/fn.frcsr.html">core_arch::riscv_shared::frcsr</a></li><li><a href="core_arch/riscv_shared/fn.frflags.html">core_arch::riscv_shared::frflags</a></li><li><a href="core_arch/riscv_shared/fn.frrm.html">core_arch::riscv_shared::frrm</a></li><li><a href="core_arch/riscv_shared/fn.fscsr.html">core_arch::riscv_shared::fscsr</a></li><li><a href="core_arch/riscv_shared/fn.fsflags.html">core_arch::riscv_shared::fsflags</a></li><li><a href="core_arch/riscv_shared/fn.fsrm.html">core_arch::riscv_shared::fsrm</a></li><li><a href="core_arch/riscv_shared/fn.hfence_gvma.html">core_arch::riscv_shared::hfence_gvma</a></li><li><a href="core_arch/riscv_shared/fn.hfence_gvma_all.html">core_arch::riscv_shared::hfence_gvma_all</a></li><li><a href="core_arch/riscv_shared/fn.hfence_gvma_gaddr.html">core_arch::riscv_shared::hfence_gvma_gaddr</a></li><li><a href="core_arch/riscv_shared/fn.hfence_gvma_vmid.html">core_arch::riscv_shared::hfence_gvma_vmid</a></li><li><a href="core_arch/riscv_shared/fn.hfence_vvma.html">core_arch::riscv_shared::hfence_vvma</a></li><li><a href="core_arch/riscv_shared/fn.hfence_vvma_all.html">core_arch::riscv_shared::hfence_vvma_all</a></li><li><a href="core_arch/riscv_shared/fn.hfence_vvma_asid.html">core_arch::riscv_shared::hfence_vvma_asid</a></li><li><a href="core_arch/riscv_shared/fn.hfence_vvma_vaddr.html">core_arch::riscv_shared::hfence_vvma_vaddr</a></li><li><a href="core_arch/riscv_shared/fn.hinval_gvma.html">core_arch::riscv_shared::hinval_gvma</a></li><li><a href="core_arch/riscv_shared/fn.hinval_gvma_all.html">core_arch::riscv_shared::hinval_gvma_all</a></li><li><a href="core_arch/riscv_shared/fn.hinval_gvma_gaddr.html">core_arch::riscv_shared::hinval_gvma_gaddr</a></li><li><a href="core_arch/riscv_shared/fn.hinval_gvma_vmid.html">core_arch::riscv_shared::hinval_gvma_vmid</a></li><li><a href="core_arch/riscv_shared/fn.hinval_vvma.html">core_arch::riscv_shared::hinval_vvma</a></li><li><a href="core_arch/riscv_shared/fn.hinval_vvma_all.html">core_arch::riscv_shared::hinval_vvma_all</a></li><li><a href="core_arch/riscv_shared/fn.hinval_vvma_asid.html">core_arch::riscv_shared::hinval_vvma_asid</a></li><li><a href="core_arch/riscv_shared/fn.hinval_vvma_vaddr.html">core_arch::riscv_shared::hinval_vvma_vaddr</a></li><li><a href="core_arch/riscv_shared/fn.hlv_b.html">core_arch::riscv_shared::hlv_b</a></li><li><a href="core_arch/riscv_shared/fn.hlv_bu.html">core_arch::riscv_shared::hlv_bu</a></li><li><a href="core_arch/riscv_shared/fn.hlv_h.html">core_arch::riscv_shared::hlv_h</a></li><li><a href="core_arch/riscv_shared/fn.hlv_hu.html">core_arch::riscv_shared::hlv_hu</a></li><li><a href="core_arch/riscv_shared/fn.hlv_w.html">core_arch::riscv_shared::hlv_w</a></li><li><a href="core_arch/riscv_shared/fn.hlvx_hu.html">core_arch::riscv_shared::hlvx_hu</a></li><li><a href="core_arch/riscv_shared/fn.hlvx_wu.html">core_arch::riscv_shared::hlvx_wu</a></li><li><a href="core_arch/riscv_shared/fn.hsv_b.html">core_arch::riscv_shared::hsv_b</a></li><li><a href="core_arch/riscv_shared/fn.hsv_h.html">core_arch::riscv_shared::hsv_h</a></li><li><a href="core_arch/riscv_shared/fn.hsv_w.html">core_arch::riscv_shared::hsv_w</a></li><li><a href="core_arch/riscv_shared/fn.nop.html">core_arch::riscv_shared::nop</a></li><li><a href="core_arch/riscv_shared/p/fn.add16.html">core_arch::riscv_shared::p::add16</a></li><li><a href="core_arch/riscv_shared/p/fn.add8.html">core_arch::riscv_shared::p::add8</a></li><li><a href="core_arch/riscv_shared/p/fn.clrs16.html">core_arch::riscv_shared::p::clrs16</a></li><li><a href="core_arch/riscv_shared/p/fn.clrs32.html">core_arch::riscv_shared::p::clrs32</a></li><li><a href="core_arch/riscv_shared/p/fn.clrs8.html">core_arch::riscv_shared::p::clrs8</a></li><li><a href="core_arch/riscv_shared/p/fn.clz16.html">core_arch::riscv_shared::p::clz16</a></li><li><a href="core_arch/riscv_shared/p/fn.clz32.html">core_arch::riscv_shared::p::clz32</a></li><li><a href="core_arch/riscv_shared/p/fn.clz8.html">core_arch::riscv_shared::p::clz8</a></li><li><a href="core_arch/riscv_shared/p/fn.cmpeq16.html">core_arch::riscv_shared::p::cmpeq16</a></li><li><a href="core_arch/riscv_shared/p/fn.cmpeq8.html">core_arch::riscv_shared::p::cmpeq8</a></li><li><a href="core_arch/riscv_shared/p/fn.cras16.html">core_arch::riscv_shared::p::cras16</a></li><li><a href="core_arch/riscv_shared/p/fn.crsa16.html">core_arch::riscv_shared::p::crsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.kabs16.html">core_arch::riscv_shared::p::kabs16</a></li><li><a href="core_arch/riscv_shared/p/fn.kabs8.html">core_arch::riscv_shared::p::kabs8</a></li><li><a href="core_arch/riscv_shared/p/fn.kadd16.html">core_arch::riscv_shared::p::kadd16</a></li><li><a href="core_arch/riscv_shared/p/fn.kadd8.html">core_arch::riscv_shared::p::kadd8</a></li><li><a href="core_arch/riscv_shared/p/fn.kaddh.html">core_arch::riscv_shared::p::kaddh</a></li><li><a href="core_arch/riscv_shared/p/fn.kcras16.html">core_arch::riscv_shared::p::kcras16</a></li><li><a href="core_arch/riscv_shared/p/fn.kcrsa16.html">core_arch::riscv_shared::p::kcrsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.ksll16.html">core_arch::riscv_shared::p::ksll16</a></li><li><a href="core_arch/riscv_shared/p/fn.ksll8.html">core_arch::riscv_shared::p::ksll8</a></li><li><a href="core_arch/riscv_shared/p/fn.kslra16.html">core_arch::riscv_shared::p::kslra16</a></li><li><a href="core_arch/riscv_shared/p/fn.kslra16u.html">core_arch::riscv_shared::p::kslra16u</a></li><li><a href="core_arch/riscv_shared/p/fn.kslra8.html">core_arch::riscv_shared::p::kslra8</a></li><li><a href="core_arch/riscv_shared/p/fn.kslra8u.html">core_arch::riscv_shared::p::kslra8u</a></li><li><a href="core_arch/riscv_shared/p/fn.kstas16.html">core_arch::riscv_shared::p::kstas16</a></li><li><a href="core_arch/riscv_shared/p/fn.kstsa16.html">core_arch::riscv_shared::p::kstsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.ksub16.html">core_arch::riscv_shared::p::ksub16</a></li><li><a href="core_arch/riscv_shared/p/fn.ksub8.html">core_arch::riscv_shared::p::ksub8</a></li><li><a href="core_arch/riscv_shared/p/fn.ksubh.html">core_arch::riscv_shared::p::ksubh</a></li><li><a href="core_arch/riscv_shared/p/fn.pbsad.html">core_arch::riscv_shared::p::pbsad</a></li><li><a href="core_arch/riscv_shared/p/fn.pbsada.html">core_arch::riscv_shared::p::pbsada</a></li><li><a href="core_arch/riscv_shared/p/fn.pkbt16.html">core_arch::riscv_shared::p::pkbt16</a></li><li><a href="core_arch/riscv_shared/p/fn.pktb16.html">core_arch::riscv_shared::p::pktb16</a></li><li><a href="core_arch/riscv_shared/p/fn.radd16.html">core_arch::riscv_shared::p::radd16</a></li><li><a href="core_arch/riscv_shared/p/fn.radd8.html">core_arch::riscv_shared::p::radd8</a></li><li><a href="core_arch/riscv_shared/p/fn.rcras16.html">core_arch::riscv_shared::p::rcras16</a></li><li><a href="core_arch/riscv_shared/p/fn.rcrsa16.html">core_arch::riscv_shared::p::rcrsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.rstas16.html">core_arch::riscv_shared::p::rstas16</a></li><li><a href="core_arch/riscv_shared/p/fn.rstsa16.html">core_arch::riscv_shared::p::rstsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.rsub16.html">core_arch::riscv_shared::p::rsub16</a></li><li><a href="core_arch/riscv_shared/p/fn.rsub8.html">core_arch::riscv_shared::p::rsub8</a></li><li><a href="core_arch/riscv_shared/p/fn.scmple16.html">core_arch::riscv_shared::p::scmple16</a></li><li><a href="core_arch/riscv_shared/p/fn.scmple8.html">core_arch::riscv_shared::p::scmple8</a></li><li><a href="core_arch/riscv_shared/p/fn.scmplt16.html">core_arch::riscv_shared::p::scmplt16</a></li><li><a href="core_arch/riscv_shared/p/fn.scmplt8.html">core_arch::riscv_shared::p::scmplt8</a></li><li><a href="core_arch/riscv_shared/p/fn.sll16.html">core_arch::riscv_shared::p::sll16</a></li><li><a href="core_arch/riscv_shared/p/fn.sll8.html">core_arch::riscv_shared::p::sll8</a></li><li><a href="core_arch/riscv_shared/p/fn.smaqa.html">core_arch::riscv_shared::p::smaqa</a></li><li><a href="core_arch/riscv_shared/p/fn.smaqasu.html">core_arch::riscv_shared::p::smaqasu</a></li><li><a href="core_arch/riscv_shared/p/fn.smax16.html">core_arch::riscv_shared::p::smax16</a></li><li><a href="core_arch/riscv_shared/p/fn.smax8.html">core_arch::riscv_shared::p::smax8</a></li><li><a href="core_arch/riscv_shared/p/fn.smin16.html">core_arch::riscv_shared::p::smin16</a></li><li><a href="core_arch/riscv_shared/p/fn.smin8.html">core_arch::riscv_shared::p::smin8</a></li><li><a href="core_arch/riscv_shared/p/fn.sra16.html">core_arch::riscv_shared::p::sra16</a></li><li><a href="core_arch/riscv_shared/p/fn.sra16u.html">core_arch::riscv_shared::p::sra16u</a></li><li><a href="core_arch/riscv_shared/p/fn.sra8.html">core_arch::riscv_shared::p::sra8</a></li><li><a href="core_arch/riscv_shared/p/fn.sra8u.html">core_arch::riscv_shared::p::sra8u</a></li><li><a href="core_arch/riscv_shared/p/fn.srl16.html">core_arch::riscv_shared::p::srl16</a></li><li><a href="core_arch/riscv_shared/p/fn.srl16u.html">core_arch::riscv_shared::p::srl16u</a></li><li><a href="core_arch/riscv_shared/p/fn.srl8.html">core_arch::riscv_shared::p::srl8</a></li><li><a href="core_arch/riscv_shared/p/fn.srl8u.html">core_arch::riscv_shared::p::srl8u</a></li><li><a href="core_arch/riscv_shared/p/fn.stas16.html">core_arch::riscv_shared::p::stas16</a></li><li><a href="core_arch/riscv_shared/p/fn.stsa16.html">core_arch::riscv_shared::p::stsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.sub16.html">core_arch::riscv_shared::p::sub16</a></li><li><a href="core_arch/riscv_shared/p/fn.sub8.html">core_arch::riscv_shared::p::sub8</a></li><li><a href="core_arch/riscv_shared/p/fn.sunpkd810.html">core_arch::riscv_shared::p::sunpkd810</a></li><li><a href="core_arch/riscv_shared/p/fn.sunpkd820.html">core_arch::riscv_shared::p::sunpkd820</a></li><li><a href="core_arch/riscv_shared/p/fn.sunpkd830.html">core_arch::riscv_shared::p::sunpkd830</a></li><li><a href="core_arch/riscv_shared/p/fn.sunpkd831.html">core_arch::riscv_shared::p::sunpkd831</a></li><li><a href="core_arch/riscv_shared/p/fn.sunpkd832.html">core_arch::riscv_shared::p::sunpkd832</a></li><li><a href="core_arch/riscv_shared/p/fn.swap16.html">core_arch::riscv_shared::p::swap16</a></li><li><a href="core_arch/riscv_shared/p/fn.swap8.html">core_arch::riscv_shared::p::swap8</a></li><li><a href="core_arch/riscv_shared/p/fn.ucmple16.html">core_arch::riscv_shared::p::ucmple16</a></li><li><a href="core_arch/riscv_shared/p/fn.ucmple8.html">core_arch::riscv_shared::p::ucmple8</a></li><li><a href="core_arch/riscv_shared/p/fn.ucmplt16.html">core_arch::riscv_shared::p::ucmplt16</a></li><li><a href="core_arch/riscv_shared/p/fn.ucmplt8.html">core_arch::riscv_shared::p::ucmplt8</a></li><li><a href="core_arch/riscv_shared/p/fn.ukadd16.html">core_arch::riscv_shared::p::ukadd16</a></li><li><a href="core_arch/riscv_shared/p/fn.ukadd8.html">core_arch::riscv_shared::p::ukadd8</a></li><li><a href="core_arch/riscv_shared/p/fn.ukaddh.html">core_arch::riscv_shared::p::ukaddh</a></li><li><a href="core_arch/riscv_shared/p/fn.ukcras16.html">core_arch::riscv_shared::p::ukcras16</a></li><li><a href="core_arch/riscv_shared/p/fn.ukcrsa16.html">core_arch::riscv_shared::p::ukcrsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.ukstas16.html">core_arch::riscv_shared::p::ukstas16</a></li><li><a href="core_arch/riscv_shared/p/fn.ukstsa16.html">core_arch::riscv_shared::p::ukstsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.uksub16.html">core_arch::riscv_shared::p::uksub16</a></li><li><a href="core_arch/riscv_shared/p/fn.uksub8.html">core_arch::riscv_shared::p::uksub8</a></li><li><a href="core_arch/riscv_shared/p/fn.uksubh.html">core_arch::riscv_shared::p::uksubh</a></li><li><a href="core_arch/riscv_shared/p/fn.umaqa.html">core_arch::riscv_shared::p::umaqa</a></li><li><a href="core_arch/riscv_shared/p/fn.umax16.html">core_arch::riscv_shared::p::umax16</a></li><li><a href="core_arch/riscv_shared/p/fn.umax8.html">core_arch::riscv_shared::p::umax8</a></li><li><a href="core_arch/riscv_shared/p/fn.umin16.html">core_arch::riscv_shared::p::umin16</a></li><li><a href="core_arch/riscv_shared/p/fn.umin8.html">core_arch::riscv_shared::p::umin8</a></li><li><a href="core_arch/riscv_shared/p/fn.uradd16.html">core_arch::riscv_shared::p::uradd16</a></li><li><a href="core_arch/riscv_shared/p/fn.uradd8.html">core_arch::riscv_shared::p::uradd8</a></li><li><a href="core_arch/riscv_shared/p/fn.urcras16.html">core_arch::riscv_shared::p::urcras16</a></li><li><a href="core_arch/riscv_shared/p/fn.urcrsa16.html">core_arch::riscv_shared::p::urcrsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.urstas16.html">core_arch::riscv_shared::p::urstas16</a></li><li><a href="core_arch/riscv_shared/p/fn.urstsa16.html">core_arch::riscv_shared::p::urstsa16</a></li><li><a href="core_arch/riscv_shared/p/fn.ursub16.html">core_arch::riscv_shared::p::ursub16</a></li><li><a href="core_arch/riscv_shared/p/fn.ursub8.html">core_arch::riscv_shared::p::ursub8</a></li><li><a href="core_arch/riscv_shared/p/fn.zunpkd810.html">core_arch::riscv_shared::p::zunpkd810</a></li><li><a href="core_arch/riscv_shared/p/fn.zunpkd820.html">core_arch::riscv_shared::p::zunpkd820</a></li><li><a href="core_arch/riscv_shared/p/fn.zunpkd830.html">core_arch::riscv_shared::p::zunpkd830</a></li><li><a href="core_arch/riscv_shared/p/fn.zunpkd831.html">core_arch::riscv_shared::p::zunpkd831</a></li><li><a href="core_arch/riscv_shared/p/fn.zunpkd832.html">core_arch::riscv_shared::p::zunpkd832</a></li><li><a href="core_arch/riscv_shared/fn.pause.html">core_arch::riscv_shared::pause</a></li><li><a href="core_arch/riscv_shared/fn.sfence_inval_ir.html">core_arch::riscv_shared::sfence_inval_ir</a></li><li><a href="core_arch/riscv_shared/fn.sfence_vma.html">core_arch::riscv_shared::sfence_vma</a></li><li><a href="core_arch/riscv_shared/fn.sfence_vma_all.html">core_arch::riscv_shared::sfence_vma_all</a></li><li><a href="core_arch/riscv_shared/fn.sfence_vma_asid.html">core_arch::riscv_shared::sfence_vma_asid</a></li><li><a href="core_arch/riscv_shared/fn.sfence_vma_vaddr.html">core_arch::riscv_shared::sfence_vma_vaddr</a></li><li><a href="core_arch/riscv_shared/fn.sfence_w_inval.html">core_arch::riscv_shared::sfence_w_inval</a></li><li><a href="core_arch/riscv_shared/fn.sinval_vma.html">core_arch::riscv_shared::sinval_vma</a></li><li><a href="core_arch/riscv_shared/fn.sinval_vma_all.html">core_arch::riscv_shared::sinval_vma_all</a></li><li><a href="core_arch/riscv_shared/fn.sinval_vma_asid.html">core_arch::riscv_shared::sinval_vma_asid</a></li><li><a href="core_arch/riscv_shared/fn.sinval_vma_vaddr.html">core_arch::riscv_shared::sinval_vma_vaddr</a></li><li><a href="core_arch/riscv_shared/fn.sm3p0.html">core_arch::riscv_shared::sm3p0</a></li><li><a href="core_arch/riscv_shared/fn.sm3p1.html">core_arch::riscv_shared::sm3p1</a></li><li><a href="core_arch/riscv_shared/fn.sm4ed.html">core_arch::riscv_shared::sm4ed</a></li><li><a href="core_arch/riscv_shared/fn.sm4ks.html">core_arch::riscv_shared::sm4ks</a></li><li><a href="core_arch/riscv_shared/fn.wfi.html">core_arch::riscv_shared::wfi</a></li><li><a href="core_arch/simd_llvm/fn.simd_add.html">core_arch::simd_llvm::simd_add</a></li><li><a href="core_arch/simd_llvm/fn.simd_and.html">core_arch::simd_llvm::simd_and</a></li><li><a href="core_arch/simd_llvm/fn.simd_bitmask.html">core_arch::simd_llvm::simd_bitmask</a></li><li><a href="core_arch/simd_llvm/fn.simd_cast.html">core_arch::simd_llvm::simd_cast</a></li><li><a href="core_arch/simd_llvm/fn.simd_ceil.html">core_arch::simd_llvm::simd_ceil</a></li><li><a href="core_arch/simd_llvm/fn.simd_div.html">core_arch::simd_llvm::simd_div</a></li><li><a href="core_arch/simd_llvm/fn.simd_eq.html">core_arch::simd_llvm::simd_eq</a></li><li><a href="core_arch/simd_llvm/fn.simd_extract.html">core_arch::simd_llvm::simd_extract</a></li><li><a href="core_arch/simd_llvm/fn.simd_fabs.html">core_arch::simd_llvm::simd_fabs</a></li><li><a href="core_arch/simd_llvm/fn.simd_fcos.html">core_arch::simd_llvm::simd_fcos</a></li><li><a href="core_arch/simd_llvm/fn.simd_fexp.html">core_arch::simd_llvm::simd_fexp</a></li><li><a href="core_arch/simd_llvm/fn.simd_fexp2.html">core_arch::simd_llvm::simd_fexp2</a></li><li><a href="core_arch/simd_llvm/fn.simd_flog.html">core_arch::simd_llvm::simd_flog</a></li><li><a href="core_arch/simd_llvm/fn.simd_flog10.html">core_arch::simd_llvm::simd_flog10</a></li><li><a href="core_arch/simd_llvm/fn.simd_flog2.html">core_arch::simd_llvm::simd_flog2</a></li><li><a href="core_arch/simd_llvm/fn.simd_floor.html">core_arch::simd_llvm::simd_floor</a></li><li><a href="core_arch/simd_llvm/fn.simd_fma.html">core_arch::simd_llvm::simd_fma</a></li><li><a href="core_arch/simd_llvm/fn.simd_fmax.html">core_arch::simd_llvm::simd_fmax</a></li><li><a href="core_arch/simd_llvm/fn.simd_fmin.html">core_arch::simd_llvm::simd_fmin</a></li><li><a href="core_arch/simd_llvm/fn.simd_fsin.html">core_arch::simd_llvm::simd_fsin</a></li><li><a href="core_arch/simd_llvm/fn.simd_fsqrt.html">core_arch::simd_llvm::simd_fsqrt</a></li><li><a href="core_arch/simd_llvm/fn.simd_gather.html">core_arch::simd_llvm::simd_gather</a></li><li><a href="core_arch/simd_llvm/fn.simd_ge.html">core_arch::simd_llvm::simd_ge</a></li><li><a href="core_arch/simd_llvm/fn.simd_gt.html">core_arch::simd_llvm::simd_gt</a></li><li><a href="core_arch/simd_llvm/fn.simd_insert.html">core_arch::simd_llvm::simd_insert</a></li><li><a href="core_arch/simd_llvm/fn.simd_le.html">core_arch::simd_llvm::simd_le</a></li><li><a href="core_arch/simd_llvm/fn.simd_lt.html">core_arch::simd_llvm::simd_lt</a></li><li><a href="core_arch/simd_llvm/fn.simd_mul.html">core_arch::simd_llvm::simd_mul</a></li><li><a href="core_arch/simd_llvm/fn.simd_ne.html">core_arch::simd_llvm::simd_ne</a></li><li><a href="core_arch/simd_llvm/fn.simd_neg.html">core_arch::simd_llvm::simd_neg</a></li><li><a href="core_arch/simd_llvm/fn.simd_or.html">core_arch::simd_llvm::simd_or</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_add_ordered.html">core_arch::simd_llvm::simd_reduce_add_ordered</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_add_unordered.html">core_arch::simd_llvm::simd_reduce_add_unordered</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_all.html">core_arch::simd_llvm::simd_reduce_all</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_and.html">core_arch::simd_llvm::simd_reduce_and</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_any.html">core_arch::simd_llvm::simd_reduce_any</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_max.html">core_arch::simd_llvm::simd_reduce_max</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_max_nanless.html">core_arch::simd_llvm::simd_reduce_max_nanless</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_min.html">core_arch::simd_llvm::simd_reduce_min</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_min_nanless.html">core_arch::simd_llvm::simd_reduce_min_nanless</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_mul_ordered.html">core_arch::simd_llvm::simd_reduce_mul_ordered</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_mul_unordered.html">core_arch::simd_llvm::simd_reduce_mul_unordered</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_or.html">core_arch::simd_llvm::simd_reduce_or</a></li><li><a href="core_arch/simd_llvm/fn.simd_reduce_xor.html">core_arch::simd_llvm::simd_reduce_xor</a></li><li><a href="core_arch/simd_llvm/fn.simd_saturating_add.html">core_arch::simd_llvm::simd_saturating_add</a></li><li><a href="core_arch/simd_llvm/fn.simd_saturating_sub.html">core_arch::simd_llvm::simd_saturating_sub</a></li><li><a href="core_arch/simd_llvm/fn.simd_scatter.html">core_arch::simd_llvm::simd_scatter</a></li><li><a href="core_arch/simd_llvm/fn.simd_select.html">core_arch::simd_llvm::simd_select</a></li><li><a href="core_arch/simd_llvm/fn.simd_select_bitmask.html">core_arch::simd_llvm::simd_select_bitmask</a></li><li><a href="core_arch/simd_llvm/fn.simd_shl.html">core_arch::simd_llvm::simd_shl</a></li><li><a href="core_arch/simd_llvm/fn.simd_shr.html">core_arch::simd_llvm::simd_shr</a></li><li><a href="core_arch/simd_llvm/fn.simd_shuffle.html">core_arch::simd_llvm::simd_shuffle</a></li><li><a href="core_arch/simd_llvm/fn.simd_sub.html">core_arch::simd_llvm::simd_sub</a></li><li><a href="core_arch/simd_llvm/fn.simd_xor.html">core_arch::simd_llvm::simd_xor</a></li><li><a href="core_arch/wasm32/atomic/fn.llvm_atomic_notify.html">core_arch::wasm32::atomic::llvm_atomic_notify</a></li><li><a href="core_arch/wasm32/atomic/fn.llvm_atomic_wait_i32.html">core_arch::wasm32::atomic::llvm_atomic_wait_i32</a></li><li><a href="core_arch/wasm32/atomic/fn.llvm_atomic_wait_i64.html">core_arch::wasm32::atomic::llvm_atomic_wait_i64</a></li><li><a href="core_arch/wasm32/atomic/fn.memory_atomic_notify.html">core_arch::wasm32::atomic::memory_atomic_notify</a></li><li><a href="core_arch/wasm32/atomic/fn.memory_atomic_wait32.html">core_arch::wasm32::atomic::memory_atomic_wait32</a></li><li><a href="core_arch/wasm32/atomic/fn.memory_atomic_wait64.html">core_arch::wasm32::atomic::memory_atomic_wait64</a></li><li><a href="core_arch/wasm32/memory/fn.llvm_memory_grow.html">core_arch::wasm32::memory::llvm_memory_grow</a></li><li><a href="core_arch/wasm32/memory/fn.llvm_memory_size.html">core_arch::wasm32::memory::llvm_memory_size</a></li><li><a href="core_arch/wasm32/memory/fn.memory_grow.html">core_arch::wasm32::memory::memory_grow</a></li><li><a href="core_arch/wasm32/memory/fn.memory_size.html">core_arch::wasm32::memory::memory_size</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f32x4_relaxed_madd.html">core_arch::wasm32::relaxed_simd::f32x4_relaxed_madd</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f32x4_relaxed_max.html">core_arch::wasm32::relaxed_simd::f32x4_relaxed_max</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f32x4_relaxed_min.html">core_arch::wasm32::relaxed_simd::f32x4_relaxed_min</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f32x4_relaxed_nmadd.html">core_arch::wasm32::relaxed_simd::f32x4_relaxed_nmadd</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f64x2_relaxed_madd.html">core_arch::wasm32::relaxed_simd::f64x2_relaxed_madd</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f64x2_relaxed_max.html">core_arch::wasm32::relaxed_simd::f64x2_relaxed_max</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f64x2_relaxed_min.html">core_arch::wasm32::relaxed_simd::f64x2_relaxed_min</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.f64x2_relaxed_nmadd.html">core_arch::wasm32::relaxed_simd::f64x2_relaxed_nmadd</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i16x8_relaxed_dot_i8x16_i7x16.html">core_arch::wasm32::relaxed_simd::i16x8_relaxed_dot_i8x16_i7x16</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i16x8_relaxed_laneselect.html">core_arch::wasm32::relaxed_simd::i16x8_relaxed_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i16x8_relaxed_q15mulr.html">core_arch::wasm32::relaxed_simd::i16x8_relaxed_q15mulr</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i32x4_relaxed_dot_i8x16_i7x16_add.html">core_arch::wasm32::relaxed_simd::i32x4_relaxed_dot_i8x16_i7x16_add</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i32x4_relaxed_laneselect.html">core_arch::wasm32::relaxed_simd::i32x4_relaxed_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i32x4_relaxed_trunc_f32x4.html">core_arch::wasm32::relaxed_simd::i32x4_relaxed_trunc_f32x4</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i32x4_relaxed_trunc_f64x2_zero.html">core_arch::wasm32::relaxed_simd::i32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i64x2_relaxed_laneselect.html">core_arch::wasm32::relaxed_simd::i64x2_relaxed_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i8x16_relaxed_laneselect.html">core_arch::wasm32::relaxed_simd::i8x16_relaxed_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.i8x16_relaxed_swizzle.html">core_arch::wasm32::relaxed_simd::i8x16_relaxed_swizzle</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f32x4_fma.html">core_arch::wasm32::relaxed_simd::llvm_f32x4_fma</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f32x4_fms.html">core_arch::wasm32::relaxed_simd::llvm_f32x4_fms</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f32x4_relaxed_max.html">core_arch::wasm32::relaxed_simd::llvm_f32x4_relaxed_max</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f32x4_relaxed_min.html">core_arch::wasm32::relaxed_simd::llvm_f32x4_relaxed_min</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f64x2_fma.html">core_arch::wasm32::relaxed_simd::llvm_f64x2_fma</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f64x2_fms.html">core_arch::wasm32::relaxed_simd::llvm_f64x2_fms</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f64x2_relaxed_max.html">core_arch::wasm32::relaxed_simd::llvm_f64x2_relaxed_max</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_f64x2_relaxed_min.html">core_arch::wasm32::relaxed_simd::llvm_f64x2_relaxed_min</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_i16x8_laneselect.html">core_arch::wasm32::relaxed_simd::llvm_i16x8_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_i16x8_relaxed_dot_i8x16_i7x16_s.html">core_arch::wasm32::relaxed_simd::llvm_i16x8_relaxed_dot_i8x16_i7x16_s</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_i32x4_laneselect.html">core_arch::wasm32::relaxed_simd::llvm_i32x4_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_i32x4_relaxed_dot_i8x16_i7x16_add_s.html">core_arch::wasm32::relaxed_simd::llvm_i32x4_relaxed_dot_i8x16_i7x16_add_s</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_i64x2_laneselect.html">core_arch::wasm32::relaxed_simd::llvm_i64x2_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_i8x16_laneselect.html">core_arch::wasm32::relaxed_simd::llvm_i8x16_laneselect</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_relaxed_q15mulr_signed.html">core_arch::wasm32::relaxed_simd::llvm_relaxed_q15mulr_signed</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_relaxed_swizzle.html">core_arch::wasm32::relaxed_simd::llvm_relaxed_swizzle</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_relaxed_trunc_signed.html">core_arch::wasm32::relaxed_simd::llvm_relaxed_trunc_signed</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_relaxed_trunc_signed_zero.html">core_arch::wasm32::relaxed_simd::llvm_relaxed_trunc_signed_zero</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_relaxed_trunc_unsigned.html">core_arch::wasm32::relaxed_simd::llvm_relaxed_trunc_unsigned</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.llvm_relaxed_trunc_unsigned_zero.html">core_arch::wasm32::relaxed_simd::llvm_relaxed_trunc_unsigned_zero</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.u32x4_relaxed_trunc_f32x4.html">core_arch::wasm32::relaxed_simd::u32x4_relaxed_trunc_f32x4</a></li><li><a href="core_arch/wasm32/relaxed_simd/fn.u32x4_relaxed_trunc_f64x2_zero.html">core_arch::wasm32::relaxed_simd::u32x4_relaxed_trunc_f64x2_zero</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4.html">core_arch::wasm32::simd128::f32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_abs.html">core_arch::wasm32::simd128::f32x4_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_add.html">core_arch::wasm32::simd128::f32x4_add</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_ceil.html">core_arch::wasm32::simd128::f32x4_ceil</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_convert_i32x4.html">core_arch::wasm32::simd128::f32x4_convert_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_convert_u32x4.html">core_arch::wasm32::simd128::f32x4_convert_u32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_demote_f64x2_zero.html">core_arch::wasm32::simd128::f32x4_demote_f64x2_zero</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_div.html">core_arch::wasm32::simd128::f32x4_div</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_eq.html">core_arch::wasm32::simd128::f32x4_eq</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_extract_lane.html">core_arch::wasm32::simd128::f32x4_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_floor.html">core_arch::wasm32::simd128::f32x4_floor</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_ge.html">core_arch::wasm32::simd128::f32x4_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_gt.html">core_arch::wasm32::simd128::f32x4_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_le.html">core_arch::wasm32::simd128::f32x4_le</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_lt.html">core_arch::wasm32::simd128::f32x4_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_max.html">core_arch::wasm32::simd128::f32x4_max</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_min.html">core_arch::wasm32::simd128::f32x4_min</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_mul.html">core_arch::wasm32::simd128::f32x4_mul</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_ne.html">core_arch::wasm32::simd128::f32x4_ne</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_nearest.html">core_arch::wasm32::simd128::f32x4_nearest</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_neg.html">core_arch::wasm32::simd128::f32x4_neg</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_pmax.html">core_arch::wasm32::simd128::f32x4_pmax</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_pmin.html">core_arch::wasm32::simd128::f32x4_pmin</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_replace_lane.html">core_arch::wasm32::simd128::f32x4_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_splat.html">core_arch::wasm32::simd128::f32x4_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_sqrt.html">core_arch::wasm32::simd128::f32x4_sqrt</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_sub.html">core_arch::wasm32::simd128::f32x4_sub</a></li><li><a href="core_arch/wasm32/simd128/fn.f32x4_trunc.html">core_arch::wasm32::simd128::f32x4_trunc</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2.html">core_arch::wasm32::simd128::f64x2</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_abs.html">core_arch::wasm32::simd128::f64x2_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_add.html">core_arch::wasm32::simd128::f64x2_add</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_ceil.html">core_arch::wasm32::simd128::f64x2_ceil</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_convert_low_i32x4.html">core_arch::wasm32::simd128::f64x2_convert_low_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_convert_low_u32x4.html">core_arch::wasm32::simd128::f64x2_convert_low_u32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_div.html">core_arch::wasm32::simd128::f64x2_div</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_eq.html">core_arch::wasm32::simd128::f64x2_eq</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_extract_lane.html">core_arch::wasm32::simd128::f64x2_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_floor.html">core_arch::wasm32::simd128::f64x2_floor</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_ge.html">core_arch::wasm32::simd128::f64x2_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_gt.html">core_arch::wasm32::simd128::f64x2_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_le.html">core_arch::wasm32::simd128::f64x2_le</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_lt.html">core_arch::wasm32::simd128::f64x2_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_max.html">core_arch::wasm32::simd128::f64x2_max</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_min.html">core_arch::wasm32::simd128::f64x2_min</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_mul.html">core_arch::wasm32::simd128::f64x2_mul</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_ne.html">core_arch::wasm32::simd128::f64x2_ne</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_nearest.html">core_arch::wasm32::simd128::f64x2_nearest</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_neg.html">core_arch::wasm32::simd128::f64x2_neg</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_pmax.html">core_arch::wasm32::simd128::f64x2_pmax</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_pmin.html">core_arch::wasm32::simd128::f64x2_pmin</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_promote_low_f32x4.html">core_arch::wasm32::simd128::f64x2_promote_low_f32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_replace_lane.html">core_arch::wasm32::simd128::f64x2_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_splat.html">core_arch::wasm32::simd128::f64x2_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_sqrt.html">core_arch::wasm32::simd128::f64x2_sqrt</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_sub.html">core_arch::wasm32::simd128::f64x2_sub</a></li><li><a href="core_arch/wasm32/simd128/fn.f64x2_trunc.html">core_arch::wasm32::simd128::f64x2_trunc</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8.html">core_arch::wasm32::simd128::i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_abs.html">core_arch::wasm32::simd128::i16x8_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_add.html">core_arch::wasm32::simd128::i16x8_add</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_add_sat.html">core_arch::wasm32::simd128::i16x8_add_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_all_true.html">core_arch::wasm32::simd128::i16x8_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_bitmask.html">core_arch::wasm32::simd128::i16x8_bitmask</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_eq.html">core_arch::wasm32::simd128::i16x8_eq</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extadd_pairwise_i8x16.html">core_arch::wasm32::simd128::i16x8_extadd_pairwise_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extadd_pairwise_u8x16.html">core_arch::wasm32::simd128::i16x8_extadd_pairwise_u8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extend_high_i8x16.html">core_arch::wasm32::simd128::i16x8_extend_high_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extend_high_u8x16.html">core_arch::wasm32::simd128::i16x8_extend_high_u8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extend_low_i8x16.html">core_arch::wasm32::simd128::i16x8_extend_low_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extend_low_u8x16.html">core_arch::wasm32::simd128::i16x8_extend_low_u8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extmul_high_i8x16.html">core_arch::wasm32::simd128::i16x8_extmul_high_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extmul_high_u8x16.html">core_arch::wasm32::simd128::i16x8_extmul_high_u8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extmul_low_i8x16.html">core_arch::wasm32::simd128::i16x8_extmul_low_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extmul_low_u8x16.html">core_arch::wasm32::simd128::i16x8_extmul_low_u8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_extract_lane.html">core_arch::wasm32::simd128::i16x8_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_ge.html">core_arch::wasm32::simd128::i16x8_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_gt.html">core_arch::wasm32::simd128::i16x8_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_le.html">core_arch::wasm32::simd128::i16x8_le</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_load_extend_i8x8.html">core_arch::wasm32::simd128::i16x8_load_extend_i8x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_load_extend_u8x8.html">core_arch::wasm32::simd128::i16x8_load_extend_u8x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_lt.html">core_arch::wasm32::simd128::i16x8_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_max.html">core_arch::wasm32::simd128::i16x8_max</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_min.html">core_arch::wasm32::simd128::i16x8_min</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_mul.html">core_arch::wasm32::simd128::i16x8_mul</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_narrow_i32x4.html">core_arch::wasm32::simd128::i16x8_narrow_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_ne.html">core_arch::wasm32::simd128::i16x8_ne</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_neg.html">core_arch::wasm32::simd128::i16x8_neg</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_q15mulr_sat.html">core_arch::wasm32::simd128::i16x8_q15mulr_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_replace_lane.html">core_arch::wasm32::simd128::i16x8_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_shl.html">core_arch::wasm32::simd128::i16x8_shl</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_shr.html">core_arch::wasm32::simd128::i16x8_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_shuffle.html">core_arch::wasm32::simd128::i16x8_shuffle</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_splat.html">core_arch::wasm32::simd128::i16x8_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_sub.html">core_arch::wasm32::simd128::i16x8_sub</a></li><li><a href="core_arch/wasm32/simd128/fn.i16x8_sub_sat.html">core_arch::wasm32::simd128::i16x8_sub_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4.html">core_arch::wasm32::simd128::i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_abs.html">core_arch::wasm32::simd128::i32x4_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_add.html">core_arch::wasm32::simd128::i32x4_add</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_all_true.html">core_arch::wasm32::simd128::i32x4_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_bitmask.html">core_arch::wasm32::simd128::i32x4_bitmask</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_dot_i16x8.html">core_arch::wasm32::simd128::i32x4_dot_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_eq.html">core_arch::wasm32::simd128::i32x4_eq</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extadd_pairwise_i16x8.html">core_arch::wasm32::simd128::i32x4_extadd_pairwise_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extadd_pairwise_u16x8.html">core_arch::wasm32::simd128::i32x4_extadd_pairwise_u16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extend_high_i16x8.html">core_arch::wasm32::simd128::i32x4_extend_high_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extend_high_u16x8.html">core_arch::wasm32::simd128::i32x4_extend_high_u16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extend_low_i16x8.html">core_arch::wasm32::simd128::i32x4_extend_low_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extend_low_u16x8.html">core_arch::wasm32::simd128::i32x4_extend_low_u16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extmul_high_i16x8.html">core_arch::wasm32::simd128::i32x4_extmul_high_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extmul_high_u16x8.html">core_arch::wasm32::simd128::i32x4_extmul_high_u16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extmul_low_i16x8.html">core_arch::wasm32::simd128::i32x4_extmul_low_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extmul_low_u16x8.html">core_arch::wasm32::simd128::i32x4_extmul_low_u16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_extract_lane.html">core_arch::wasm32::simd128::i32x4_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_ge.html">core_arch::wasm32::simd128::i32x4_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_gt.html">core_arch::wasm32::simd128::i32x4_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_le.html">core_arch::wasm32::simd128::i32x4_le</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_load_extend_i16x4.html">core_arch::wasm32::simd128::i32x4_load_extend_i16x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_load_extend_u16x4.html">core_arch::wasm32::simd128::i32x4_load_extend_u16x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_lt.html">core_arch::wasm32::simd128::i32x4_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_max.html">core_arch::wasm32::simd128::i32x4_max</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_min.html">core_arch::wasm32::simd128::i32x4_min</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_mul.html">core_arch::wasm32::simd128::i32x4_mul</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_ne.html">core_arch::wasm32::simd128::i32x4_ne</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_neg.html">core_arch::wasm32::simd128::i32x4_neg</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_replace_lane.html">core_arch::wasm32::simd128::i32x4_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_shl.html">core_arch::wasm32::simd128::i32x4_shl</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_shr.html">core_arch::wasm32::simd128::i32x4_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_shuffle.html">core_arch::wasm32::simd128::i32x4_shuffle</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_splat.html">core_arch::wasm32::simd128::i32x4_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_sub.html">core_arch::wasm32::simd128::i32x4_sub</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_trunc_sat_f32x4.html">core_arch::wasm32::simd128::i32x4_trunc_sat_f32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i32x4_trunc_sat_f64x2_zero.html">core_arch::wasm32::simd128::i32x4_trunc_sat_f64x2_zero</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2.html">core_arch::wasm32::simd128::i64x2</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_abs.html">core_arch::wasm32::simd128::i64x2_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_add.html">core_arch::wasm32::simd128::i64x2_add</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_all_true.html">core_arch::wasm32::simd128::i64x2_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_bitmask.html">core_arch::wasm32::simd128::i64x2_bitmask</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_eq.html">core_arch::wasm32::simd128::i64x2_eq</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extend_high_i32x4.html">core_arch::wasm32::simd128::i64x2_extend_high_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extend_high_u32x4.html">core_arch::wasm32::simd128::i64x2_extend_high_u32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extend_low_i32x4.html">core_arch::wasm32::simd128::i64x2_extend_low_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extend_low_u32x4.html">core_arch::wasm32::simd128::i64x2_extend_low_u32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extmul_high_i32x4.html">core_arch::wasm32::simd128::i64x2_extmul_high_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extmul_high_u32x4.html">core_arch::wasm32::simd128::i64x2_extmul_high_u32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extmul_low_i32x4.html">core_arch::wasm32::simd128::i64x2_extmul_low_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extmul_low_u32x4.html">core_arch::wasm32::simd128::i64x2_extmul_low_u32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_extract_lane.html">core_arch::wasm32::simd128::i64x2_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_ge.html">core_arch::wasm32::simd128::i64x2_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_gt.html">core_arch::wasm32::simd128::i64x2_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_le.html">core_arch::wasm32::simd128::i64x2_le</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_load_extend_i32x2.html">core_arch::wasm32::simd128::i64x2_load_extend_i32x2</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_load_extend_u32x2.html">core_arch::wasm32::simd128::i64x2_load_extend_u32x2</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_lt.html">core_arch::wasm32::simd128::i64x2_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_mul.html">core_arch::wasm32::simd128::i64x2_mul</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_ne.html">core_arch::wasm32::simd128::i64x2_ne</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_neg.html">core_arch::wasm32::simd128::i64x2_neg</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_replace_lane.html">core_arch::wasm32::simd128::i64x2_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_shl.html">core_arch::wasm32::simd128::i64x2_shl</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_shr.html">core_arch::wasm32::simd128::i64x2_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_shuffle.html">core_arch::wasm32::simd128::i64x2_shuffle</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_splat.html">core_arch::wasm32::simd128::i64x2_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.i64x2_sub.html">core_arch::wasm32::simd128::i64x2_sub</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16.html">core_arch::wasm32::simd128::i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_abs.html">core_arch::wasm32::simd128::i8x16_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_add.html">core_arch::wasm32::simd128::i8x16_add</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_add_sat.html">core_arch::wasm32::simd128::i8x16_add_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_all_true.html">core_arch::wasm32::simd128::i8x16_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_bitmask.html">core_arch::wasm32::simd128::i8x16_bitmask</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_eq.html">core_arch::wasm32::simd128::i8x16_eq</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_extract_lane.html">core_arch::wasm32::simd128::i8x16_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_ge.html">core_arch::wasm32::simd128::i8x16_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_gt.html">core_arch::wasm32::simd128::i8x16_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_le.html">core_arch::wasm32::simd128::i8x16_le</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_lt.html">core_arch::wasm32::simd128::i8x16_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_max.html">core_arch::wasm32::simd128::i8x16_max</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_min.html">core_arch::wasm32::simd128::i8x16_min</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_narrow_i16x8.html">core_arch::wasm32::simd128::i8x16_narrow_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_ne.html">core_arch::wasm32::simd128::i8x16_ne</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_neg.html">core_arch::wasm32::simd128::i8x16_neg</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_popcnt.html">core_arch::wasm32::simd128::i8x16_popcnt</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_replace_lane.html">core_arch::wasm32::simd128::i8x16_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_shl.html">core_arch::wasm32::simd128::i8x16_shl</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_shr.html">core_arch::wasm32::simd128::i8x16_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_shuffle.html">core_arch::wasm32::simd128::i8x16_shuffle</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_splat.html">core_arch::wasm32::simd128::i8x16_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_sub.html">core_arch::wasm32::simd128::i8x16_sub</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_sub_sat.html">core_arch::wasm32::simd128::i8x16_sub_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.i8x16_swizzle.html">core_arch::wasm32::simd128::i8x16_swizzle</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_any_true_i8x16.html">core_arch::wasm32::simd128::llvm_any_true_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_avgr_u_i16x8.html">core_arch::wasm32::simd128::llvm_avgr_u_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_avgr_u_i8x16.html">core_arch::wasm32::simd128::llvm_avgr_u_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_bitmask_i16x8.html">core_arch::wasm32::simd128::llvm_bitmask_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_bitmask_i32x4.html">core_arch::wasm32::simd128::llvm_bitmask_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_bitmask_i64x2.html">core_arch::wasm32::simd128::llvm_bitmask_i64x2</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_bitmask_i8x16.html">core_arch::wasm32::simd128::llvm_bitmask_i8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_bitselect.html">core_arch::wasm32::simd128::llvm_bitselect</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_abs.html">core_arch::wasm32::simd128::llvm_f32x4_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_ceil.html">core_arch::wasm32::simd128::llvm_f32x4_ceil</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_floor.html">core_arch::wasm32::simd128::llvm_f32x4_floor</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_max.html">core_arch::wasm32::simd128::llvm_f32x4_max</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_min.html">core_arch::wasm32::simd128::llvm_f32x4_min</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_nearest.html">core_arch::wasm32::simd128::llvm_f32x4_nearest</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_sqrt.html">core_arch::wasm32::simd128::llvm_f32x4_sqrt</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f32x4_trunc.html">core_arch::wasm32::simd128::llvm_f32x4_trunc</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_abs.html">core_arch::wasm32::simd128::llvm_f64x2_abs</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_ceil.html">core_arch::wasm32::simd128::llvm_f64x2_ceil</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_floor.html">core_arch::wasm32::simd128::llvm_f64x2_floor</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_max.html">core_arch::wasm32::simd128::llvm_f64x2_max</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_min.html">core_arch::wasm32::simd128::llvm_f64x2_min</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_nearest.html">core_arch::wasm32::simd128::llvm_f64x2_nearest</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_sqrt.html">core_arch::wasm32::simd128::llvm_f64x2_sqrt</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_f64x2_trunc.html">core_arch::wasm32::simd128::llvm_f64x2_trunc</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i16x8_add_sat_s.html">core_arch::wasm32::simd128::llvm_i16x8_add_sat_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i16x8_add_sat_u.html">core_arch::wasm32::simd128::llvm_i16x8_add_sat_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i16x8_all_true.html">core_arch::wasm32::simd128::llvm_i16x8_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i16x8_extadd_pairwise_i8x16_s.html">core_arch::wasm32::simd128::llvm_i16x8_extadd_pairwise_i8x16_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i16x8_extadd_pairwise_i8x16_u.html">core_arch::wasm32::simd128::llvm_i16x8_extadd_pairwise_i8x16_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i16x8_sub_sat_s.html">core_arch::wasm32::simd128::llvm_i16x8_sub_sat_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i16x8_sub_sat_u.html">core_arch::wasm32::simd128::llvm_i16x8_sub_sat_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x2_trunc_sat_f64x2_s.html">core_arch::wasm32::simd128::llvm_i32x2_trunc_sat_f64x2_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x2_trunc_sat_f64x2_u.html">core_arch::wasm32::simd128::llvm_i32x2_trunc_sat_f64x2_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x4_all_true.html">core_arch::wasm32::simd128::llvm_i32x4_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x4_dot_i16x8_s.html">core_arch::wasm32::simd128::llvm_i32x4_dot_i16x8_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x4_extadd_pairwise_i16x8_s.html">core_arch::wasm32::simd128::llvm_i32x4_extadd_pairwise_i16x8_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x4_extadd_pairwise_i16x8_u.html">core_arch::wasm32::simd128::llvm_i32x4_extadd_pairwise_i16x8_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x4_trunc_sat_f32x4_s.html">core_arch::wasm32::simd128::llvm_i32x4_trunc_sat_f32x4_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i32x4_trunc_sat_f32x4_u.html">core_arch::wasm32::simd128::llvm_i32x4_trunc_sat_f32x4_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i64x2_all_true.html">core_arch::wasm32::simd128::llvm_i64x2_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i8x16_add_sat_s.html">core_arch::wasm32::simd128::llvm_i8x16_add_sat_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i8x16_add_sat_u.html">core_arch::wasm32::simd128::llvm_i8x16_add_sat_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i8x16_all_true.html">core_arch::wasm32::simd128::llvm_i8x16_all_true</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i8x16_sub_sat_s.html">core_arch::wasm32::simd128::llvm_i8x16_sub_sat_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_i8x16_sub_sat_u.html">core_arch::wasm32::simd128::llvm_i8x16_sub_sat_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_narrow_i16x8_s.html">core_arch::wasm32::simd128::llvm_narrow_i16x8_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_narrow_i16x8_u.html">core_arch::wasm32::simd128::llvm_narrow_i16x8_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_narrow_i8x16_s.html">core_arch::wasm32::simd128::llvm_narrow_i8x16_s</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_narrow_i8x16_u.html">core_arch::wasm32::simd128::llvm_narrow_i8x16_u</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_popcnt.html">core_arch::wasm32::simd128::llvm_popcnt</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_q15mulr.html">core_arch::wasm32::simd128::llvm_q15mulr</a></li><li><a href="core_arch/wasm32/simd128/fn.llvm_swizzle.html">core_arch::wasm32::simd128::llvm_swizzle</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8.html">core_arch::wasm32::simd128::u16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_add_sat.html">core_arch::wasm32::simd128::u16x8_add_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_avgr.html">core_arch::wasm32::simd128::u16x8_avgr</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_extract_lane.html">core_arch::wasm32::simd128::u16x8_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_ge.html">core_arch::wasm32::simd128::u16x8_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_gt.html">core_arch::wasm32::simd128::u16x8_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_le.html">core_arch::wasm32::simd128::u16x8_le</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_lt.html">core_arch::wasm32::simd128::u16x8_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_max.html">core_arch::wasm32::simd128::u16x8_max</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_min.html">core_arch::wasm32::simd128::u16x8_min</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_narrow_i32x4.html">core_arch::wasm32::simd128::u16x8_narrow_i32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_replace_lane.html">core_arch::wasm32::simd128::u16x8_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_shr.html">core_arch::wasm32::simd128::u16x8_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_splat.html">core_arch::wasm32::simd128::u16x8_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.u16x8_sub_sat.html">core_arch::wasm32::simd128::u16x8_sub_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4.html">core_arch::wasm32::simd128::u32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_extract_lane.html">core_arch::wasm32::simd128::u32x4_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_ge.html">core_arch::wasm32::simd128::u32x4_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_gt.html">core_arch::wasm32::simd128::u32x4_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_le.html">core_arch::wasm32::simd128::u32x4_le</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_lt.html">core_arch::wasm32::simd128::u32x4_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_max.html">core_arch::wasm32::simd128::u32x4_max</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_min.html">core_arch::wasm32::simd128::u32x4_min</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_replace_lane.html">core_arch::wasm32::simd128::u32x4_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_shr.html">core_arch::wasm32::simd128::u32x4_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_splat.html">core_arch::wasm32::simd128::u32x4_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_trunc_sat_f32x4.html">core_arch::wasm32::simd128::u32x4_trunc_sat_f32x4</a></li><li><a href="core_arch/wasm32/simd128/fn.u32x4_trunc_sat_f64x2_zero.html">core_arch::wasm32::simd128::u32x4_trunc_sat_f64x2_zero</a></li><li><a href="core_arch/wasm32/simd128/fn.u64x2.html">core_arch::wasm32::simd128::u64x2</a></li><li><a href="core_arch/wasm32/simd128/fn.u64x2_extract_lane.html">core_arch::wasm32::simd128::u64x2_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u64x2_replace_lane.html">core_arch::wasm32::simd128::u64x2_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u64x2_shr.html">core_arch::wasm32::simd128::u64x2_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.u64x2_splat.html">core_arch::wasm32::simd128::u64x2_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16.html">core_arch::wasm32::simd128::u8x16</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_add_sat.html">core_arch::wasm32::simd128::u8x16_add_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_avgr.html">core_arch::wasm32::simd128::u8x16_avgr</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_extract_lane.html">core_arch::wasm32::simd128::u8x16_extract_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_ge.html">core_arch::wasm32::simd128::u8x16_ge</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_gt.html">core_arch::wasm32::simd128::u8x16_gt</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_le.html">core_arch::wasm32::simd128::u8x16_le</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_lt.html">core_arch::wasm32::simd128::u8x16_lt</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_max.html">core_arch::wasm32::simd128::u8x16_max</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_min.html">core_arch::wasm32::simd128::u8x16_min</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_narrow_i16x8.html">core_arch::wasm32::simd128::u8x16_narrow_i16x8</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_replace_lane.html">core_arch::wasm32::simd128::u8x16_replace_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_shr.html">core_arch::wasm32::simd128::u8x16_shr</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_splat.html">core_arch::wasm32::simd128::u8x16_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.u8x16_sub_sat.html">core_arch::wasm32::simd128::u8x16_sub_sat</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_and.html">core_arch::wasm32::simd128::v128_and</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_andnot.html">core_arch::wasm32::simd128::v128_andnot</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_any_true.html">core_arch::wasm32::simd128::v128_any_true</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_bitselect.html">core_arch::wasm32::simd128::v128_bitselect</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load.html">core_arch::wasm32::simd128::v128_load</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load16_lane.html">core_arch::wasm32::simd128::v128_load16_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load16_splat.html">core_arch::wasm32::simd128::v128_load16_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load32_lane.html">core_arch::wasm32::simd128::v128_load32_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load32_splat.html">core_arch::wasm32::simd128::v128_load32_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load32_zero.html">core_arch::wasm32::simd128::v128_load32_zero</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load64_lane.html">core_arch::wasm32::simd128::v128_load64_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load64_splat.html">core_arch::wasm32::simd128::v128_load64_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load64_zero.html">core_arch::wasm32::simd128::v128_load64_zero</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load8_lane.html">core_arch::wasm32::simd128::v128_load8_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_load8_splat.html">core_arch::wasm32::simd128::v128_load8_splat</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_not.html">core_arch::wasm32::simd128::v128_not</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_or.html">core_arch::wasm32::simd128::v128_or</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_store.html">core_arch::wasm32::simd128::v128_store</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_store16_lane.html">core_arch::wasm32::simd128::v128_store16_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_store32_lane.html">core_arch::wasm32::simd128::v128_store32_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_store64_lane.html">core_arch::wasm32::simd128::v128_store64_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_store8_lane.html">core_arch::wasm32::simd128::v128_store8_lane</a></li><li><a href="core_arch/wasm32/simd128/fn.v128_xor.html">core_arch::wasm32::simd128::v128_xor</a></li><li><a href="core_arch/wasm32/fn.unreachable.html">core_arch::wasm32::unreachable</a></li><li><a href="core_arch/x86/abm/fn._lzcnt_u32.html">core_arch::x86::abm::_lzcnt_u32</a></li><li><a href="core_arch/x86/abm/fn._popcnt32.html">core_arch::x86::abm::_popcnt32</a></li><li><a href="core_arch/x86/adx/fn._addcarry_u32.html">core_arch::x86::adx::_addcarry_u32</a></li><li><a href="core_arch/x86/adx/fn._addcarryx_u32.html">core_arch::x86::adx::_addcarryx_u32</a></li><li><a href="core_arch/x86/adx/fn._subborrow_u32.html">core_arch::x86::adx::_subborrow_u32</a></li><li><a href="core_arch/x86/adx/fn.llvm_addcarry_u32.html">core_arch::x86::adx::llvm_addcarry_u32</a></li><li><a href="core_arch/x86/adx/fn.llvm_addcarryx_u32.html">core_arch::x86::adx::llvm_addcarryx_u32</a></li><li><a href="core_arch/x86/adx/fn.llvm_subborrow_u32.html">core_arch::x86::adx::llvm_subborrow_u32</a></li><li><a href="core_arch/x86/aes/fn._mm_aesdec_si128.html">core_arch::x86::aes::_mm_aesdec_si128</a></li><li><a href="core_arch/x86/aes/fn._mm_aesdeclast_si128.html">core_arch::x86::aes::_mm_aesdeclast_si128</a></li><li><a href="core_arch/x86/aes/fn._mm_aesenc_si128.html">core_arch::x86::aes::_mm_aesenc_si128</a></li><li><a href="core_arch/x86/aes/fn._mm_aesenclast_si128.html">core_arch::x86::aes::_mm_aesenclast_si128</a></li><li><a href="core_arch/x86/aes/fn._mm_aesimc_si128.html">core_arch::x86::aes::_mm_aesimc_si128</a></li><li><a href="core_arch/x86/aes/fn._mm_aeskeygenassist_si128.html">core_arch::x86::aes::_mm_aeskeygenassist_si128</a></li><li><a href="core_arch/x86/aes/fn.aesdec.html">core_arch::x86::aes::aesdec</a></li><li><a href="core_arch/x86/aes/fn.aesdeclast.html">core_arch::x86::aes::aesdeclast</a></li><li><a href="core_arch/x86/aes/fn.aesenc.html">core_arch::x86::aes::aesenc</a></li><li><a href="core_arch/x86/aes/fn.aesenclast.html">core_arch::x86::aes::aesenclast</a></li><li><a href="core_arch/x86/aes/fn.aesimc.html">core_arch::x86::aes::aesimc</a></li><li><a href="core_arch/x86/aes/fn.aeskeygenassist.html">core_arch::x86::aes::aeskeygenassist</a></li><li><a href="core_arch/x86/avx2/fn._mm256_abs_epi16.html">core_arch::x86::avx2::_mm256_abs_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_abs_epi32.html">core_arch::x86::avx2::_mm256_abs_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_abs_epi8.html">core_arch::x86::avx2::_mm256_abs_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_add_epi16.html">core_arch::x86::avx2::_mm256_add_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_add_epi32.html">core_arch::x86::avx2::_mm256_add_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_add_epi64.html">core_arch::x86::avx2::_mm256_add_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_add_epi8.html">core_arch::x86::avx2::_mm256_add_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_adds_epi16.html">core_arch::x86::avx2::_mm256_adds_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_adds_epi8.html">core_arch::x86::avx2::_mm256_adds_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_adds_epu16.html">core_arch::x86::avx2::_mm256_adds_epu16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_adds_epu8.html">core_arch::x86::avx2::_mm256_adds_epu8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_alignr_epi8.html">core_arch::x86::avx2::_mm256_alignr_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_and_si256.html">core_arch::x86::avx2::_mm256_and_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_andnot_si256.html">core_arch::x86::avx2::_mm256_andnot_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_avg_epu16.html">core_arch::x86::avx2::_mm256_avg_epu16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_avg_epu8.html">core_arch::x86::avx2::_mm256_avg_epu8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_blend_epi16.html">core_arch::x86::avx2::_mm256_blend_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_blend_epi32.html">core_arch::x86::avx2::_mm256_blend_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_blendv_epi8.html">core_arch::x86::avx2::_mm256_blendv_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_broadcastb_epi8.html">core_arch::x86::avx2::_mm256_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_broadcastd_epi32.html">core_arch::x86::avx2::_mm256_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_broadcastq_epi64.html">core_arch::x86::avx2::_mm256_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_broadcastsd_pd.html">core_arch::x86::avx2::_mm256_broadcastsd_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm256_broadcastsi128_si256.html">core_arch::x86::avx2::_mm256_broadcastsi128_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_broadcastss_ps.html">core_arch::x86::avx2::_mm256_broadcastss_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm256_broadcastw_epi16.html">core_arch::x86::avx2::_mm256_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_bslli_epi128.html">core_arch::x86::avx2::_mm256_bslli_epi128</a></li><li><a href="core_arch/x86/avx2/fn._mm256_bsrli_epi128.html">core_arch::x86::avx2::_mm256_bsrli_epi128</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpeq_epi16.html">core_arch::x86::avx2::_mm256_cmpeq_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpeq_epi32.html">core_arch::x86::avx2::_mm256_cmpeq_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpeq_epi64.html">core_arch::x86::avx2::_mm256_cmpeq_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpeq_epi8.html">core_arch::x86::avx2::_mm256_cmpeq_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpgt_epi16.html">core_arch::x86::avx2::_mm256_cmpgt_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpgt_epi32.html">core_arch::x86::avx2::_mm256_cmpgt_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpgt_epi64.html">core_arch::x86::avx2::_mm256_cmpgt_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cmpgt_epi8.html">core_arch::x86::avx2::_mm256_cmpgt_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepi16_epi32.html">core_arch::x86::avx2::_mm256_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepi16_epi64.html">core_arch::x86::avx2::_mm256_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepi32_epi64.html">core_arch::x86::avx2::_mm256_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepi8_epi16.html">core_arch::x86::avx2::_mm256_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepi8_epi32.html">core_arch::x86::avx2::_mm256_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepi8_epi64.html">core_arch::x86::avx2::_mm256_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepu16_epi32.html">core_arch::x86::avx2::_mm256_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepu16_epi64.html">core_arch::x86::avx2::_mm256_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepu32_epi64.html">core_arch::x86::avx2::_mm256_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepu8_epi16.html">core_arch::x86::avx2::_mm256_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepu8_epi32.html">core_arch::x86::avx2::_mm256_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtepu8_epi64.html">core_arch::x86::avx2::_mm256_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtsd_f64.html">core_arch::x86::avx2::_mm256_cvtsd_f64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_cvtsi256_si32.html">core_arch::x86::avx2::_mm256_cvtsi256_si32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_extract_epi16.html">core_arch::x86::avx2::_mm256_extract_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_extract_epi32.html">core_arch::x86::avx2::_mm256_extract_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_extract_epi8.html">core_arch::x86::avx2::_mm256_extract_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_extracti128_si256.html">core_arch::x86::avx2::_mm256_extracti128_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_hadd_epi16.html">core_arch::x86::avx2::_mm256_hadd_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_hadd_epi32.html">core_arch::x86::avx2::_mm256_hadd_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_hadds_epi16.html">core_arch::x86::avx2::_mm256_hadds_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_hsub_epi16.html">core_arch::x86::avx2::_mm256_hsub_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_hsub_epi32.html">core_arch::x86::avx2::_mm256_hsub_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_hsubs_epi16.html">core_arch::x86::avx2::_mm256_hsubs_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i32gather_epi32.html">core_arch::x86::avx2::_mm256_i32gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i32gather_epi64.html">core_arch::x86::avx2::_mm256_i32gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i32gather_pd.html">core_arch::x86::avx2::_mm256_i32gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i32gather_ps.html">core_arch::x86::avx2::_mm256_i32gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i64gather_epi32.html">core_arch::x86::avx2::_mm256_i64gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i64gather_epi64.html">core_arch::x86::avx2::_mm256_i64gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i64gather_pd.html">core_arch::x86::avx2::_mm256_i64gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm256_i64gather_ps.html">core_arch::x86::avx2::_mm256_i64gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm256_inserti128_si256.html">core_arch::x86::avx2::_mm256_inserti128_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_madd_epi16.html">core_arch::x86::avx2::_mm256_madd_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_maddubs_epi16.html">core_arch::x86::avx2::_mm256_maddubs_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i32gather_epi32.html">core_arch::x86::avx2::_mm256_mask_i32gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i32gather_epi64.html">core_arch::x86::avx2::_mm256_mask_i32gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i32gather_pd.html">core_arch::x86::avx2::_mm256_mask_i32gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i32gather_ps.html">core_arch::x86::avx2::_mm256_mask_i32gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i64gather_epi32.html">core_arch::x86::avx2::_mm256_mask_i64gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i64gather_epi64.html">core_arch::x86::avx2::_mm256_mask_i64gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i64gather_pd.html">core_arch::x86::avx2::_mm256_mask_i64gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mask_i64gather_ps.html">core_arch::x86::avx2::_mm256_mask_i64gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm256_maskload_epi32.html">core_arch::x86::avx2::_mm256_maskload_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_maskload_epi64.html">core_arch::x86::avx2::_mm256_maskload_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_maskstore_epi32.html">core_arch::x86::avx2::_mm256_maskstore_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_maskstore_epi64.html">core_arch::x86::avx2::_mm256_maskstore_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_max_epi16.html">core_arch::x86::avx2::_mm256_max_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_max_epi32.html">core_arch::x86::avx2::_mm256_max_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_max_epi8.html">core_arch::x86::avx2::_mm256_max_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_max_epu16.html">core_arch::x86::avx2::_mm256_max_epu16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_max_epu32.html">core_arch::x86::avx2::_mm256_max_epu32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_max_epu8.html">core_arch::x86::avx2::_mm256_max_epu8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_min_epi16.html">core_arch::x86::avx2::_mm256_min_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_min_epi32.html">core_arch::x86::avx2::_mm256_min_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_min_epi8.html">core_arch::x86::avx2::_mm256_min_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_min_epu16.html">core_arch::x86::avx2::_mm256_min_epu16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_min_epu32.html">core_arch::x86::avx2::_mm256_min_epu32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_min_epu8.html">core_arch::x86::avx2::_mm256_min_epu8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_movemask_epi8.html">core_arch::x86::avx2::_mm256_movemask_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mpsadbw_epu8.html">core_arch::x86::avx2::_mm256_mpsadbw_epu8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mul_epi32.html">core_arch::x86::avx2::_mm256_mul_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mul_epu32.html">core_arch::x86::avx2::_mm256_mul_epu32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mulhi_epi16.html">core_arch::x86::avx2::_mm256_mulhi_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mulhi_epu16.html">core_arch::x86::avx2::_mm256_mulhi_epu16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mulhrs_epi16.html">core_arch::x86::avx2::_mm256_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mullo_epi16.html">core_arch::x86::avx2::_mm256_mullo_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_mullo_epi32.html">core_arch::x86::avx2::_mm256_mullo_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_or_si256.html">core_arch::x86::avx2::_mm256_or_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_packs_epi16.html">core_arch::x86::avx2::_mm256_packs_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_packs_epi32.html">core_arch::x86::avx2::_mm256_packs_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_packus_epi16.html">core_arch::x86::avx2::_mm256_packus_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_packus_epi32.html">core_arch::x86::avx2::_mm256_packus_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_permute2x128_si256.html">core_arch::x86::avx2::_mm256_permute2x128_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_permute4x64_epi64.html">core_arch::x86::avx2::_mm256_permute4x64_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_permute4x64_pd.html">core_arch::x86::avx2::_mm256_permute4x64_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm256_permutevar8x32_epi32.html">core_arch::x86::avx2::_mm256_permutevar8x32_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_permutevar8x32_ps.html">core_arch::x86::avx2::_mm256_permutevar8x32_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sad_epu8.html">core_arch::x86::avx2::_mm256_sad_epu8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_shuffle_epi32.html">core_arch::x86::avx2::_mm256_shuffle_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_shuffle_epi8.html">core_arch::x86::avx2::_mm256_shuffle_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_shufflehi_epi16.html">core_arch::x86::avx2::_mm256_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_shufflelo_epi16.html">core_arch::x86::avx2::_mm256_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sign_epi16.html">core_arch::x86::avx2::_mm256_sign_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sign_epi32.html">core_arch::x86::avx2::_mm256_sign_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sign_epi8.html">core_arch::x86::avx2::_mm256_sign_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sll_epi16.html">core_arch::x86::avx2::_mm256_sll_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sll_epi32.html">core_arch::x86::avx2::_mm256_sll_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sll_epi64.html">core_arch::x86::avx2::_mm256_sll_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_slli_epi16.html">core_arch::x86::avx2::_mm256_slli_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_slli_epi32.html">core_arch::x86::avx2::_mm256_slli_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_slli_epi64.html">core_arch::x86::avx2::_mm256_slli_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_slli_si256.html">core_arch::x86::avx2::_mm256_slli_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sllv_epi32.html">core_arch::x86::avx2::_mm256_sllv_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sllv_epi64.html">core_arch::x86::avx2::_mm256_sllv_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sra_epi16.html">core_arch::x86::avx2::_mm256_sra_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sra_epi32.html">core_arch::x86::avx2::_mm256_sra_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srai_epi16.html">core_arch::x86::avx2::_mm256_srai_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srai_epi32.html">core_arch::x86::avx2::_mm256_srai_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srav_epi32.html">core_arch::x86::avx2::_mm256_srav_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srl_epi16.html">core_arch::x86::avx2::_mm256_srl_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srl_epi32.html">core_arch::x86::avx2::_mm256_srl_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srl_epi64.html">core_arch::x86::avx2::_mm256_srl_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srli_epi16.html">core_arch::x86::avx2::_mm256_srli_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srli_epi32.html">core_arch::x86::avx2::_mm256_srli_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srli_epi64.html">core_arch::x86::avx2::_mm256_srli_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srli_si256.html">core_arch::x86::avx2::_mm256_srli_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srlv_epi32.html">core_arch::x86::avx2::_mm256_srlv_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_srlv_epi64.html">core_arch::x86::avx2::_mm256_srlv_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sub_epi16.html">core_arch::x86::avx2::_mm256_sub_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sub_epi32.html">core_arch::x86::avx2::_mm256_sub_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sub_epi64.html">core_arch::x86::avx2::_mm256_sub_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_sub_epi8.html">core_arch::x86::avx2::_mm256_sub_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_subs_epi16.html">core_arch::x86::avx2::_mm256_subs_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_subs_epi8.html">core_arch::x86::avx2::_mm256_subs_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_subs_epu16.html">core_arch::x86::avx2::_mm256_subs_epu16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_subs_epu8.html">core_arch::x86::avx2::_mm256_subs_epu8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpackhi_epi16.html">core_arch::x86::avx2::_mm256_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpackhi_epi32.html">core_arch::x86::avx2::_mm256_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpackhi_epi64.html">core_arch::x86::avx2::_mm256_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpackhi_epi8.html">core_arch::x86::avx2::_mm256_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpacklo_epi16.html">core_arch::x86::avx2::_mm256_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpacklo_epi32.html">core_arch::x86::avx2::_mm256_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpacklo_epi64.html">core_arch::x86::avx2::_mm256_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm256_unpacklo_epi8.html">core_arch::x86::avx2::_mm256_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm256_xor_si256.html">core_arch::x86::avx2::_mm256_xor_si256</a></li><li><a href="core_arch/x86/avx2/fn._mm_blend_epi32.html">core_arch::x86::avx2::_mm_blend_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_broadcastb_epi8.html">core_arch::x86::avx2::_mm_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx2/fn._mm_broadcastd_epi32.html">core_arch::x86::avx2::_mm_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_broadcastq_epi64.html">core_arch::x86::avx2::_mm_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_broadcastsd_pd.html">core_arch::x86::avx2::_mm_broadcastsd_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm_broadcastss_ps.html">core_arch::x86::avx2::_mm_broadcastss_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm_broadcastw_epi16.html">core_arch::x86::avx2::_mm_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx2/fn._mm_i32gather_epi32.html">core_arch::x86::avx2::_mm_i32gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_i32gather_epi64.html">core_arch::x86::avx2::_mm_i32gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_i32gather_pd.html">core_arch::x86::avx2::_mm_i32gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm_i32gather_ps.html">core_arch::x86::avx2::_mm_i32gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm_i64gather_epi32.html">core_arch::x86::avx2::_mm_i64gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_i64gather_epi64.html">core_arch::x86::avx2::_mm_i64gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_i64gather_pd.html">core_arch::x86::avx2::_mm_i64gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm_i64gather_ps.html">core_arch::x86::avx2::_mm_i64gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i32gather_epi32.html">core_arch::x86::avx2::_mm_mask_i32gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i32gather_epi64.html">core_arch::x86::avx2::_mm_mask_i32gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i32gather_pd.html">core_arch::x86::avx2::_mm_mask_i32gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i32gather_ps.html">core_arch::x86::avx2::_mm_mask_i32gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i64gather_epi32.html">core_arch::x86::avx2::_mm_mask_i64gather_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i64gather_epi64.html">core_arch::x86::avx2::_mm_mask_i64gather_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i64gather_pd.html">core_arch::x86::avx2::_mm_mask_i64gather_pd</a></li><li><a href="core_arch/x86/avx2/fn._mm_mask_i64gather_ps.html">core_arch::x86::avx2::_mm_mask_i64gather_ps</a></li><li><a href="core_arch/x86/avx2/fn._mm_maskload_epi32.html">core_arch::x86::avx2::_mm_maskload_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_maskload_epi64.html">core_arch::x86::avx2::_mm_maskload_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_maskstore_epi32.html">core_arch::x86::avx2::_mm_maskstore_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_maskstore_epi64.html">core_arch::x86::avx2::_mm_maskstore_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_sllv_epi32.html">core_arch::x86::avx2::_mm_sllv_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_sllv_epi64.html">core_arch::x86::avx2::_mm_sllv_epi64</a></li><li><a href="core_arch/x86/avx2/fn._mm_srav_epi32.html">core_arch::x86::avx2::_mm_srav_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_srlv_epi32.html">core_arch::x86::avx2::_mm_srlv_epi32</a></li><li><a href="core_arch/x86/avx2/fn._mm_srlv_epi64.html">core_arch::x86::avx2::_mm_srlv_epi64</a></li><li><a href="core_arch/x86/avx2/fn.maskloadd.html">core_arch::x86::avx2::maskloadd</a></li><li><a href="core_arch/x86/avx2/fn.maskloadd256.html">core_arch::x86::avx2::maskloadd256</a></li><li><a href="core_arch/x86/avx2/fn.maskloadq.html">core_arch::x86::avx2::maskloadq</a></li><li><a href="core_arch/x86/avx2/fn.maskloadq256.html">core_arch::x86::avx2::maskloadq256</a></li><li><a href="core_arch/x86/avx2/fn.maskstored.html">core_arch::x86::avx2::maskstored</a></li><li><a href="core_arch/x86/avx2/fn.maskstored256.html">core_arch::x86::avx2::maskstored256</a></li><li><a href="core_arch/x86/avx2/fn.maskstoreq.html">core_arch::x86::avx2::maskstoreq</a></li><li><a href="core_arch/x86/avx2/fn.maskstoreq256.html">core_arch::x86::avx2::maskstoreq256</a></li><li><a href="core_arch/x86/avx2/fn.mpsadbw.html">core_arch::x86::avx2::mpsadbw</a></li><li><a href="core_arch/x86/avx2/fn.pabsb.html">core_arch::x86::avx2::pabsb</a></li><li><a href="core_arch/x86/avx2/fn.pabsd.html">core_arch::x86::avx2::pabsd</a></li><li><a href="core_arch/x86/avx2/fn.pabsw.html">core_arch::x86::avx2::pabsw</a></li><li><a href="core_arch/x86/avx2/fn.packssdw.html">core_arch::x86::avx2::packssdw</a></li><li><a href="core_arch/x86/avx2/fn.packsswb.html">core_arch::x86::avx2::packsswb</a></li><li><a href="core_arch/x86/avx2/fn.packusdw.html">core_arch::x86::avx2::packusdw</a></li><li><a href="core_arch/x86/avx2/fn.packuswb.html">core_arch::x86::avx2::packuswb</a></li><li><a href="core_arch/x86/avx2/fn.pavgb.html">core_arch::x86::avx2::pavgb</a></li><li><a href="core_arch/x86/avx2/fn.pavgw.html">core_arch::x86::avx2::pavgw</a></li><li><a href="core_arch/x86/avx2/fn.pblendvb.html">core_arch::x86::avx2::pblendvb</a></li><li><a href="core_arch/x86/avx2/fn.permd.html">core_arch::x86::avx2::permd</a></li><li><a href="core_arch/x86/avx2/fn.permps.html">core_arch::x86::avx2::permps</a></li><li><a href="core_arch/x86/avx2/fn.pgatherdd.html">core_arch::x86::avx2::pgatherdd</a></li><li><a href="core_arch/x86/avx2/fn.pgatherdpd.html">core_arch::x86::avx2::pgatherdpd</a></li><li><a href="core_arch/x86/avx2/fn.pgatherdps.html">core_arch::x86::avx2::pgatherdps</a></li><li><a href="core_arch/x86/avx2/fn.pgatherdq.html">core_arch::x86::avx2::pgatherdq</a></li><li><a href="core_arch/x86/avx2/fn.pgatherqd.html">core_arch::x86::avx2::pgatherqd</a></li><li><a href="core_arch/x86/avx2/fn.pgatherqpd.html">core_arch::x86::avx2::pgatherqpd</a></li><li><a href="core_arch/x86/avx2/fn.pgatherqps.html">core_arch::x86::avx2::pgatherqps</a></li><li><a href="core_arch/x86/avx2/fn.pgatherqq.html">core_arch::x86::avx2::pgatherqq</a></li><li><a href="core_arch/x86/avx2/fn.phaddd.html">core_arch::x86::avx2::phaddd</a></li><li><a href="core_arch/x86/avx2/fn.phaddsw.html">core_arch::x86::avx2::phaddsw</a></li><li><a href="core_arch/x86/avx2/fn.phaddw.html">core_arch::x86::avx2::phaddw</a></li><li><a href="core_arch/x86/avx2/fn.phsubd.html">core_arch::x86::avx2::phsubd</a></li><li><a href="core_arch/x86/avx2/fn.phsubsw.html">core_arch::x86::avx2::phsubsw</a></li><li><a href="core_arch/x86/avx2/fn.phsubw.html">core_arch::x86::avx2::phsubw</a></li><li><a href="core_arch/x86/avx2/fn.pmaddubsw.html">core_arch::x86::avx2::pmaddubsw</a></li><li><a href="core_arch/x86/avx2/fn.pmaddwd.html">core_arch::x86::avx2::pmaddwd</a></li><li><a href="core_arch/x86/avx2/fn.pmuldq.html">core_arch::x86::avx2::pmuldq</a></li><li><a href="core_arch/x86/avx2/fn.pmulhrsw.html">core_arch::x86::avx2::pmulhrsw</a></li><li><a href="core_arch/x86/avx2/fn.pmulhuw.html">core_arch::x86::avx2::pmulhuw</a></li><li><a href="core_arch/x86/avx2/fn.pmulhw.html">core_arch::x86::avx2::pmulhw</a></li><li><a href="core_arch/x86/avx2/fn.pmuludq.html">core_arch::x86::avx2::pmuludq</a></li><li><a href="core_arch/x86/avx2/fn.psadbw.html">core_arch::x86::avx2::psadbw</a></li><li><a href="core_arch/x86/avx2/fn.pshufb.html">core_arch::x86::avx2::pshufb</a></li><li><a href="core_arch/x86/avx2/fn.psignb.html">core_arch::x86::avx2::psignb</a></li><li><a href="core_arch/x86/avx2/fn.psignd.html">core_arch::x86::avx2::psignd</a></li><li><a href="core_arch/x86/avx2/fn.psignw.html">core_arch::x86::avx2::psignw</a></li><li><a href="core_arch/x86/avx2/fn.pslld.html">core_arch::x86::avx2::pslld</a></li><li><a href="core_arch/x86/avx2/fn.psllid.html">core_arch::x86::avx2::psllid</a></li><li><a href="core_arch/x86/avx2/fn.pslliq.html">core_arch::x86::avx2::pslliq</a></li><li><a href="core_arch/x86/avx2/fn.pslliw.html">core_arch::x86::avx2::pslliw</a></li><li><a href="core_arch/x86/avx2/fn.psllq.html">core_arch::x86::avx2::psllq</a></li><li><a href="core_arch/x86/avx2/fn.psllvd.html">core_arch::x86::avx2::psllvd</a></li><li><a href="core_arch/x86/avx2/fn.psllvd256.html">core_arch::x86::avx2::psllvd256</a></li><li><a href="core_arch/x86/avx2/fn.psllvq.html">core_arch::x86::avx2::psllvq</a></li><li><a href="core_arch/x86/avx2/fn.psllvq256.html">core_arch::x86::avx2::psllvq256</a></li><li><a href="core_arch/x86/avx2/fn.psllw.html">core_arch::x86::avx2::psllw</a></li><li><a href="core_arch/x86/avx2/fn.psrad.html">core_arch::x86::avx2::psrad</a></li><li><a href="core_arch/x86/avx2/fn.psraid.html">core_arch::x86::avx2::psraid</a></li><li><a href="core_arch/x86/avx2/fn.psraiw.html">core_arch::x86::avx2::psraiw</a></li><li><a href="core_arch/x86/avx2/fn.psravd.html">core_arch::x86::avx2::psravd</a></li><li><a href="core_arch/x86/avx2/fn.psravd256.html">core_arch::x86::avx2::psravd256</a></li><li><a href="core_arch/x86/avx2/fn.psraw.html">core_arch::x86::avx2::psraw</a></li><li><a href="core_arch/x86/avx2/fn.psrld.html">core_arch::x86::avx2::psrld</a></li><li><a href="core_arch/x86/avx2/fn.psrlid.html">core_arch::x86::avx2::psrlid</a></li><li><a href="core_arch/x86/avx2/fn.psrliq.html">core_arch::x86::avx2::psrliq</a></li><li><a href="core_arch/x86/avx2/fn.psrliw.html">core_arch::x86::avx2::psrliw</a></li><li><a href="core_arch/x86/avx2/fn.psrlq.html">core_arch::x86::avx2::psrlq</a></li><li><a href="core_arch/x86/avx2/fn.psrlvd.html">core_arch::x86::avx2::psrlvd</a></li><li><a href="core_arch/x86/avx2/fn.psrlvd256.html">core_arch::x86::avx2::psrlvd256</a></li><li><a href="core_arch/x86/avx2/fn.psrlvq.html">core_arch::x86::avx2::psrlvq</a></li><li><a href="core_arch/x86/avx2/fn.psrlvq256.html">core_arch::x86::avx2::psrlvq256</a></li><li><a href="core_arch/x86/avx2/fn.psrlw.html">core_arch::x86::avx2::psrlw</a></li><li><a href="core_arch/x86/avx2/fn.vperm2i128.html">core_arch::x86::avx2::vperm2i128</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherdd.html">core_arch::x86::avx2::vpgatherdd</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherdpd.html">core_arch::x86::avx2::vpgatherdpd</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherdps.html">core_arch::x86::avx2::vpgatherdps</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherdq.html">core_arch::x86::avx2::vpgatherdq</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherqd.html">core_arch::x86::avx2::vpgatherqd</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherqpd.html">core_arch::x86::avx2::vpgatherqpd</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherqps.html">core_arch::x86::avx2::vpgatherqps</a></li><li><a href="core_arch/x86/avx2/fn.vpgatherqq.html">core_arch::x86::avx2::vpgatherqq</a></li><li><a href="core_arch/x86/avx2/fn.vpslldq.html">core_arch::x86::avx2::vpslldq</a></li><li><a href="core_arch/x86/avx2/fn.vpsrldq.html">core_arch::x86::avx2::vpsrldq</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm256_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_cvtneps_pbh.html">core_arch::x86::avx512bf16::_mm256_cvtneps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm256_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_mask_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm256_mask_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_mask_cvtneps_pbh.html">core_arch::x86::avx512bf16::_mm256_mask_cvtneps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_mask_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm256_mask_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_maskz_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm256_maskz_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_maskz_cvtneps_pbh.html">core_arch::x86::avx512bf16::_mm256_maskz_cvtneps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm256_maskz_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm256_maskz_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm512_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_cvtneps_pbh.html">core_arch::x86::avx512bf16::_mm512_cvtneps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm512_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_mask_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm512_mask_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_mask_cvtneps_pbh.html">core_arch::x86::avx512bf16::_mm512_mask_cvtneps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_mask_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm512_mask_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_maskz_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm512_maskz_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_maskz_cvtneps_pbh.html">core_arch::x86::avx512bf16::_mm512_maskz_cvtneps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm512_maskz_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm512_maskz_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm_mask_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm_mask_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm_mask_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm_mask_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm_maskz_cvtne2ps_pbh.html">core_arch::x86::avx512bf16::_mm_maskz_cvtne2ps_pbh</a></li><li><a href="core_arch/x86/avx512bf16/fn._mm_maskz_dpbf16_ps.html">core_arch::x86::avx512bf16::_mm_maskz_dpbf16_ps</a></li><li><a href="core_arch/x86/avx512bf16/fn.cvtne2ps2bf16.html">core_arch::x86::avx512bf16::cvtne2ps2bf16</a></li><li><a href="core_arch/x86/avx512bf16/fn.cvtne2ps2bf16_256.html">core_arch::x86::avx512bf16::cvtne2ps2bf16_256</a></li><li><a href="core_arch/x86/avx512bf16/fn.cvtne2ps2bf16_512.html">core_arch::x86::avx512bf16::cvtne2ps2bf16_512</a></li><li><a href="core_arch/x86/avx512bf16/fn.cvtneps2bf16_256.html">core_arch::x86::avx512bf16::cvtneps2bf16_256</a></li><li><a href="core_arch/x86/avx512bf16/fn.cvtneps2bf16_512.html">core_arch::x86::avx512bf16::cvtneps2bf16_512</a></li><li><a href="core_arch/x86/avx512bf16/fn.dpbf16ps.html">core_arch::x86::avx512bf16::dpbf16ps</a></li><li><a href="core_arch/x86/avx512bf16/fn.dpbf16ps_256.html">core_arch::x86::avx512bf16::dpbf16ps_256</a></li><li><a href="core_arch/x86/avx512bf16/fn.dpbf16ps_512.html">core_arch::x86::avx512bf16::dpbf16ps_512</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_bitshuffle_epi64_mask.html">core_arch::x86::avx512bitalg::_mm256_bitshuffle_epi64_mask</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_mask_bitshuffle_epi64_mask.html">core_arch::x86::avx512bitalg::_mm256_mask_bitshuffle_epi64_mask</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_mask_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm256_mask_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_mask_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm256_mask_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_maskz_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm256_maskz_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_maskz_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm256_maskz_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm256_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm256_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm256_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_bitshuffle_epi64_mask.html">core_arch::x86::avx512bitalg::_mm512_bitshuffle_epi64_mask</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_mask_bitshuffle_epi64_mask.html">core_arch::x86::avx512bitalg::_mm512_mask_bitshuffle_epi64_mask</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_mask_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm512_mask_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_mask_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm512_mask_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_maskz_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm512_maskz_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_maskz_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm512_maskz_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm512_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm512_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm512_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_bitshuffle_epi64_mask.html">core_arch::x86::avx512bitalg::_mm_bitshuffle_epi64_mask</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_mask_bitshuffle_epi64_mask.html">core_arch::x86::avx512bitalg::_mm_mask_bitshuffle_epi64_mask</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_mask_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm_mask_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_mask_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm_mask_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_maskz_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm_maskz_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_maskz_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm_maskz_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_popcnt_epi16.html">core_arch::x86::avx512bitalg::_mm_popcnt_epi16</a></li><li><a href="core_arch/x86/avx512bitalg/fn._mm_popcnt_epi8.html">core_arch::x86::avx512bitalg::_mm_popcnt_epi8</a></li><li><a href="core_arch/x86/avx512bitalg/fn.bitshuffle_128.html">core_arch::x86::avx512bitalg::bitshuffle_128</a></li><li><a href="core_arch/x86/avx512bitalg/fn.bitshuffle_256.html">core_arch::x86::avx512bitalg::bitshuffle_256</a></li><li><a href="core_arch/x86/avx512bitalg/fn.bitshuffle_512.html">core_arch::x86::avx512bitalg::bitshuffle_512</a></li><li><a href="core_arch/x86/avx512bitalg/fn.popcnt_v16i16.html">core_arch::x86::avx512bitalg::popcnt_v16i16</a></li><li><a href="core_arch/x86/avx512bitalg/fn.popcnt_v16i8.html">core_arch::x86::avx512bitalg::popcnt_v16i8</a></li><li><a href="core_arch/x86/avx512bitalg/fn.popcnt_v32i16.html">core_arch::x86::avx512bitalg::popcnt_v32i16</a></li><li><a href="core_arch/x86/avx512bitalg/fn.popcnt_v32i8.html">core_arch::x86::avx512bitalg::popcnt_v32i8</a></li><li><a href="core_arch/x86/avx512bitalg/fn.popcnt_v64i8.html">core_arch::x86::avx512bitalg::popcnt_v64i8</a></li><li><a href="core_arch/x86/avx512bitalg/fn.popcnt_v8i16.html">core_arch::x86::avx512bitalg::popcnt_v8i16</a></li><li><a href="core_arch/x86/avx512bw/fn._kadd_mask32.html">core_arch::x86::avx512bw::_kadd_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._kadd_mask64.html">core_arch::x86::avx512bw::_kadd_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._kand_mask32.html">core_arch::x86::avx512bw::_kand_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._kand_mask64.html">core_arch::x86::avx512bw::_kand_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._kandn_mask32.html">core_arch::x86::avx512bw::_kandn_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._kandn_mask64.html">core_arch::x86::avx512bw::_kandn_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._knot_mask32.html">core_arch::x86::avx512bw::_knot_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._knot_mask64.html">core_arch::x86::avx512bw::_knot_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._kor_mask32.html">core_arch::x86::avx512bw::_kor_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._kor_mask64.html">core_arch::x86::avx512bw::_kor_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._kxnor_mask32.html">core_arch::x86::avx512bw::_kxnor_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._kxnor_mask64.html">core_arch::x86::avx512bw::_kxnor_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._kxor_mask32.html">core_arch::x86::avx512bw::_kxor_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._kxor_mask64.html">core_arch::x86::avx512bw::_kxor_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._load_mask32.html">core_arch::x86::avx512bw::_load_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._load_mask64.html">core_arch::x86::avx512bw::_load_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmp_epi16_mask.html">core_arch::x86::avx512bw::_mm256_cmp_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmp_epi8_mask.html">core_arch::x86::avx512bw::_mm256_cmp_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmp_epu16_mask.html">core_arch::x86::avx512bw::_mm256_cmp_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmp_epu8_mask.html">core_arch::x86::avx512bw::_mm256_cmp_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpeq_epi16_mask.html">core_arch::x86::avx512bw::_mm256_cmpeq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpeq_epi8_mask.html">core_arch::x86::avx512bw::_mm256_cmpeq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpeq_epu16_mask.html">core_arch::x86::avx512bw::_mm256_cmpeq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpeq_epu8_mask.html">core_arch::x86::avx512bw::_mm256_cmpeq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpge_epi16_mask.html">core_arch::x86::avx512bw::_mm256_cmpge_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpge_epi8_mask.html">core_arch::x86::avx512bw::_mm256_cmpge_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpge_epu16_mask.html">core_arch::x86::avx512bw::_mm256_cmpge_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpge_epu8_mask.html">core_arch::x86::avx512bw::_mm256_cmpge_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpgt_epi16_mask.html">core_arch::x86::avx512bw::_mm256_cmpgt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpgt_epi8_mask.html">core_arch::x86::avx512bw::_mm256_cmpgt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpgt_epu16_mask.html">core_arch::x86::avx512bw::_mm256_cmpgt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpgt_epu8_mask.html">core_arch::x86::avx512bw::_mm256_cmpgt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmple_epi16_mask.html">core_arch::x86::avx512bw::_mm256_cmple_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmple_epi8_mask.html">core_arch::x86::avx512bw::_mm256_cmple_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmple_epu16_mask.html">core_arch::x86::avx512bw::_mm256_cmple_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmple_epu8_mask.html">core_arch::x86::avx512bw::_mm256_cmple_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmplt_epi16_mask.html">core_arch::x86::avx512bw::_mm256_cmplt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmplt_epi8_mask.html">core_arch::x86::avx512bw::_mm256_cmplt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmplt_epu16_mask.html">core_arch::x86::avx512bw::_mm256_cmplt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmplt_epu8_mask.html">core_arch::x86::avx512bw::_mm256_cmplt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpneq_epi16_mask.html">core_arch::x86::avx512bw::_mm256_cmpneq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpneq_epi8_mask.html">core_arch::x86::avx512bw::_mm256_cmpneq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpneq_epu16_mask.html">core_arch::x86::avx512bw::_mm256_cmpneq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cmpneq_epu8_mask.html">core_arch::x86::avx512bw::_mm256_cmpneq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm256_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm256_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm256_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_dbsad_epu8.html">core_arch::x86::avx512bw::_mm256_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_loadu_epi16.html">core_arch::x86::avx512bw::_mm256_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_loadu_epi8.html">core_arch::x86::avx512bw::_mm256_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask2_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm256_mask2_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_abs_epi16.html">core_arch::x86::avx512bw::_mm256_mask_abs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_abs_epi8.html">core_arch::x86::avx512bw::_mm256_mask_abs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_add_epi16.html">core_arch::x86::avx512bw::_mm256_mask_add_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_add_epi8.html">core_arch::x86::avx512bw::_mm256_mask_add_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_adds_epi16.html">core_arch::x86::avx512bw::_mm256_mask_adds_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_adds_epi8.html">core_arch::x86::avx512bw::_mm256_mask_adds_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_adds_epu16.html">core_arch::x86::avx512bw::_mm256_mask_adds_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_adds_epu8.html">core_arch::x86::avx512bw::_mm256_mask_adds_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_alignr_epi8.html">core_arch::x86::avx512bw::_mm256_mask_alignr_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_avg_epu16.html">core_arch::x86::avx512bw::_mm256_mask_avg_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_avg_epu8.html">core_arch::x86::avx512bw::_mm256_mask_avg_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_blend_epi16.html">core_arch::x86::avx512bw::_mm256_mask_blend_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_blend_epi8.html">core_arch::x86::avx512bw::_mm256_mask_blend_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_broadcastb_epi8.html">core_arch::x86::avx512bw::_mm256_mask_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_broadcastw_epi16.html">core_arch::x86::avx512bw::_mm256_mask_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmp_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmp_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmp_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmp_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmp_epu16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmp_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmp_epu8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmp_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpeq_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpeq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpeq_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpeq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpeq_epu16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpeq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpeq_epu8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpeq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpge_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpge_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpge_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpge_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpge_epu16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpge_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpge_epu8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpge_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpgt_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpgt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpgt_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpgt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpgt_epu16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpgt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpgt_epu8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpgt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmple_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmple_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmple_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmple_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmple_epu16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmple_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmple_epu8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmple_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmplt_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmplt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmplt_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmplt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmplt_epu16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmplt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmplt_epu8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmplt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpneq_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpneq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpneq_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpneq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpneq_epu16_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpneq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cmpneq_epu8_mask.html">core_arch::x86::avx512bw::_mm256_mask_cmpneq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm256_mask_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm256_mask_cvtepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtepi8_epi16.html">core_arch::x86::avx512bw::_mm256_mask_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtepu8_epi16.html">core_arch::x86::avx512bw::_mm256_mask_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm256_mask_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtsepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm256_mask_cvtsepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm256_mask_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_cvtusepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm256_mask_cvtusepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_dbsad_epu8.html">core_arch::x86::avx512bw::_mm256_mask_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_loadu_epi16.html">core_arch::x86::avx512bw::_mm256_mask_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_loadu_epi8.html">core_arch::x86::avx512bw::_mm256_mask_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_madd_epi16.html">core_arch::x86::avx512bw::_mm256_mask_madd_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_maddubs_epi16.html">core_arch::x86::avx512bw::_mm256_mask_maddubs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_max_epi16.html">core_arch::x86::avx512bw::_mm256_mask_max_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_max_epi8.html">core_arch::x86::avx512bw::_mm256_mask_max_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_max_epu16.html">core_arch::x86::avx512bw::_mm256_mask_max_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_max_epu8.html">core_arch::x86::avx512bw::_mm256_mask_max_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_min_epi16.html">core_arch::x86::avx512bw::_mm256_mask_min_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_min_epi8.html">core_arch::x86::avx512bw::_mm256_mask_min_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_min_epu16.html">core_arch::x86::avx512bw::_mm256_mask_min_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_min_epu8.html">core_arch::x86::avx512bw::_mm256_mask_min_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_mov_epi16.html">core_arch::x86::avx512bw::_mm256_mask_mov_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_mov_epi8.html">core_arch::x86::avx512bw::_mm256_mask_mov_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_mulhi_epi16.html">core_arch::x86::avx512bw::_mm256_mask_mulhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_mulhi_epu16.html">core_arch::x86::avx512bw::_mm256_mask_mulhi_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_mulhrs_epi16.html">core_arch::x86::avx512bw::_mm256_mask_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_mullo_epi16.html">core_arch::x86::avx512bw::_mm256_mask_mullo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_packs_epi16.html">core_arch::x86::avx512bw::_mm256_mask_packs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_packs_epi32.html">core_arch::x86::avx512bw::_mm256_mask_packs_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_packus_epi16.html">core_arch::x86::avx512bw::_mm256_mask_packus_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_packus_epi32.html">core_arch::x86::avx512bw::_mm256_mask_packus_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm256_mask_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm256_mask_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_set1_epi16.html">core_arch::x86::avx512bw::_mm256_mask_set1_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_set1_epi8.html">core_arch::x86::avx512bw::_mm256_mask_set1_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_shuffle_epi8.html">core_arch::x86::avx512bw::_mm256_mask_shuffle_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_shufflehi_epi16.html">core_arch::x86::avx512bw::_mm256_mask_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_shufflelo_epi16.html">core_arch::x86::avx512bw::_mm256_mask_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_sll_epi16.html">core_arch::x86::avx512bw::_mm256_mask_sll_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_slli_epi16.html">core_arch::x86::avx512bw::_mm256_mask_slli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_sllv_epi16.html">core_arch::x86::avx512bw::_mm256_mask_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_sra_epi16.html">core_arch::x86::avx512bw::_mm256_mask_sra_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_srai_epi16.html">core_arch::x86::avx512bw::_mm256_mask_srai_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_srav_epi16.html">core_arch::x86::avx512bw::_mm256_mask_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_srl_epi16.html">core_arch::x86::avx512bw::_mm256_mask_srl_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_srli_epi16.html">core_arch::x86::avx512bw::_mm256_mask_srli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_srlv_epi16.html">core_arch::x86::avx512bw::_mm256_mask_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_storeu_epi16.html">core_arch::x86::avx512bw::_mm256_mask_storeu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_storeu_epi8.html">core_arch::x86::avx512bw::_mm256_mask_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_sub_epi16.html">core_arch::x86::avx512bw::_mm256_mask_sub_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_sub_epi8.html">core_arch::x86::avx512bw::_mm256_mask_sub_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_subs_epi16.html">core_arch::x86::avx512bw::_mm256_mask_subs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_subs_epi8.html">core_arch::x86::avx512bw::_mm256_mask_subs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_subs_epu16.html">core_arch::x86::avx512bw::_mm256_mask_subs_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_subs_epu8.html">core_arch::x86::avx512bw::_mm256_mask_subs_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_test_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_test_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_test_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_test_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_testn_epi16_mask.html">core_arch::x86::avx512bw::_mm256_mask_testn_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_testn_epi8_mask.html">core_arch::x86::avx512bw::_mm256_mask_testn_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_unpackhi_epi16.html">core_arch::x86::avx512bw::_mm256_mask_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_unpackhi_epi8.html">core_arch::x86::avx512bw::_mm256_mask_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_unpacklo_epi16.html">core_arch::x86::avx512bw::_mm256_mask_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_mask_unpacklo_epi8.html">core_arch::x86::avx512bw::_mm256_mask_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_abs_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_abs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_abs_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_abs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_add_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_add_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_add_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_add_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_adds_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_adds_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_adds_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_adds_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_adds_epu16.html">core_arch::x86::avx512bw::_mm256_maskz_adds_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_adds_epu8.html">core_arch::x86::avx512bw::_mm256_maskz_adds_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_alignr_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_alignr_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_avg_epu16.html">core_arch::x86::avx512bw::_mm256_maskz_avg_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_avg_epu8.html">core_arch::x86::avx512bw::_mm256_maskz_avg_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_broadcastb_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_broadcastw_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_cvtepi8_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_cvtepu8_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_dbsad_epu8.html">core_arch::x86::avx512bw::_mm256_maskz_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_loadu_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_loadu_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_madd_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_madd_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_maddubs_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_maddubs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_max_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_max_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_max_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_max_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_max_epu16.html">core_arch::x86::avx512bw::_mm256_maskz_max_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_max_epu8.html">core_arch::x86::avx512bw::_mm256_maskz_max_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_min_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_min_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_min_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_min_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_min_epu16.html">core_arch::x86::avx512bw::_mm256_maskz_min_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_min_epu8.html">core_arch::x86::avx512bw::_mm256_maskz_min_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_mov_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_mov_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_mov_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_mov_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_mulhi_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_mulhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_mulhi_epu16.html">core_arch::x86::avx512bw::_mm256_maskz_mulhi_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_mulhrs_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_mullo_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_mullo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_packs_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_packs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_packs_epi32.html">core_arch::x86::avx512bw::_mm256_maskz_packs_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_packus_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_packus_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_packus_epi32.html">core_arch::x86::avx512bw::_mm256_maskz_packus_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_set1_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_set1_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_set1_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_set1_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_shuffle_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_shuffle_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_shufflehi_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_shufflelo_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_sll_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_sll_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_slli_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_slli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_sllv_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_sra_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_sra_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_srai_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_srai_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_srav_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_srl_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_srl_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_srli_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_srli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_srlv_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_sub_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_sub_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_sub_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_sub_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_subs_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_subs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_subs_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_subs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_subs_epu16.html">core_arch::x86::avx512bw::_mm256_maskz_subs_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_subs_epu8.html">core_arch::x86::avx512bw::_mm256_maskz_subs_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_unpackhi_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_unpackhi_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_unpacklo_epi16.html">core_arch::x86::avx512bw::_mm256_maskz_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_maskz_unpacklo_epi8.html">core_arch::x86::avx512bw::_mm256_maskz_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_movepi16_mask.html">core_arch::x86::avx512bw::_mm256_movepi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_movepi8_mask.html">core_arch::x86::avx512bw::_mm256_movepi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_movm_epi16.html">core_arch::x86::avx512bw::_mm256_movm_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_movm_epi8.html">core_arch::x86::avx512bw::_mm256_movm_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm256_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm256_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_sllv_epi16.html">core_arch::x86::avx512bw::_mm256_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_srav_epi16.html">core_arch::x86::avx512bw::_mm256_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_srlv_epi16.html">core_arch::x86::avx512bw::_mm256_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_storeu_epi16.html">core_arch::x86::avx512bw::_mm256_storeu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_storeu_epi8.html">core_arch::x86::avx512bw::_mm256_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_test_epi16_mask.html">core_arch::x86::avx512bw::_mm256_test_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_test_epi8_mask.html">core_arch::x86::avx512bw::_mm256_test_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_testn_epi16_mask.html">core_arch::x86::avx512bw::_mm256_testn_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm256_testn_epi8_mask.html">core_arch::x86::avx512bw::_mm256_testn_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_abs_epi16.html">core_arch::x86::avx512bw::_mm512_abs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_abs_epi8.html">core_arch::x86::avx512bw::_mm512_abs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_add_epi16.html">core_arch::x86::avx512bw::_mm512_add_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_add_epi8.html">core_arch::x86::avx512bw::_mm512_add_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_adds_epi16.html">core_arch::x86::avx512bw::_mm512_adds_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_adds_epi8.html">core_arch::x86::avx512bw::_mm512_adds_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_adds_epu16.html">core_arch::x86::avx512bw::_mm512_adds_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_adds_epu8.html">core_arch::x86::avx512bw::_mm512_adds_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_alignr_epi8.html">core_arch::x86::avx512bw::_mm512_alignr_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_avg_epu16.html">core_arch::x86::avx512bw::_mm512_avg_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_avg_epu8.html">core_arch::x86::avx512bw::_mm512_avg_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_broadcastb_epi8.html">core_arch::x86::avx512bw::_mm512_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_broadcastw_epi16.html">core_arch::x86::avx512bw::_mm512_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_bslli_epi128.html">core_arch::x86::avx512bw::_mm512_bslli_epi128</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_bsrli_epi128.html">core_arch::x86::avx512bw::_mm512_bsrli_epi128</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmp_epi16_mask.html">core_arch::x86::avx512bw::_mm512_cmp_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmp_epi8_mask.html">core_arch::x86::avx512bw::_mm512_cmp_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmp_epu16_mask.html">core_arch::x86::avx512bw::_mm512_cmp_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmp_epu8_mask.html">core_arch::x86::avx512bw::_mm512_cmp_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpeq_epi16_mask.html">core_arch::x86::avx512bw::_mm512_cmpeq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpeq_epi8_mask.html">core_arch::x86::avx512bw::_mm512_cmpeq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpeq_epu16_mask.html">core_arch::x86::avx512bw::_mm512_cmpeq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpeq_epu8_mask.html">core_arch::x86::avx512bw::_mm512_cmpeq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpge_epi16_mask.html">core_arch::x86::avx512bw::_mm512_cmpge_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpge_epi8_mask.html">core_arch::x86::avx512bw::_mm512_cmpge_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpge_epu16_mask.html">core_arch::x86::avx512bw::_mm512_cmpge_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpge_epu8_mask.html">core_arch::x86::avx512bw::_mm512_cmpge_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpgt_epi16_mask.html">core_arch::x86::avx512bw::_mm512_cmpgt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpgt_epi8_mask.html">core_arch::x86::avx512bw::_mm512_cmpgt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpgt_epu16_mask.html">core_arch::x86::avx512bw::_mm512_cmpgt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpgt_epu8_mask.html">core_arch::x86::avx512bw::_mm512_cmpgt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmple_epi16_mask.html">core_arch::x86::avx512bw::_mm512_cmple_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmple_epi8_mask.html">core_arch::x86::avx512bw::_mm512_cmple_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmple_epu16_mask.html">core_arch::x86::avx512bw::_mm512_cmple_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmple_epu8_mask.html">core_arch::x86::avx512bw::_mm512_cmple_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmplt_epi16_mask.html">core_arch::x86::avx512bw::_mm512_cmplt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmplt_epi8_mask.html">core_arch::x86::avx512bw::_mm512_cmplt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmplt_epu16_mask.html">core_arch::x86::avx512bw::_mm512_cmplt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmplt_epu8_mask.html">core_arch::x86::avx512bw::_mm512_cmplt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpneq_epi16_mask.html">core_arch::x86::avx512bw::_mm512_cmpneq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpneq_epi8_mask.html">core_arch::x86::avx512bw::_mm512_cmpneq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpneq_epu16_mask.html">core_arch::x86::avx512bw::_mm512_cmpneq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cmpneq_epu8_mask.html">core_arch::x86::avx512bw::_mm512_cmpneq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm512_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cvtepi8_epi16.html">core_arch::x86::avx512bw::_mm512_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cvtepu8_epi16.html">core_arch::x86::avx512bw::_mm512_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm512_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm512_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_dbsad_epu8.html">core_arch::x86::avx512bw::_mm512_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_loadu_epi16.html">core_arch::x86::avx512bw::_mm512_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_loadu_epi8.html">core_arch::x86::avx512bw::_mm512_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_madd_epi16.html">core_arch::x86::avx512bw::_mm512_madd_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maddubs_epi16.html">core_arch::x86::avx512bw::_mm512_maddubs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask2_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm512_mask2_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_abs_epi16.html">core_arch::x86::avx512bw::_mm512_mask_abs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_abs_epi8.html">core_arch::x86::avx512bw::_mm512_mask_abs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_add_epi16.html">core_arch::x86::avx512bw::_mm512_mask_add_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_add_epi8.html">core_arch::x86::avx512bw::_mm512_mask_add_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_adds_epi16.html">core_arch::x86::avx512bw::_mm512_mask_adds_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_adds_epi8.html">core_arch::x86::avx512bw::_mm512_mask_adds_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_adds_epu16.html">core_arch::x86::avx512bw::_mm512_mask_adds_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_adds_epu8.html">core_arch::x86::avx512bw::_mm512_mask_adds_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_alignr_epi8.html">core_arch::x86::avx512bw::_mm512_mask_alignr_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_avg_epu16.html">core_arch::x86::avx512bw::_mm512_mask_avg_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_avg_epu8.html">core_arch::x86::avx512bw::_mm512_mask_avg_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_blend_epi16.html">core_arch::x86::avx512bw::_mm512_mask_blend_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_blend_epi8.html">core_arch::x86::avx512bw::_mm512_mask_blend_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_broadcastb_epi8.html">core_arch::x86::avx512bw::_mm512_mask_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_broadcastw_epi16.html">core_arch::x86::avx512bw::_mm512_mask_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmp_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmp_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmp_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmp_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmp_epu16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmp_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmp_epu8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmp_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpeq_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpeq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpeq_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpeq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpeq_epu16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpeq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpeq_epu8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpeq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpge_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpge_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpge_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpge_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpge_epu16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpge_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpge_epu8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpge_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpgt_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpgt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpgt_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpgt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpgt_epu16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpgt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpgt_epu8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpgt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmple_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmple_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmple_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmple_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmple_epu16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmple_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmple_epu8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmple_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmplt_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmplt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmplt_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmplt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmplt_epu16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmplt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmplt_epu8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmplt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpneq_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpneq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpneq_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpneq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpneq_epu16_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpneq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cmpneq_epu8_mask.html">core_arch::x86::avx512bw::_mm512_mask_cmpneq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm512_mask_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm512_mask_cvtepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtepi8_epi16.html">core_arch::x86::avx512bw::_mm512_mask_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtepu8_epi16.html">core_arch::x86::avx512bw::_mm512_mask_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm512_mask_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtsepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm512_mask_cvtsepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm512_mask_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_cvtusepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm512_mask_cvtusepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_dbsad_epu8.html">core_arch::x86::avx512bw::_mm512_mask_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_loadu_epi16.html">core_arch::x86::avx512bw::_mm512_mask_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_loadu_epi8.html">core_arch::x86::avx512bw::_mm512_mask_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_madd_epi16.html">core_arch::x86::avx512bw::_mm512_mask_madd_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_maddubs_epi16.html">core_arch::x86::avx512bw::_mm512_mask_maddubs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_max_epi16.html">core_arch::x86::avx512bw::_mm512_mask_max_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_max_epi8.html">core_arch::x86::avx512bw::_mm512_mask_max_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_max_epu16.html">core_arch::x86::avx512bw::_mm512_mask_max_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_max_epu8.html">core_arch::x86::avx512bw::_mm512_mask_max_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_min_epi16.html">core_arch::x86::avx512bw::_mm512_mask_min_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_min_epi8.html">core_arch::x86::avx512bw::_mm512_mask_min_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_min_epu16.html">core_arch::x86::avx512bw::_mm512_mask_min_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_min_epu8.html">core_arch::x86::avx512bw::_mm512_mask_min_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_mov_epi16.html">core_arch::x86::avx512bw::_mm512_mask_mov_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_mov_epi8.html">core_arch::x86::avx512bw::_mm512_mask_mov_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_mulhi_epi16.html">core_arch::x86::avx512bw::_mm512_mask_mulhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_mulhi_epu16.html">core_arch::x86::avx512bw::_mm512_mask_mulhi_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_mulhrs_epi16.html">core_arch::x86::avx512bw::_mm512_mask_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_mullo_epi16.html">core_arch::x86::avx512bw::_mm512_mask_mullo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_packs_epi16.html">core_arch::x86::avx512bw::_mm512_mask_packs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_packs_epi32.html">core_arch::x86::avx512bw::_mm512_mask_packs_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_packus_epi16.html">core_arch::x86::avx512bw::_mm512_mask_packus_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_packus_epi32.html">core_arch::x86::avx512bw::_mm512_mask_packus_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm512_mask_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm512_mask_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_set1_epi16.html">core_arch::x86::avx512bw::_mm512_mask_set1_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_set1_epi8.html">core_arch::x86::avx512bw::_mm512_mask_set1_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_shuffle_epi8.html">core_arch::x86::avx512bw::_mm512_mask_shuffle_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_shufflehi_epi16.html">core_arch::x86::avx512bw::_mm512_mask_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_shufflelo_epi16.html">core_arch::x86::avx512bw::_mm512_mask_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_sll_epi16.html">core_arch::x86::avx512bw::_mm512_mask_sll_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_slli_epi16.html">core_arch::x86::avx512bw::_mm512_mask_slli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_sllv_epi16.html">core_arch::x86::avx512bw::_mm512_mask_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_sra_epi16.html">core_arch::x86::avx512bw::_mm512_mask_sra_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_srai_epi16.html">core_arch::x86::avx512bw::_mm512_mask_srai_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_srav_epi16.html">core_arch::x86::avx512bw::_mm512_mask_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_srl_epi16.html">core_arch::x86::avx512bw::_mm512_mask_srl_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_srli_epi16.html">core_arch::x86::avx512bw::_mm512_mask_srli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_srlv_epi16.html">core_arch::x86::avx512bw::_mm512_mask_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_storeu_epi16.html">core_arch::x86::avx512bw::_mm512_mask_storeu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_storeu_epi8.html">core_arch::x86::avx512bw::_mm512_mask_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_sub_epi16.html">core_arch::x86::avx512bw::_mm512_mask_sub_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_sub_epi8.html">core_arch::x86::avx512bw::_mm512_mask_sub_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_subs_epi16.html">core_arch::x86::avx512bw::_mm512_mask_subs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_subs_epi8.html">core_arch::x86::avx512bw::_mm512_mask_subs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_subs_epu16.html">core_arch::x86::avx512bw::_mm512_mask_subs_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_subs_epu8.html">core_arch::x86::avx512bw::_mm512_mask_subs_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_test_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_test_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_test_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_test_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_testn_epi16_mask.html">core_arch::x86::avx512bw::_mm512_mask_testn_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_testn_epi8_mask.html">core_arch::x86::avx512bw::_mm512_mask_testn_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_unpackhi_epi16.html">core_arch::x86::avx512bw::_mm512_mask_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_unpackhi_epi8.html">core_arch::x86::avx512bw::_mm512_mask_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_unpacklo_epi16.html">core_arch::x86::avx512bw::_mm512_mask_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mask_unpacklo_epi8.html">core_arch::x86::avx512bw::_mm512_mask_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_abs_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_abs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_abs_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_abs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_add_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_add_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_add_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_add_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_adds_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_adds_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_adds_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_adds_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_adds_epu16.html">core_arch::x86::avx512bw::_mm512_maskz_adds_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_adds_epu8.html">core_arch::x86::avx512bw::_mm512_maskz_adds_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_alignr_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_alignr_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_avg_epu16.html">core_arch::x86::avx512bw::_mm512_maskz_avg_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_avg_epu8.html">core_arch::x86::avx512bw::_mm512_maskz_avg_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_broadcastb_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_broadcastw_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_cvtepi8_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_cvtepu8_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_dbsad_epu8.html">core_arch::x86::avx512bw::_mm512_maskz_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_loadu_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_loadu_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_madd_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_madd_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_maddubs_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_maddubs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_max_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_max_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_max_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_max_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_max_epu16.html">core_arch::x86::avx512bw::_mm512_maskz_max_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_max_epu8.html">core_arch::x86::avx512bw::_mm512_maskz_max_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_min_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_min_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_min_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_min_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_min_epu16.html">core_arch::x86::avx512bw::_mm512_maskz_min_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_min_epu8.html">core_arch::x86::avx512bw::_mm512_maskz_min_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_mov_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_mov_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_mov_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_mov_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_mulhi_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_mulhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_mulhi_epu16.html">core_arch::x86::avx512bw::_mm512_maskz_mulhi_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_mulhrs_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_mullo_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_mullo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_packs_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_packs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_packs_epi32.html">core_arch::x86::avx512bw::_mm512_maskz_packs_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_packus_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_packus_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_packus_epi32.html">core_arch::x86::avx512bw::_mm512_maskz_packus_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_set1_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_set1_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_set1_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_set1_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_shuffle_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_shuffle_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_shufflehi_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_shufflelo_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_sll_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_sll_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_slli_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_slli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_sllv_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_sra_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_sra_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_srai_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_srai_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_srav_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_srl_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_srl_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_srli_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_srli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_srlv_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_sub_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_sub_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_sub_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_sub_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_subs_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_subs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_subs_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_subs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_subs_epu16.html">core_arch::x86::avx512bw::_mm512_maskz_subs_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_subs_epu8.html">core_arch::x86::avx512bw::_mm512_maskz_subs_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_unpackhi_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_unpackhi_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_unpacklo_epi16.html">core_arch::x86::avx512bw::_mm512_maskz_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_maskz_unpacklo_epi8.html">core_arch::x86::avx512bw::_mm512_maskz_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_max_epi16.html">core_arch::x86::avx512bw::_mm512_max_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_max_epi8.html">core_arch::x86::avx512bw::_mm512_max_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_max_epu16.html">core_arch::x86::avx512bw::_mm512_max_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_max_epu8.html">core_arch::x86::avx512bw::_mm512_max_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_min_epi16.html">core_arch::x86::avx512bw::_mm512_min_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_min_epi8.html">core_arch::x86::avx512bw::_mm512_min_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_min_epu16.html">core_arch::x86::avx512bw::_mm512_min_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_min_epu8.html">core_arch::x86::avx512bw::_mm512_min_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_movepi16_mask.html">core_arch::x86::avx512bw::_mm512_movepi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_movepi8_mask.html">core_arch::x86::avx512bw::_mm512_movepi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_movm_epi16.html">core_arch::x86::avx512bw::_mm512_movm_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_movm_epi8.html">core_arch::x86::avx512bw::_mm512_movm_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mulhi_epi16.html">core_arch::x86::avx512bw::_mm512_mulhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mulhi_epu16.html">core_arch::x86::avx512bw::_mm512_mulhi_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mulhrs_epi16.html">core_arch::x86::avx512bw::_mm512_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_mullo_epi16.html">core_arch::x86::avx512bw::_mm512_mullo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_packs_epi16.html">core_arch::x86::avx512bw::_mm512_packs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_packs_epi32.html">core_arch::x86::avx512bw::_mm512_packs_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_packus_epi16.html">core_arch::x86::avx512bw::_mm512_packus_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_packus_epi32.html">core_arch::x86::avx512bw::_mm512_packus_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm512_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm512_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_sad_epu8.html">core_arch::x86::avx512bw::_mm512_sad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_shuffle_epi8.html">core_arch::x86::avx512bw::_mm512_shuffle_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_shufflehi_epi16.html">core_arch::x86::avx512bw::_mm512_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_shufflelo_epi16.html">core_arch::x86::avx512bw::_mm512_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_sll_epi16.html">core_arch::x86::avx512bw::_mm512_sll_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_slli_epi16.html">core_arch::x86::avx512bw::_mm512_slli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_sllv_epi16.html">core_arch::x86::avx512bw::_mm512_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_sra_epi16.html">core_arch::x86::avx512bw::_mm512_sra_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_srai_epi16.html">core_arch::x86::avx512bw::_mm512_srai_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_srav_epi16.html">core_arch::x86::avx512bw::_mm512_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_srl_epi16.html">core_arch::x86::avx512bw::_mm512_srl_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_srli_epi16.html">core_arch::x86::avx512bw::_mm512_srli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_srlv_epi16.html">core_arch::x86::avx512bw::_mm512_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_storeu_epi16.html">core_arch::x86::avx512bw::_mm512_storeu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_storeu_epi8.html">core_arch::x86::avx512bw::_mm512_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_sub_epi16.html">core_arch::x86::avx512bw::_mm512_sub_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_sub_epi8.html">core_arch::x86::avx512bw::_mm512_sub_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_subs_epi16.html">core_arch::x86::avx512bw::_mm512_subs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_subs_epi8.html">core_arch::x86::avx512bw::_mm512_subs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_subs_epu16.html">core_arch::x86::avx512bw::_mm512_subs_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_subs_epu8.html">core_arch::x86::avx512bw::_mm512_subs_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_test_epi16_mask.html">core_arch::x86::avx512bw::_mm512_test_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_test_epi8_mask.html">core_arch::x86::avx512bw::_mm512_test_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_testn_epi16_mask.html">core_arch::x86::avx512bw::_mm512_testn_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_testn_epi8_mask.html">core_arch::x86::avx512bw::_mm512_testn_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_unpackhi_epi16.html">core_arch::x86::avx512bw::_mm512_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_unpackhi_epi8.html">core_arch::x86::avx512bw::_mm512_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_unpacklo_epi16.html">core_arch::x86::avx512bw::_mm512_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm512_unpacklo_epi8.html">core_arch::x86::avx512bw::_mm512_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmp_epi16_mask.html">core_arch::x86::avx512bw::_mm_cmp_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmp_epi8_mask.html">core_arch::x86::avx512bw::_mm_cmp_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmp_epu16_mask.html">core_arch::x86::avx512bw::_mm_cmp_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmp_epu8_mask.html">core_arch::x86::avx512bw::_mm_cmp_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpeq_epi16_mask.html">core_arch::x86::avx512bw::_mm_cmpeq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpeq_epi8_mask.html">core_arch::x86::avx512bw::_mm_cmpeq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpeq_epu16_mask.html">core_arch::x86::avx512bw::_mm_cmpeq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpeq_epu8_mask.html">core_arch::x86::avx512bw::_mm_cmpeq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpge_epi16_mask.html">core_arch::x86::avx512bw::_mm_cmpge_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpge_epi8_mask.html">core_arch::x86::avx512bw::_mm_cmpge_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpge_epu16_mask.html">core_arch::x86::avx512bw::_mm_cmpge_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpge_epu8_mask.html">core_arch::x86::avx512bw::_mm_cmpge_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpgt_epi16_mask.html">core_arch::x86::avx512bw::_mm_cmpgt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpgt_epi8_mask.html">core_arch::x86::avx512bw::_mm_cmpgt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpgt_epu16_mask.html">core_arch::x86::avx512bw::_mm_cmpgt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpgt_epu8_mask.html">core_arch::x86::avx512bw::_mm_cmpgt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmple_epi16_mask.html">core_arch::x86::avx512bw::_mm_cmple_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmple_epi8_mask.html">core_arch::x86::avx512bw::_mm_cmple_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmple_epu16_mask.html">core_arch::x86::avx512bw::_mm_cmple_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmple_epu8_mask.html">core_arch::x86::avx512bw::_mm_cmple_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmplt_epi16_mask.html">core_arch::x86::avx512bw::_mm_cmplt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmplt_epi8_mask.html">core_arch::x86::avx512bw::_mm_cmplt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmplt_epu16_mask.html">core_arch::x86::avx512bw::_mm_cmplt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmplt_epu8_mask.html">core_arch::x86::avx512bw::_mm_cmplt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpneq_epi16_mask.html">core_arch::x86::avx512bw::_mm_cmpneq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpneq_epi8_mask.html">core_arch::x86::avx512bw::_mm_cmpneq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpneq_epu16_mask.html">core_arch::x86::avx512bw::_mm_cmpneq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cmpneq_epu8_mask.html">core_arch::x86::avx512bw::_mm_cmpneq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_dbsad_epu8.html">core_arch::x86::avx512bw::_mm_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_loadu_epi16.html">core_arch::x86::avx512bw::_mm_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_loadu_epi8.html">core_arch::x86::avx512bw::_mm_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask2_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm_mask2_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_abs_epi16.html">core_arch::x86::avx512bw::_mm_mask_abs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_abs_epi8.html">core_arch::x86::avx512bw::_mm_mask_abs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_add_epi16.html">core_arch::x86::avx512bw::_mm_mask_add_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_add_epi8.html">core_arch::x86::avx512bw::_mm_mask_add_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_adds_epi16.html">core_arch::x86::avx512bw::_mm_mask_adds_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_adds_epi8.html">core_arch::x86::avx512bw::_mm_mask_adds_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_adds_epu16.html">core_arch::x86::avx512bw::_mm_mask_adds_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_adds_epu8.html">core_arch::x86::avx512bw::_mm_mask_adds_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_alignr_epi8.html">core_arch::x86::avx512bw::_mm_mask_alignr_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_avg_epu16.html">core_arch::x86::avx512bw::_mm_mask_avg_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_avg_epu8.html">core_arch::x86::avx512bw::_mm_mask_avg_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_blend_epi16.html">core_arch::x86::avx512bw::_mm_mask_blend_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_blend_epi8.html">core_arch::x86::avx512bw::_mm_mask_blend_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_broadcastb_epi8.html">core_arch::x86::avx512bw::_mm_mask_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_broadcastw_epi16.html">core_arch::x86::avx512bw::_mm_mask_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmp_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmp_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmp_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmp_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmp_epu16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmp_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmp_epu8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmp_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpeq_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpeq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpeq_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpeq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpeq_epu16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpeq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpeq_epu8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpeq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpge_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpge_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpge_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpge_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpge_epu16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpge_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpge_epu8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpge_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpgt_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpgt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpgt_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpgt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpgt_epu16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpgt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpgt_epu8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpgt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmple_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmple_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmple_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmple_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmple_epu16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmple_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmple_epu8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmple_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmplt_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmplt_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmplt_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmplt_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmplt_epu16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmplt_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmplt_epu8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmplt_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpneq_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpneq_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpneq_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpneq_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpneq_epu16_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpneq_epu16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cmpneq_epu8_mask.html">core_arch::x86::avx512bw::_mm_mask_cmpneq_epu8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm_mask_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm_mask_cvtepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtepi8_epi16.html">core_arch::x86::avx512bw::_mm_mask_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtepu8_epi16.html">core_arch::x86::avx512bw::_mm_mask_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm_mask_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtsepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm_mask_cvtsepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm_mask_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_cvtusepi16_storeu_epi8.html">core_arch::x86::avx512bw::_mm_mask_cvtusepi16_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_dbsad_epu8.html">core_arch::x86::avx512bw::_mm_mask_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_loadu_epi16.html">core_arch::x86::avx512bw::_mm_mask_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_loadu_epi8.html">core_arch::x86::avx512bw::_mm_mask_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_madd_epi16.html">core_arch::x86::avx512bw::_mm_mask_madd_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_maddubs_epi16.html">core_arch::x86::avx512bw::_mm_mask_maddubs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_max_epi16.html">core_arch::x86::avx512bw::_mm_mask_max_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_max_epi8.html">core_arch::x86::avx512bw::_mm_mask_max_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_max_epu16.html">core_arch::x86::avx512bw::_mm_mask_max_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_max_epu8.html">core_arch::x86::avx512bw::_mm_mask_max_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_min_epi16.html">core_arch::x86::avx512bw::_mm_mask_min_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_min_epi8.html">core_arch::x86::avx512bw::_mm_mask_min_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_min_epu16.html">core_arch::x86::avx512bw::_mm_mask_min_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_min_epu8.html">core_arch::x86::avx512bw::_mm_mask_min_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_mov_epi16.html">core_arch::x86::avx512bw::_mm_mask_mov_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_mov_epi8.html">core_arch::x86::avx512bw::_mm_mask_mov_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_mulhi_epi16.html">core_arch::x86::avx512bw::_mm_mask_mulhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_mulhi_epu16.html">core_arch::x86::avx512bw::_mm_mask_mulhi_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_mulhrs_epi16.html">core_arch::x86::avx512bw::_mm_mask_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_mullo_epi16.html">core_arch::x86::avx512bw::_mm_mask_mullo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_packs_epi16.html">core_arch::x86::avx512bw::_mm_mask_packs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_packs_epi32.html">core_arch::x86::avx512bw::_mm_mask_packs_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_packus_epi16.html">core_arch::x86::avx512bw::_mm_mask_packus_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_packus_epi32.html">core_arch::x86::avx512bw::_mm_mask_packus_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm_mask_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm_mask_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_set1_epi16.html">core_arch::x86::avx512bw::_mm_mask_set1_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_set1_epi8.html">core_arch::x86::avx512bw::_mm_mask_set1_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_shuffle_epi8.html">core_arch::x86::avx512bw::_mm_mask_shuffle_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_shufflehi_epi16.html">core_arch::x86::avx512bw::_mm_mask_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_shufflelo_epi16.html">core_arch::x86::avx512bw::_mm_mask_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_sll_epi16.html">core_arch::x86::avx512bw::_mm_mask_sll_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_slli_epi16.html">core_arch::x86::avx512bw::_mm_mask_slli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_sllv_epi16.html">core_arch::x86::avx512bw::_mm_mask_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_sra_epi16.html">core_arch::x86::avx512bw::_mm_mask_sra_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_srai_epi16.html">core_arch::x86::avx512bw::_mm_mask_srai_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_srav_epi16.html">core_arch::x86::avx512bw::_mm_mask_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_srl_epi16.html">core_arch::x86::avx512bw::_mm_mask_srl_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_srli_epi16.html">core_arch::x86::avx512bw::_mm_mask_srli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_srlv_epi16.html">core_arch::x86::avx512bw::_mm_mask_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_storeu_epi16.html">core_arch::x86::avx512bw::_mm_mask_storeu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_storeu_epi8.html">core_arch::x86::avx512bw::_mm_mask_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_sub_epi16.html">core_arch::x86::avx512bw::_mm_mask_sub_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_sub_epi8.html">core_arch::x86::avx512bw::_mm_mask_sub_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_subs_epi16.html">core_arch::x86::avx512bw::_mm_mask_subs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_subs_epi8.html">core_arch::x86::avx512bw::_mm_mask_subs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_subs_epu16.html">core_arch::x86::avx512bw::_mm_mask_subs_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_subs_epu8.html">core_arch::x86::avx512bw::_mm_mask_subs_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_test_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_test_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_test_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_test_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_testn_epi16_mask.html">core_arch::x86::avx512bw::_mm_mask_testn_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_testn_epi8_mask.html">core_arch::x86::avx512bw::_mm_mask_testn_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_unpackhi_epi16.html">core_arch::x86::avx512bw::_mm_mask_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_unpackhi_epi8.html">core_arch::x86::avx512bw::_mm_mask_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_unpacklo_epi16.html">core_arch::x86::avx512bw::_mm_mask_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_mask_unpacklo_epi8.html">core_arch::x86::avx512bw::_mm_mask_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_abs_epi16.html">core_arch::x86::avx512bw::_mm_maskz_abs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_abs_epi8.html">core_arch::x86::avx512bw::_mm_maskz_abs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_add_epi16.html">core_arch::x86::avx512bw::_mm_maskz_add_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_add_epi8.html">core_arch::x86::avx512bw::_mm_maskz_add_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_adds_epi16.html">core_arch::x86::avx512bw::_mm_maskz_adds_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_adds_epi8.html">core_arch::x86::avx512bw::_mm_maskz_adds_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_adds_epu16.html">core_arch::x86::avx512bw::_mm_maskz_adds_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_adds_epu8.html">core_arch::x86::avx512bw::_mm_maskz_adds_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_alignr_epi8.html">core_arch::x86::avx512bw::_mm_maskz_alignr_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_avg_epu16.html">core_arch::x86::avx512bw::_mm_maskz_avg_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_avg_epu8.html">core_arch::x86::avx512bw::_mm_maskz_avg_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_broadcastb_epi8.html">core_arch::x86::avx512bw::_mm_maskz_broadcastb_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_broadcastw_epi16.html">core_arch::x86::avx512bw::_mm_maskz_broadcastw_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_cvtepi16_epi8.html">core_arch::x86::avx512bw::_mm_maskz_cvtepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_cvtepi8_epi16.html">core_arch::x86::avx512bw::_mm_maskz_cvtepi8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_cvtepu8_epi16.html">core_arch::x86::avx512bw::_mm_maskz_cvtepu8_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_cvtsepi16_epi8.html">core_arch::x86::avx512bw::_mm_maskz_cvtsepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_cvtusepi16_epi8.html">core_arch::x86::avx512bw::_mm_maskz_cvtusepi16_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_dbsad_epu8.html">core_arch::x86::avx512bw::_mm_maskz_dbsad_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_loadu_epi16.html">core_arch::x86::avx512bw::_mm_maskz_loadu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_loadu_epi8.html">core_arch::x86::avx512bw::_mm_maskz_loadu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_madd_epi16.html">core_arch::x86::avx512bw::_mm_maskz_madd_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_maddubs_epi16.html">core_arch::x86::avx512bw::_mm_maskz_maddubs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_max_epi16.html">core_arch::x86::avx512bw::_mm_maskz_max_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_max_epi8.html">core_arch::x86::avx512bw::_mm_maskz_max_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_max_epu16.html">core_arch::x86::avx512bw::_mm_maskz_max_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_max_epu8.html">core_arch::x86::avx512bw::_mm_maskz_max_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_min_epi16.html">core_arch::x86::avx512bw::_mm_maskz_min_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_min_epi8.html">core_arch::x86::avx512bw::_mm_maskz_min_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_min_epu16.html">core_arch::x86::avx512bw::_mm_maskz_min_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_min_epu8.html">core_arch::x86::avx512bw::_mm_maskz_min_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_mov_epi16.html">core_arch::x86::avx512bw::_mm_maskz_mov_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_mov_epi8.html">core_arch::x86::avx512bw::_mm_maskz_mov_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_mulhi_epi16.html">core_arch::x86::avx512bw::_mm_maskz_mulhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_mulhi_epu16.html">core_arch::x86::avx512bw::_mm_maskz_mulhi_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_mulhrs_epi16.html">core_arch::x86::avx512bw::_mm_maskz_mulhrs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_mullo_epi16.html">core_arch::x86::avx512bw::_mm_maskz_mullo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_packs_epi16.html">core_arch::x86::avx512bw::_mm_maskz_packs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_packs_epi32.html">core_arch::x86::avx512bw::_mm_maskz_packs_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_packus_epi16.html">core_arch::x86::avx512bw::_mm_maskz_packus_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_packus_epi32.html">core_arch::x86::avx512bw::_mm_maskz_packus_epi32</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm_maskz_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm_maskz_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_set1_epi16.html">core_arch::x86::avx512bw::_mm_maskz_set1_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_set1_epi8.html">core_arch::x86::avx512bw::_mm_maskz_set1_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_shuffle_epi8.html">core_arch::x86::avx512bw::_mm_maskz_shuffle_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_shufflehi_epi16.html">core_arch::x86::avx512bw::_mm_maskz_shufflehi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_shufflelo_epi16.html">core_arch::x86::avx512bw::_mm_maskz_shufflelo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_sll_epi16.html">core_arch::x86::avx512bw::_mm_maskz_sll_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_slli_epi16.html">core_arch::x86::avx512bw::_mm_maskz_slli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_sllv_epi16.html">core_arch::x86::avx512bw::_mm_maskz_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_sra_epi16.html">core_arch::x86::avx512bw::_mm_maskz_sra_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_srai_epi16.html">core_arch::x86::avx512bw::_mm_maskz_srai_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_srav_epi16.html">core_arch::x86::avx512bw::_mm_maskz_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_srl_epi16.html">core_arch::x86::avx512bw::_mm_maskz_srl_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_srli_epi16.html">core_arch::x86::avx512bw::_mm_maskz_srli_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_srlv_epi16.html">core_arch::x86::avx512bw::_mm_maskz_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_sub_epi16.html">core_arch::x86::avx512bw::_mm_maskz_sub_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_sub_epi8.html">core_arch::x86::avx512bw::_mm_maskz_sub_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_subs_epi16.html">core_arch::x86::avx512bw::_mm_maskz_subs_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_subs_epi8.html">core_arch::x86::avx512bw::_mm_maskz_subs_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_subs_epu16.html">core_arch::x86::avx512bw::_mm_maskz_subs_epu16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_subs_epu8.html">core_arch::x86::avx512bw::_mm_maskz_subs_epu8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_unpackhi_epi16.html">core_arch::x86::avx512bw::_mm_maskz_unpackhi_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_unpackhi_epi8.html">core_arch::x86::avx512bw::_mm_maskz_unpackhi_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_unpacklo_epi16.html">core_arch::x86::avx512bw::_mm_maskz_unpacklo_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_maskz_unpacklo_epi8.html">core_arch::x86::avx512bw::_mm_maskz_unpacklo_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_movepi16_mask.html">core_arch::x86::avx512bw::_mm_movepi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_movepi8_mask.html">core_arch::x86::avx512bw::_mm_movepi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_movm_epi16.html">core_arch::x86::avx512bw::_mm_movm_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_movm_epi8.html">core_arch::x86::avx512bw::_mm_movm_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_permutex2var_epi16.html">core_arch::x86::avx512bw::_mm_permutex2var_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_permutexvar_epi16.html">core_arch::x86::avx512bw::_mm_permutexvar_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_sllv_epi16.html">core_arch::x86::avx512bw::_mm_sllv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_srav_epi16.html">core_arch::x86::avx512bw::_mm_srav_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_srlv_epi16.html">core_arch::x86::avx512bw::_mm_srlv_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_storeu_epi16.html">core_arch::x86::avx512bw::_mm_storeu_epi16</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_storeu_epi8.html">core_arch::x86::avx512bw::_mm_storeu_epi8</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_test_epi16_mask.html">core_arch::x86::avx512bw::_mm_test_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_test_epi8_mask.html">core_arch::x86::avx512bw::_mm_test_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_testn_epi16_mask.html">core_arch::x86::avx512bw::_mm_testn_epi16_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._mm_testn_epi8_mask.html">core_arch::x86::avx512bw::_mm_testn_epi8_mask</a></li><li><a href="core_arch/x86/avx512bw/fn._store_mask32.html">core_arch::x86::avx512bw::_store_mask32</a></li><li><a href="core_arch/x86/avx512bw/fn._store_mask64.html">core_arch::x86::avx512bw::_store_mask64</a></li><li><a href="core_arch/x86/avx512bw/fn.pslliw128.html">core_arch::x86::avx512bw::pslliw128</a></li><li><a href="core_arch/x86/avx512bw/fn.pslliw256.html">core_arch::x86::avx512bw::pslliw256</a></li><li><a href="core_arch/x86/avx512bw/fn.psraiw128.html">core_arch::x86::avx512bw::psraiw128</a></li><li><a href="core_arch/x86/avx512bw/fn.psraiw256.html">core_arch::x86::avx512bw::psraiw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vdbpsadbw.html">core_arch::x86::avx512bw::vdbpsadbw</a></li><li><a href="core_arch/x86/avx512bw/fn.vdbpsadbw128.html">core_arch::x86::avx512bw::vdbpsadbw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vdbpsadbw256.html">core_arch::x86::avx512bw::vdbpsadbw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpackssdw.html">core_arch::x86::avx512bw::vpackssdw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpacksswb.html">core_arch::x86::avx512bw::vpacksswb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpackusdw.html">core_arch::x86::avx512bw::vpackusdw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpackuswb.html">core_arch::x86::avx512bw::vpackuswb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddsb.html">core_arch::x86::avx512bw::vpaddsb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddsb128.html">core_arch::x86::avx512bw::vpaddsb128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddsb256.html">core_arch::x86::avx512bw::vpaddsb256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddsw.html">core_arch::x86::avx512bw::vpaddsw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddsw128.html">core_arch::x86::avx512bw::vpaddsw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddsw256.html">core_arch::x86::avx512bw::vpaddsw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddusb.html">core_arch::x86::avx512bw::vpaddusb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddusb128.html">core_arch::x86::avx512bw::vpaddusb128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddusb256.html">core_arch::x86::avx512bw::vpaddusb256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddusw.html">core_arch::x86::avx512bw::vpaddusw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddusw128.html">core_arch::x86::avx512bw::vpaddusw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpaddusw256.html">core_arch::x86::avx512bw::vpaddusw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpavgb.html">core_arch::x86::avx512bw::vpavgb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpavgw.html">core_arch::x86::avx512bw::vpavgw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpb.html">core_arch::x86::avx512bw::vpcmpb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpb128.html">core_arch::x86::avx512bw::vpcmpb128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpb256.html">core_arch::x86::avx512bw::vpcmpb256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpub.html">core_arch::x86::avx512bw::vpcmpub</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpub128.html">core_arch::x86::avx512bw::vpcmpub128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpub256.html">core_arch::x86::avx512bw::vpcmpub256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpuw.html">core_arch::x86::avx512bw::vpcmpuw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpuw128.html">core_arch::x86::avx512bw::vpcmpuw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpuw256.html">core_arch::x86::avx512bw::vpcmpuw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpw.html">core_arch::x86::avx512bw::vpcmpw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpw128.html">core_arch::x86::avx512bw::vpcmpw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpcmpw256.html">core_arch::x86::avx512bw::vpcmpw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpermi2w.html">core_arch::x86::avx512bw::vpermi2w</a></li><li><a href="core_arch/x86/avx512bw/fn.vpermi2w128.html">core_arch::x86::avx512bw::vpermi2w128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpermi2w256.html">core_arch::x86::avx512bw::vpermi2w256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpermw.html">core_arch::x86::avx512bw::vpermw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpermw128.html">core_arch::x86::avx512bw::vpermw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpermw256.html">core_arch::x86::avx512bw::vpermw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmaddubsw.html">core_arch::x86::avx512bw::vpmaddubsw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmaddwd.html">core_arch::x86::avx512bw::vpmaddwd</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmaxsb.html">core_arch::x86::avx512bw::vpmaxsb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmaxsw.html">core_arch::x86::avx512bw::vpmaxsw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmaxub.html">core_arch::x86::avx512bw::vpmaxub</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmaxuw.html">core_arch::x86::avx512bw::vpmaxuw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpminsb.html">core_arch::x86::avx512bw::vpminsb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpminsw.html">core_arch::x86::avx512bw::vpminsw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpminub.html">core_arch::x86::avx512bw::vpminub</a></li><li><a href="core_arch/x86/avx512bw/fn.vpminuw.html">core_arch::x86::avx512bw::vpminuw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovswb.html">core_arch::x86::avx512bw::vpmovswb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovswb128.html">core_arch::x86::avx512bw::vpmovswb128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovswb256.html">core_arch::x86::avx512bw::vpmovswb256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovswbmem.html">core_arch::x86::avx512bw::vpmovswbmem</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovswbmem128.html">core_arch::x86::avx512bw::vpmovswbmem128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovswbmem256.html">core_arch::x86::avx512bw::vpmovswbmem256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovuswb.html">core_arch::x86::avx512bw::vpmovuswb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovuswb128.html">core_arch::x86::avx512bw::vpmovuswb128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovuswb256.html">core_arch::x86::avx512bw::vpmovuswb256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovuswbmem.html">core_arch::x86::avx512bw::vpmovuswbmem</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovuswbmem128.html">core_arch::x86::avx512bw::vpmovuswbmem128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovuswbmem256.html">core_arch::x86::avx512bw::vpmovuswbmem256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovwbmem.html">core_arch::x86::avx512bw::vpmovwbmem</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovwbmem128.html">core_arch::x86::avx512bw::vpmovwbmem128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmovwbmem256.html">core_arch::x86::avx512bw::vpmovwbmem256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmulhrsw.html">core_arch::x86::avx512bw::vpmulhrsw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmulhuw.html">core_arch::x86::avx512bw::vpmulhuw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpmulhw.html">core_arch::x86::avx512bw::vpmulhw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsadbw.html">core_arch::x86::avx512bw::vpsadbw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpshufb.html">core_arch::x86::avx512bw::vpshufb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpslliw.html">core_arch::x86::avx512bw::vpslliw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsllvw.html">core_arch::x86::avx512bw::vpsllvw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsllvw128.html">core_arch::x86::avx512bw::vpsllvw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsllvw256.html">core_arch::x86::avx512bw::vpsllvw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsllw.html">core_arch::x86::avx512bw::vpsllw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsraiw.html">core_arch::x86::avx512bw::vpsraiw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsravw.html">core_arch::x86::avx512bw::vpsravw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsravw128.html">core_arch::x86::avx512bw::vpsravw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsravw256.html">core_arch::x86::avx512bw::vpsravw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsraw.html">core_arch::x86::avx512bw::vpsraw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsrliw.html">core_arch::x86::avx512bw::vpsrliw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsrlvw.html">core_arch::x86::avx512bw::vpsrlvw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsrlvw128.html">core_arch::x86::avx512bw::vpsrlvw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsrlvw256.html">core_arch::x86::avx512bw::vpsrlvw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsrlw.html">core_arch::x86::avx512bw::vpsrlw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubsb.html">core_arch::x86::avx512bw::vpsubsb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubsb128.html">core_arch::x86::avx512bw::vpsubsb128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubsb256.html">core_arch::x86::avx512bw::vpsubsb256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubsw.html">core_arch::x86::avx512bw::vpsubsw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubsw128.html">core_arch::x86::avx512bw::vpsubsw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubsw256.html">core_arch::x86::avx512bw::vpsubsw256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubusb.html">core_arch::x86::avx512bw::vpsubusb</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubusb128.html">core_arch::x86::avx512bw::vpsubusb128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubusb256.html">core_arch::x86::avx512bw::vpsubusb256</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubusw.html">core_arch::x86::avx512bw::vpsubusw</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubusw128.html">core_arch::x86::avx512bw::vpsubusw128</a></li><li><a href="core_arch/x86/avx512bw/fn.vpsubusw256.html">core_arch::x86::avx512bw::vpsubusw256</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_broadcastmb_epi64.html">core_arch::x86::avx512cd::_mm256_broadcastmb_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_broadcastmw_epi32.html">core_arch::x86::avx512cd::_mm256_broadcastmw_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_conflict_epi32.html">core_arch::x86::avx512cd::_mm256_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_conflict_epi64.html">core_arch::x86::avx512cd::_mm256_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm256_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm256_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_mask_conflict_epi32.html">core_arch::x86::avx512cd::_mm256_mask_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_mask_conflict_epi64.html">core_arch::x86::avx512cd::_mm256_mask_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_mask_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm256_mask_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_mask_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm256_mask_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_maskz_conflict_epi32.html">core_arch::x86::avx512cd::_mm256_maskz_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_maskz_conflict_epi64.html">core_arch::x86::avx512cd::_mm256_maskz_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_maskz_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm256_maskz_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm256_maskz_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm256_maskz_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_broadcastmb_epi64.html">core_arch::x86::avx512cd::_mm512_broadcastmb_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_broadcastmw_epi32.html">core_arch::x86::avx512cd::_mm512_broadcastmw_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_conflict_epi32.html">core_arch::x86::avx512cd::_mm512_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_conflict_epi64.html">core_arch::x86::avx512cd::_mm512_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm512_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm512_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_mask_conflict_epi32.html">core_arch::x86::avx512cd::_mm512_mask_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_mask_conflict_epi64.html">core_arch::x86::avx512cd::_mm512_mask_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_mask_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm512_mask_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_mask_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm512_mask_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_maskz_conflict_epi32.html">core_arch::x86::avx512cd::_mm512_maskz_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_maskz_conflict_epi64.html">core_arch::x86::avx512cd::_mm512_maskz_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_maskz_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm512_maskz_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm512_maskz_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm512_maskz_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_broadcastmb_epi64.html">core_arch::x86::avx512cd::_mm_broadcastmb_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_broadcastmw_epi32.html">core_arch::x86::avx512cd::_mm_broadcastmw_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_conflict_epi32.html">core_arch::x86::avx512cd::_mm_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_conflict_epi64.html">core_arch::x86::avx512cd::_mm_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_mask_conflict_epi32.html">core_arch::x86::avx512cd::_mm_mask_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_mask_conflict_epi64.html">core_arch::x86::avx512cd::_mm_mask_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_mask_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm_mask_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_mask_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm_mask_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_maskz_conflict_epi32.html">core_arch::x86::avx512cd::_mm_maskz_conflict_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_maskz_conflict_epi64.html">core_arch::x86::avx512cd::_mm_maskz_conflict_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_maskz_lzcnt_epi32.html">core_arch::x86::avx512cd::_mm_maskz_lzcnt_epi32</a></li><li><a href="core_arch/x86/avx512cd/fn._mm_maskz_lzcnt_epi64.html">core_arch::x86::avx512cd::_mm_maskz_lzcnt_epi64</a></li><li><a href="core_arch/x86/avx512cd/fn.vpconflictd.html">core_arch::x86::avx512cd::vpconflictd</a></li><li><a href="core_arch/x86/avx512cd/fn.vpconflictd128.html">core_arch::x86::avx512cd::vpconflictd128</a></li><li><a href="core_arch/x86/avx512cd/fn.vpconflictd256.html">core_arch::x86::avx512cd::vpconflictd256</a></li><li><a href="core_arch/x86/avx512cd/fn.vpconflictq.html">core_arch::x86::avx512cd::vpconflictq</a></li><li><a href="core_arch/x86/avx512cd/fn.vpconflictq128.html">core_arch::x86::avx512cd::vpconflictq128</a></li><li><a href="core_arch/x86/avx512cd/fn.vpconflictq256.html">core_arch::x86::avx512cd::vpconflictq256</a></li><li><a href="core_arch/x86/avx512cd/fn.vplzcntd.html">core_arch::x86::avx512cd::vplzcntd</a></li><li><a href="core_arch/x86/avx512cd/fn.vplzcntd128.html">core_arch::x86::avx512cd::vplzcntd128</a></li><li><a href="core_arch/x86/avx512cd/fn.vplzcntd256.html">core_arch::x86::avx512cd::vplzcntd256</a></li><li><a href="core_arch/x86/avx512cd/fn.vplzcntq.html">core_arch::x86::avx512cd::vplzcntq</a></li><li><a href="core_arch/x86/avx512cd/fn.vplzcntq128.html">core_arch::x86::avx512cd::vplzcntq128</a></li><li><a href="core_arch/x86/avx512cd/fn.vplzcntq256.html">core_arch::x86::avx512cd::vplzcntq256</a></li><li><a href="core_arch/x86/avx512f/fn._kand_mask16.html">core_arch::x86::avx512f::_kand_mask16</a></li><li><a href="core_arch/x86/avx512f/fn._kandn_mask16.html">core_arch::x86::avx512f::_kandn_mask16</a></li><li><a href="core_arch/x86/avx512f/fn._knot_mask16.html">core_arch::x86::avx512f::_knot_mask16</a></li><li><a href="core_arch/x86/avx512f/fn._kor_mask16.html">core_arch::x86::avx512f::_kor_mask16</a></li><li><a href="core_arch/x86/avx512f/fn._kxnor_mask16.html">core_arch::x86::avx512f::_kxnor_mask16</a></li><li><a href="core_arch/x86/avx512f/fn._kxor_mask16.html">core_arch::x86::avx512f::_kxor_mask16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_abs_epi64.html">core_arch::x86::avx512f::_mm256_abs_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_alignr_epi32.html">core_arch::x86::avx512f::_mm256_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_alignr_epi64.html">core_arch::x86::avx512f::_mm256_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_broadcast_f32x4.html">core_arch::x86::avx512f::_mm256_broadcast_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_broadcast_i32x4.html">core_arch::x86::avx512f::_mm256_broadcast_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmp_epi32_mask.html">core_arch::x86::avx512f::_mm256_cmp_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmp_epi64_mask.html">core_arch::x86::avx512f::_mm256_cmp_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmp_epu32_mask.html">core_arch::x86::avx512f::_mm256_cmp_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmp_epu64_mask.html">core_arch::x86::avx512f::_mm256_cmp_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmp_pd_mask.html">core_arch::x86::avx512f::_mm256_cmp_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmp_ps_mask.html">core_arch::x86::avx512f::_mm256_cmp_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpeq_epi32_mask.html">core_arch::x86::avx512f::_mm256_cmpeq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpeq_epi64_mask.html">core_arch::x86::avx512f::_mm256_cmpeq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpeq_epu32_mask.html">core_arch::x86::avx512f::_mm256_cmpeq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpeq_epu64_mask.html">core_arch::x86::avx512f::_mm256_cmpeq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpge_epi32_mask.html">core_arch::x86::avx512f::_mm256_cmpge_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpge_epi64_mask.html">core_arch::x86::avx512f::_mm256_cmpge_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpge_epu32_mask.html">core_arch::x86::avx512f::_mm256_cmpge_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpge_epu64_mask.html">core_arch::x86::avx512f::_mm256_cmpge_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpgt_epi32_mask.html">core_arch::x86::avx512f::_mm256_cmpgt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpgt_epi64_mask.html">core_arch::x86::avx512f::_mm256_cmpgt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpgt_epu32_mask.html">core_arch::x86::avx512f::_mm256_cmpgt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpgt_epu64_mask.html">core_arch::x86::avx512f::_mm256_cmpgt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmple_epi32_mask.html">core_arch::x86::avx512f::_mm256_cmple_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmple_epi64_mask.html">core_arch::x86::avx512f::_mm256_cmple_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmple_epu32_mask.html">core_arch::x86::avx512f::_mm256_cmple_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmple_epu64_mask.html">core_arch::x86::avx512f::_mm256_cmple_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmplt_epi32_mask.html">core_arch::x86::avx512f::_mm256_cmplt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmplt_epi64_mask.html">core_arch::x86::avx512f::_mm256_cmplt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmplt_epu32_mask.html">core_arch::x86::avx512f::_mm256_cmplt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmplt_epu64_mask.html">core_arch::x86::avx512f::_mm256_cmplt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpneq_epi32_mask.html">core_arch::x86::avx512f::_mm256_cmpneq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpneq_epi64_mask.html">core_arch::x86::avx512f::_mm256_cmpneq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpneq_epu32_mask.html">core_arch::x86::avx512f::_mm256_cmpneq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cmpneq_epu64_mask.html">core_arch::x86::avx512f::_mm256_cmpneq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm256_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm256_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm256_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm256_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm256_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtepu32_pd.html">core_arch::x86::avx512f::_mm256_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtpd_epu32.html">core_arch::x86::avx512f::_mm256_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtps_epu32.html">core_arch::x86::avx512f::_mm256_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm256_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm256_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm256_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm256_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm256_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvttpd_epu32.html">core_arch::x86::avx512f::_mm256_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvttps_epu32.html">core_arch::x86::avx512f::_mm256_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm256_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm256_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm256_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm256_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm256_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_extractf32x4_ps.html">core_arch::x86::avx512f::_mm256_extractf32x4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_extracti32x4_epi32.html">core_arch::x86::avx512f::_mm256_extracti32x4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_fixupimm_pd.html">core_arch::x86::avx512f::_mm256_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_fixupimm_ps.html">core_arch::x86::avx512f::_mm256_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_getexp_pd.html">core_arch::x86::avx512f::_mm256_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_getexp_ps.html">core_arch::x86::avx512f::_mm256_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_getmant_pd.html">core_arch::x86::avx512f::_mm256_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_getmant_ps.html">core_arch::x86::avx512f::_mm256_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_i32scatter_epi64.html">core_arch::x86::avx512f::_mm256_i32scatter_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_insertf32x4.html">core_arch::x86::avx512f::_mm256_insertf32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_inserti32x4.html">core_arch::x86::avx512f::_mm256_inserti32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_load_epi32.html">core_arch::x86::avx512f::_mm256_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_load_epi64.html">core_arch::x86::avx512f::_mm256_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_loadu_epi32.html">core_arch::x86::avx512f::_mm256_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_loadu_epi64.html">core_arch::x86::avx512f::_mm256_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask2_permutex2var_epi32.html">core_arch::x86::avx512f::_mm256_mask2_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask2_permutex2var_epi64.html">core_arch::x86::avx512f::_mm256_mask2_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask2_permutex2var_pd.html">core_arch::x86::avx512f::_mm256_mask2_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask2_permutex2var_ps.html">core_arch::x86::avx512f::_mm256_mask2_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmadd_pd.html">core_arch::x86::avx512f::_mm256_mask3_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmadd_ps.html">core_arch::x86::avx512f::_mm256_mask3_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmaddsub_pd.html">core_arch::x86::avx512f::_mm256_mask3_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmaddsub_ps.html">core_arch::x86::avx512f::_mm256_mask3_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmsub_pd.html">core_arch::x86::avx512f::_mm256_mask3_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmsub_ps.html">core_arch::x86::avx512f::_mm256_mask3_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmsubadd_pd.html">core_arch::x86::avx512f::_mm256_mask3_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fmsubadd_ps.html">core_arch::x86::avx512f::_mm256_mask3_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fnmadd_pd.html">core_arch::x86::avx512f::_mm256_mask3_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fnmadd_ps.html">core_arch::x86::avx512f::_mm256_mask3_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fnmsub_pd.html">core_arch::x86::avx512f::_mm256_mask3_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask3_fnmsub_ps.html">core_arch::x86::avx512f::_mm256_mask3_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_abs_epi32.html">core_arch::x86::avx512f::_mm256_mask_abs_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_abs_epi64.html">core_arch::x86::avx512f::_mm256_mask_abs_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_add_epi32.html">core_arch::x86::avx512f::_mm256_mask_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_add_epi64.html">core_arch::x86::avx512f::_mm256_mask_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_add_pd.html">core_arch::x86::avx512f::_mm256_mask_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_add_ps.html">core_arch::x86::avx512f::_mm256_mask_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_alignr_epi32.html">core_arch::x86::avx512f::_mm256_mask_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_alignr_epi64.html">core_arch::x86::avx512f::_mm256_mask_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_and_epi32.html">core_arch::x86::avx512f::_mm256_mask_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_and_epi64.html">core_arch::x86::avx512f::_mm256_mask_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_andnot_epi32.html">core_arch::x86::avx512f::_mm256_mask_andnot_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_andnot_epi64.html">core_arch::x86::avx512f::_mm256_mask_andnot_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_blend_epi32.html">core_arch::x86::avx512f::_mm256_mask_blend_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_blend_epi64.html">core_arch::x86::avx512f::_mm256_mask_blend_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_blend_pd.html">core_arch::x86::avx512f::_mm256_mask_blend_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_blend_ps.html">core_arch::x86::avx512f::_mm256_mask_blend_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_broadcast_f32x4.html">core_arch::x86::avx512f::_mm256_mask_broadcast_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_broadcast_i32x4.html">core_arch::x86::avx512f::_mm256_mask_broadcast_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_broadcastd_epi32.html">core_arch::x86::avx512f::_mm256_mask_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_broadcastq_epi64.html">core_arch::x86::avx512f::_mm256_mask_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_broadcastsd_pd.html">core_arch::x86::avx512f::_mm256_mask_broadcastsd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_broadcastss_ps.html">core_arch::x86::avx512f::_mm256_mask_broadcastss_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmp_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmp_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmp_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmp_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmp_epu32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmp_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmp_epu64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmp_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmp_pd_mask.html">core_arch::x86::avx512f::_mm256_mask_cmp_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmp_ps_mask.html">core_arch::x86::avx512f::_mm256_mask_cmp_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpeq_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpeq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpeq_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpeq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpeq_epu32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpeq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpeq_epu64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpeq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpge_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpge_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpge_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpge_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpge_epu32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpge_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpge_epu64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpge_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpgt_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpgt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpgt_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpgt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpgt_epu32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpgt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpgt_epu64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpgt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmple_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmple_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmple_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmple_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmple_epu32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmple_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmple_epu64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmple_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmplt_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmplt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmplt_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmplt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmplt_epu32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmplt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmplt_epu64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmplt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpneq_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpneq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpneq_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpneq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpneq_epu32_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpneq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cmpneq_epu64_mask.html">core_arch::x86::avx512f::_mm256_mask_cmpneq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compress_epi32.html">core_arch::x86::avx512f::_mm256_mask_compress_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compress_epi64.html">core_arch::x86::avx512f::_mm256_mask_compress_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compress_pd.html">core_arch::x86::avx512f::_mm256_mask_compress_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compress_ps.html">core_arch::x86::avx512f::_mm256_mask_compress_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compressstoreu_epi32.html">core_arch::x86::avx512f::_mm256_mask_compressstoreu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compressstoreu_epi64.html">core_arch::x86::avx512f::_mm256_mask_compressstoreu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compressstoreu_pd.html">core_arch::x86::avx512f::_mm256_mask_compressstoreu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_compressstoreu_ps.html">core_arch::x86::avx512f::_mm256_mask_compressstoreu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvt_roundps_ph.html">core_arch::x86::avx512f::_mm256_mask_cvt_roundps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi16_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi16_epi64.html">core_arch::x86::avx512f::_mm256_mask_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi32_epi64.html">core_arch::x86::avx512f::_mm256_mask_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi32_pd.html">core_arch::x86::avx512f::_mm256_mask_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi32_ps.html">core_arch::x86::avx512f::_mm256_mask_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi8_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepi8_epi64.html">core_arch::x86::avx512f::_mm256_mask_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepu16_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepu16_epi64.html">core_arch::x86::avx512f::_mm256_mask_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepu32_epi64.html">core_arch::x86::avx512f::_mm256_mask_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepu32_pd.html">core_arch::x86::avx512f::_mm256_mask_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepu8_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtepu8_epi64.html">core_arch::x86::avx512f::_mm256_mask_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtpd_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtpd_epu32.html">core_arch::x86::avx512f::_mm256_mask_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtpd_ps.html">core_arch::x86::avx512f::_mm256_mask_cvtpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtph_ps.html">core_arch::x86::avx512f::_mm256_mask_cvtph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtps_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtps_epu32.html">core_arch::x86::avx512f::_mm256_mask_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtps_ph.html">core_arch::x86::avx512f::_mm256_mask_cvtps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtsepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtsepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvttpd_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvttpd_epu32.html">core_arch::x86::avx512f::_mm256_mask_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvttps_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvttps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvttps_epu32.html">core_arch::x86::avx512f::_mm256_mask_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_cvtusepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm256_mask_cvtusepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_div_pd.html">core_arch::x86::avx512f::_mm256_mask_div_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_div_ps.html">core_arch::x86::avx512f::_mm256_mask_div_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expand_epi32.html">core_arch::x86::avx512f::_mm256_mask_expand_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expand_epi64.html">core_arch::x86::avx512f::_mm256_mask_expand_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expand_pd.html">core_arch::x86::avx512f::_mm256_mask_expand_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expand_ps.html">core_arch::x86::avx512f::_mm256_mask_expand_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expandloadu_epi32.html">core_arch::x86::avx512f::_mm256_mask_expandloadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expandloadu_epi64.html">core_arch::x86::avx512f::_mm256_mask_expandloadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expandloadu_pd.html">core_arch::x86::avx512f::_mm256_mask_expandloadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_expandloadu_ps.html">core_arch::x86::avx512f::_mm256_mask_expandloadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_extractf32x4_ps.html">core_arch::x86::avx512f::_mm256_mask_extractf32x4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_extracti32x4_epi32.html">core_arch::x86::avx512f::_mm256_mask_extracti32x4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fixupimm_pd.html">core_arch::x86::avx512f::_mm256_mask_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fixupimm_ps.html">core_arch::x86::avx512f::_mm256_mask_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmadd_pd.html">core_arch::x86::avx512f::_mm256_mask_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmadd_ps.html">core_arch::x86::avx512f::_mm256_mask_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmaddsub_pd.html">core_arch::x86::avx512f::_mm256_mask_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmaddsub_ps.html">core_arch::x86::avx512f::_mm256_mask_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmsub_pd.html">core_arch::x86::avx512f::_mm256_mask_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmsub_ps.html">core_arch::x86::avx512f::_mm256_mask_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmsubadd_pd.html">core_arch::x86::avx512f::_mm256_mask_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fmsubadd_ps.html">core_arch::x86::avx512f::_mm256_mask_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fnmadd_pd.html">core_arch::x86::avx512f::_mm256_mask_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fnmadd_ps.html">core_arch::x86::avx512f::_mm256_mask_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fnmsub_pd.html">core_arch::x86::avx512f::_mm256_mask_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_fnmsub_ps.html">core_arch::x86::avx512f::_mm256_mask_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_getexp_pd.html">core_arch::x86::avx512f::_mm256_mask_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_getexp_ps.html">core_arch::x86::avx512f::_mm256_mask_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_getmant_pd.html">core_arch::x86::avx512f::_mm256_mask_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_getmant_ps.html">core_arch::x86::avx512f::_mm256_mask_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_insertf32x4.html">core_arch::x86::avx512f::_mm256_mask_insertf32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_inserti32x4.html">core_arch::x86::avx512f::_mm256_mask_inserti32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_load_epi32.html">core_arch::x86::avx512f::_mm256_mask_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_load_epi64.html">core_arch::x86::avx512f::_mm256_mask_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_load_pd.html">core_arch::x86::avx512f::_mm256_mask_load_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_load_ps.html">core_arch::x86::avx512f::_mm256_mask_load_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_loadu_epi32.html">core_arch::x86::avx512f::_mm256_mask_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_loadu_epi64.html">core_arch::x86::avx512f::_mm256_mask_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_loadu_pd.html">core_arch::x86::avx512f::_mm256_mask_loadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_loadu_ps.html">core_arch::x86::avx512f::_mm256_mask_loadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_max_epi32.html">core_arch::x86::avx512f::_mm256_mask_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_max_epi64.html">core_arch::x86::avx512f::_mm256_mask_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_max_epu32.html">core_arch::x86::avx512f::_mm256_mask_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_max_epu64.html">core_arch::x86::avx512f::_mm256_mask_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_max_pd.html">core_arch::x86::avx512f::_mm256_mask_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_max_ps.html">core_arch::x86::avx512f::_mm256_mask_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_min_epi32.html">core_arch::x86::avx512f::_mm256_mask_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_min_epi64.html">core_arch::x86::avx512f::_mm256_mask_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_min_epu32.html">core_arch::x86::avx512f::_mm256_mask_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_min_epu64.html">core_arch::x86::avx512f::_mm256_mask_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_min_pd.html">core_arch::x86::avx512f::_mm256_mask_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_min_ps.html">core_arch::x86::avx512f::_mm256_mask_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mov_epi32.html">core_arch::x86::avx512f::_mm256_mask_mov_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mov_epi64.html">core_arch::x86::avx512f::_mm256_mask_mov_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mov_pd.html">core_arch::x86::avx512f::_mm256_mask_mov_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mov_ps.html">core_arch::x86::avx512f::_mm256_mask_mov_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_movedup_pd.html">core_arch::x86::avx512f::_mm256_mask_movedup_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_movehdup_ps.html">core_arch::x86::avx512f::_mm256_mask_movehdup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_moveldup_ps.html">core_arch::x86::avx512f::_mm256_mask_moveldup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mul_epi32.html">core_arch::x86::avx512f::_mm256_mask_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mul_epu32.html">core_arch::x86::avx512f::_mm256_mask_mul_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mul_pd.html">core_arch::x86::avx512f::_mm256_mask_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mul_ps.html">core_arch::x86::avx512f::_mm256_mask_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_mullo_epi32.html">core_arch::x86::avx512f::_mm256_mask_mullo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_or_epi32.html">core_arch::x86::avx512f::_mm256_mask_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_or_epi64.html">core_arch::x86::avx512f::_mm256_mask_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permute_pd.html">core_arch::x86::avx512f::_mm256_mask_permute_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permute_ps.html">core_arch::x86::avx512f::_mm256_mask_permute_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutevar_pd.html">core_arch::x86::avx512f::_mm256_mask_permutevar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutevar_ps.html">core_arch::x86::avx512f::_mm256_mask_permutevar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutex2var_epi32.html">core_arch::x86::avx512f::_mm256_mask_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutex2var_epi64.html">core_arch::x86::avx512f::_mm256_mask_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutex2var_pd.html">core_arch::x86::avx512f::_mm256_mask_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutex2var_ps.html">core_arch::x86::avx512f::_mm256_mask_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutex_epi64.html">core_arch::x86::avx512f::_mm256_mask_permutex_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutex_pd.html">core_arch::x86::avx512f::_mm256_mask_permutex_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutexvar_epi32.html">core_arch::x86::avx512f::_mm256_mask_permutexvar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutexvar_epi64.html">core_arch::x86::avx512f::_mm256_mask_permutexvar_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutexvar_pd.html">core_arch::x86::avx512f::_mm256_mask_permutexvar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_permutexvar_ps.html">core_arch::x86::avx512f::_mm256_mask_permutexvar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rcp14_pd.html">core_arch::x86::avx512f::_mm256_mask_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rcp14_ps.html">core_arch::x86::avx512f::_mm256_mask_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rol_epi32.html">core_arch::x86::avx512f::_mm256_mask_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rol_epi64.html">core_arch::x86::avx512f::_mm256_mask_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rolv_epi32.html">core_arch::x86::avx512f::_mm256_mask_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rolv_epi64.html">core_arch::x86::avx512f::_mm256_mask_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_ror_epi32.html">core_arch::x86::avx512f::_mm256_mask_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_ror_epi64.html">core_arch::x86::avx512f::_mm256_mask_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rorv_epi32.html">core_arch::x86::avx512f::_mm256_mask_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rorv_epi64.html">core_arch::x86::avx512f::_mm256_mask_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_roundscale_pd.html">core_arch::x86::avx512f::_mm256_mask_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_roundscale_ps.html">core_arch::x86::avx512f::_mm256_mask_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rsqrt14_pd.html">core_arch::x86::avx512f::_mm256_mask_rsqrt14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_rsqrt14_ps.html">core_arch::x86::avx512f::_mm256_mask_rsqrt14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_scalef_pd.html">core_arch::x86::avx512f::_mm256_mask_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_scalef_ps.html">core_arch::x86::avx512f::_mm256_mask_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_set1_epi32.html">core_arch::x86::avx512f::_mm256_mask_set1_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_set1_epi64.html">core_arch::x86::avx512f::_mm256_mask_set1_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_shuffle_epi32.html">core_arch::x86::avx512f::_mm256_mask_shuffle_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_shuffle_f32x4.html">core_arch::x86::avx512f::_mm256_mask_shuffle_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_shuffle_f64x2.html">core_arch::x86::avx512f::_mm256_mask_shuffle_f64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_shuffle_i32x4.html">core_arch::x86::avx512f::_mm256_mask_shuffle_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_shuffle_i64x2.html">core_arch::x86::avx512f::_mm256_mask_shuffle_i64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_shuffle_pd.html">core_arch::x86::avx512f::_mm256_mask_shuffle_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_shuffle_ps.html">core_arch::x86::avx512f::_mm256_mask_shuffle_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sll_epi32.html">core_arch::x86::avx512f::_mm256_mask_sll_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sll_epi64.html">core_arch::x86::avx512f::_mm256_mask_sll_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_slli_epi32.html">core_arch::x86::avx512f::_mm256_mask_slli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_slli_epi64.html">core_arch::x86::avx512f::_mm256_mask_slli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sllv_epi32.html">core_arch::x86::avx512f::_mm256_mask_sllv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sllv_epi64.html">core_arch::x86::avx512f::_mm256_mask_sllv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sqrt_pd.html">core_arch::x86::avx512f::_mm256_mask_sqrt_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sqrt_ps.html">core_arch::x86::avx512f::_mm256_mask_sqrt_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sra_epi32.html">core_arch::x86::avx512f::_mm256_mask_sra_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sra_epi64.html">core_arch::x86::avx512f::_mm256_mask_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srai_epi32.html">core_arch::x86::avx512f::_mm256_mask_srai_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srai_epi64.html">core_arch::x86::avx512f::_mm256_mask_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srav_epi32.html">core_arch::x86::avx512f::_mm256_mask_srav_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srav_epi64.html">core_arch::x86::avx512f::_mm256_mask_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srl_epi32.html">core_arch::x86::avx512f::_mm256_mask_srl_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srl_epi64.html">core_arch::x86::avx512f::_mm256_mask_srl_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srli_epi32.html">core_arch::x86::avx512f::_mm256_mask_srli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srli_epi64.html">core_arch::x86::avx512f::_mm256_mask_srli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srlv_epi32.html">core_arch::x86::avx512f::_mm256_mask_srlv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_srlv_epi64.html">core_arch::x86::avx512f::_mm256_mask_srlv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_store_epi32.html">core_arch::x86::avx512f::_mm256_mask_store_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_store_epi64.html">core_arch::x86::avx512f::_mm256_mask_store_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_store_pd.html">core_arch::x86::avx512f::_mm256_mask_store_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_store_ps.html">core_arch::x86::avx512f::_mm256_mask_store_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_storeu_epi32.html">core_arch::x86::avx512f::_mm256_mask_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_storeu_epi64.html">core_arch::x86::avx512f::_mm256_mask_storeu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_storeu_pd.html">core_arch::x86::avx512f::_mm256_mask_storeu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_storeu_ps.html">core_arch::x86::avx512f::_mm256_mask_storeu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sub_epi32.html">core_arch::x86::avx512f::_mm256_mask_sub_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sub_epi64.html">core_arch::x86::avx512f::_mm256_mask_sub_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sub_pd.html">core_arch::x86::avx512f::_mm256_mask_sub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_sub_ps.html">core_arch::x86::avx512f::_mm256_mask_sub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm256_mask_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm256_mask_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_test_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_test_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_test_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_test_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_testn_epi32_mask.html">core_arch::x86::avx512f::_mm256_mask_testn_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_testn_epi64_mask.html">core_arch::x86::avx512f::_mm256_mask_testn_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpackhi_epi32.html">core_arch::x86::avx512f::_mm256_mask_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpackhi_epi64.html">core_arch::x86::avx512f::_mm256_mask_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpackhi_pd.html">core_arch::x86::avx512f::_mm256_mask_unpackhi_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpackhi_ps.html">core_arch::x86::avx512f::_mm256_mask_unpackhi_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpacklo_epi32.html">core_arch::x86::avx512f::_mm256_mask_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpacklo_epi64.html">core_arch::x86::avx512f::_mm256_mask_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpacklo_pd.html">core_arch::x86::avx512f::_mm256_mask_unpacklo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_unpacklo_ps.html">core_arch::x86::avx512f::_mm256_mask_unpacklo_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_xor_epi32.html">core_arch::x86::avx512f::_mm256_mask_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_mask_xor_epi64.html">core_arch::x86::avx512f::_mm256_mask_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_abs_epi32.html">core_arch::x86::avx512f::_mm256_maskz_abs_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_abs_epi64.html">core_arch::x86::avx512f::_mm256_maskz_abs_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_add_epi32.html">core_arch::x86::avx512f::_mm256_maskz_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_add_epi64.html">core_arch::x86::avx512f::_mm256_maskz_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_add_pd.html">core_arch::x86::avx512f::_mm256_maskz_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_add_ps.html">core_arch::x86::avx512f::_mm256_maskz_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_alignr_epi32.html">core_arch::x86::avx512f::_mm256_maskz_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_alignr_epi64.html">core_arch::x86::avx512f::_mm256_maskz_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_and_epi32.html">core_arch::x86::avx512f::_mm256_maskz_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_and_epi64.html">core_arch::x86::avx512f::_mm256_maskz_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_andnot_epi32.html">core_arch::x86::avx512f::_mm256_maskz_andnot_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_andnot_epi64.html">core_arch::x86::avx512f::_mm256_maskz_andnot_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_broadcast_f32x4.html">core_arch::x86::avx512f::_mm256_maskz_broadcast_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_broadcast_i32x4.html">core_arch::x86::avx512f::_mm256_maskz_broadcast_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_broadcastd_epi32.html">core_arch::x86::avx512f::_mm256_maskz_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_broadcastq_epi64.html">core_arch::x86::avx512f::_mm256_maskz_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_broadcastsd_pd.html">core_arch::x86::avx512f::_mm256_maskz_broadcastsd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_broadcastss_ps.html">core_arch::x86::avx512f::_mm256_maskz_broadcastss_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_compress_epi32.html">core_arch::x86::avx512f::_mm256_maskz_compress_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_compress_epi64.html">core_arch::x86::avx512f::_mm256_maskz_compress_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_compress_pd.html">core_arch::x86::avx512f::_mm256_maskz_compress_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_compress_ps.html">core_arch::x86::avx512f::_mm256_maskz_compress_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvt_roundps_ph.html">core_arch::x86::avx512f::_mm256_maskz_cvt_roundps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi16_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi16_epi64.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi32_epi64.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi32_pd.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi32_ps.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi8_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepi8_epi64.html">core_arch::x86::avx512f::_mm256_maskz_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepu16_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepu16_epi64.html">core_arch::x86::avx512f::_mm256_maskz_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepu32_epi64.html">core_arch::x86::avx512f::_mm256_maskz_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepu32_pd.html">core_arch::x86::avx512f::_mm256_maskz_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepu8_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtepu8_epi64.html">core_arch::x86::avx512f::_mm256_maskz_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtpd_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtpd_epu32.html">core_arch::x86::avx512f::_mm256_maskz_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtpd_ps.html">core_arch::x86::avx512f::_mm256_maskz_cvtpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtph_ps.html">core_arch::x86::avx512f::_mm256_maskz_cvtph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtps_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtps_epu32.html">core_arch::x86::avx512f::_mm256_maskz_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtps_ph.html">core_arch::x86::avx512f::_mm256_maskz_cvtps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm256_maskz_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm256_maskz_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm256_maskz_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm256_maskz_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvttpd_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvttpd_epu32.html">core_arch::x86::avx512f::_mm256_maskz_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvttps_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvttps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvttps_epu32.html">core_arch::x86::avx512f::_mm256_maskz_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm256_maskz_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm256_maskz_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm256_maskz_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm256_maskz_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm256_maskz_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_div_pd.html">core_arch::x86::avx512f::_mm256_maskz_div_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_div_ps.html">core_arch::x86::avx512f::_mm256_maskz_div_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expand_epi32.html">core_arch::x86::avx512f::_mm256_maskz_expand_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expand_epi64.html">core_arch::x86::avx512f::_mm256_maskz_expand_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expand_pd.html">core_arch::x86::avx512f::_mm256_maskz_expand_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expand_ps.html">core_arch::x86::avx512f::_mm256_maskz_expand_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expandloadu_epi32.html">core_arch::x86::avx512f::_mm256_maskz_expandloadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expandloadu_epi64.html">core_arch::x86::avx512f::_mm256_maskz_expandloadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expandloadu_pd.html">core_arch::x86::avx512f::_mm256_maskz_expandloadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_expandloadu_ps.html">core_arch::x86::avx512f::_mm256_maskz_expandloadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_extractf32x4_ps.html">core_arch::x86::avx512f::_mm256_maskz_extractf32x4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_extracti32x4_epi32.html">core_arch::x86::avx512f::_mm256_maskz_extracti32x4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fixupimm_pd.html">core_arch::x86::avx512f::_mm256_maskz_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fixupimm_ps.html">core_arch::x86::avx512f::_mm256_maskz_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmadd_pd.html">core_arch::x86::avx512f::_mm256_maskz_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmadd_ps.html">core_arch::x86::avx512f::_mm256_maskz_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmaddsub_pd.html">core_arch::x86::avx512f::_mm256_maskz_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmaddsub_ps.html">core_arch::x86::avx512f::_mm256_maskz_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmsub_pd.html">core_arch::x86::avx512f::_mm256_maskz_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmsub_ps.html">core_arch::x86::avx512f::_mm256_maskz_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmsubadd_pd.html">core_arch::x86::avx512f::_mm256_maskz_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fmsubadd_ps.html">core_arch::x86::avx512f::_mm256_maskz_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fnmadd_pd.html">core_arch::x86::avx512f::_mm256_maskz_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fnmadd_ps.html">core_arch::x86::avx512f::_mm256_maskz_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fnmsub_pd.html">core_arch::x86::avx512f::_mm256_maskz_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_fnmsub_ps.html">core_arch::x86::avx512f::_mm256_maskz_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_getexp_pd.html">core_arch::x86::avx512f::_mm256_maskz_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_getexp_ps.html">core_arch::x86::avx512f::_mm256_maskz_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_getmant_pd.html">core_arch::x86::avx512f::_mm256_maskz_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_getmant_ps.html">core_arch::x86::avx512f::_mm256_maskz_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_insertf32x4.html">core_arch::x86::avx512f::_mm256_maskz_insertf32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_inserti32x4.html">core_arch::x86::avx512f::_mm256_maskz_inserti32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_load_epi32.html">core_arch::x86::avx512f::_mm256_maskz_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_load_epi64.html">core_arch::x86::avx512f::_mm256_maskz_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_load_pd.html">core_arch::x86::avx512f::_mm256_maskz_load_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_load_ps.html">core_arch::x86::avx512f::_mm256_maskz_load_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_loadu_epi32.html">core_arch::x86::avx512f::_mm256_maskz_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_loadu_epi64.html">core_arch::x86::avx512f::_mm256_maskz_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_loadu_pd.html">core_arch::x86::avx512f::_mm256_maskz_loadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_loadu_ps.html">core_arch::x86::avx512f::_mm256_maskz_loadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_max_epi32.html">core_arch::x86::avx512f::_mm256_maskz_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_max_epi64.html">core_arch::x86::avx512f::_mm256_maskz_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_max_epu32.html">core_arch::x86::avx512f::_mm256_maskz_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_max_epu64.html">core_arch::x86::avx512f::_mm256_maskz_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_max_pd.html">core_arch::x86::avx512f::_mm256_maskz_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_max_ps.html">core_arch::x86::avx512f::_mm256_maskz_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_min_epi32.html">core_arch::x86::avx512f::_mm256_maskz_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_min_epi64.html">core_arch::x86::avx512f::_mm256_maskz_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_min_epu32.html">core_arch::x86::avx512f::_mm256_maskz_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_min_epu64.html">core_arch::x86::avx512f::_mm256_maskz_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_min_pd.html">core_arch::x86::avx512f::_mm256_maskz_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_min_ps.html">core_arch::x86::avx512f::_mm256_maskz_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mov_epi32.html">core_arch::x86::avx512f::_mm256_maskz_mov_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mov_epi64.html">core_arch::x86::avx512f::_mm256_maskz_mov_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mov_pd.html">core_arch::x86::avx512f::_mm256_maskz_mov_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mov_ps.html">core_arch::x86::avx512f::_mm256_maskz_mov_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_movedup_pd.html">core_arch::x86::avx512f::_mm256_maskz_movedup_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_movehdup_ps.html">core_arch::x86::avx512f::_mm256_maskz_movehdup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_moveldup_ps.html">core_arch::x86::avx512f::_mm256_maskz_moveldup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mul_epi32.html">core_arch::x86::avx512f::_mm256_maskz_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mul_epu32.html">core_arch::x86::avx512f::_mm256_maskz_mul_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mul_pd.html">core_arch::x86::avx512f::_mm256_maskz_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mul_ps.html">core_arch::x86::avx512f::_mm256_maskz_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_mullo_epi32.html">core_arch::x86::avx512f::_mm256_maskz_mullo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_or_epi32.html">core_arch::x86::avx512f::_mm256_maskz_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_or_epi64.html">core_arch::x86::avx512f::_mm256_maskz_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permute_pd.html">core_arch::x86::avx512f::_mm256_maskz_permute_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permute_ps.html">core_arch::x86::avx512f::_mm256_maskz_permute_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutevar_pd.html">core_arch::x86::avx512f::_mm256_maskz_permutevar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutevar_ps.html">core_arch::x86::avx512f::_mm256_maskz_permutevar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutex2var_epi32.html">core_arch::x86::avx512f::_mm256_maskz_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutex2var_epi64.html">core_arch::x86::avx512f::_mm256_maskz_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutex2var_pd.html">core_arch::x86::avx512f::_mm256_maskz_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutex2var_ps.html">core_arch::x86::avx512f::_mm256_maskz_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutex_epi64.html">core_arch::x86::avx512f::_mm256_maskz_permutex_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutex_pd.html">core_arch::x86::avx512f::_mm256_maskz_permutex_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutexvar_epi32.html">core_arch::x86::avx512f::_mm256_maskz_permutexvar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutexvar_epi64.html">core_arch::x86::avx512f::_mm256_maskz_permutexvar_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutexvar_pd.html">core_arch::x86::avx512f::_mm256_maskz_permutexvar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_permutexvar_ps.html">core_arch::x86::avx512f::_mm256_maskz_permutexvar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rcp14_pd.html">core_arch::x86::avx512f::_mm256_maskz_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rcp14_ps.html">core_arch::x86::avx512f::_mm256_maskz_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rol_epi32.html">core_arch::x86::avx512f::_mm256_maskz_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rol_epi64.html">core_arch::x86::avx512f::_mm256_maskz_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rolv_epi32.html">core_arch::x86::avx512f::_mm256_maskz_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rolv_epi64.html">core_arch::x86::avx512f::_mm256_maskz_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_ror_epi32.html">core_arch::x86::avx512f::_mm256_maskz_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_ror_epi64.html">core_arch::x86::avx512f::_mm256_maskz_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rorv_epi32.html">core_arch::x86::avx512f::_mm256_maskz_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rorv_epi64.html">core_arch::x86::avx512f::_mm256_maskz_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_roundscale_pd.html">core_arch::x86::avx512f::_mm256_maskz_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_roundscale_ps.html">core_arch::x86::avx512f::_mm256_maskz_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rsqrt14_pd.html">core_arch::x86::avx512f::_mm256_maskz_rsqrt14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_rsqrt14_ps.html">core_arch::x86::avx512f::_mm256_maskz_rsqrt14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_scalef_pd.html">core_arch::x86::avx512f::_mm256_maskz_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_scalef_ps.html">core_arch::x86::avx512f::_mm256_maskz_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_set1_epi32.html">core_arch::x86::avx512f::_mm256_maskz_set1_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_set1_epi64.html">core_arch::x86::avx512f::_mm256_maskz_set1_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_shuffle_epi32.html">core_arch::x86::avx512f::_mm256_maskz_shuffle_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_shuffle_f32x4.html">core_arch::x86::avx512f::_mm256_maskz_shuffle_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_shuffle_f64x2.html">core_arch::x86::avx512f::_mm256_maskz_shuffle_f64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_shuffle_i32x4.html">core_arch::x86::avx512f::_mm256_maskz_shuffle_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_shuffle_i64x2.html">core_arch::x86::avx512f::_mm256_maskz_shuffle_i64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_shuffle_pd.html">core_arch::x86::avx512f::_mm256_maskz_shuffle_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_shuffle_ps.html">core_arch::x86::avx512f::_mm256_maskz_shuffle_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sll_epi32.html">core_arch::x86::avx512f::_mm256_maskz_sll_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sll_epi64.html">core_arch::x86::avx512f::_mm256_maskz_sll_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_slli_epi32.html">core_arch::x86::avx512f::_mm256_maskz_slli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_slli_epi64.html">core_arch::x86::avx512f::_mm256_maskz_slli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sllv_epi32.html">core_arch::x86::avx512f::_mm256_maskz_sllv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sllv_epi64.html">core_arch::x86::avx512f::_mm256_maskz_sllv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sqrt_pd.html">core_arch::x86::avx512f::_mm256_maskz_sqrt_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sqrt_ps.html">core_arch::x86::avx512f::_mm256_maskz_sqrt_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sra_epi32.html">core_arch::x86::avx512f::_mm256_maskz_sra_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sra_epi64.html">core_arch::x86::avx512f::_mm256_maskz_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srai_epi32.html">core_arch::x86::avx512f::_mm256_maskz_srai_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srai_epi64.html">core_arch::x86::avx512f::_mm256_maskz_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srav_epi32.html">core_arch::x86::avx512f::_mm256_maskz_srav_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srav_epi64.html">core_arch::x86::avx512f::_mm256_maskz_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srl_epi32.html">core_arch::x86::avx512f::_mm256_maskz_srl_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srl_epi64.html">core_arch::x86::avx512f::_mm256_maskz_srl_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srli_epi32.html">core_arch::x86::avx512f::_mm256_maskz_srli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srli_epi64.html">core_arch::x86::avx512f::_mm256_maskz_srli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srlv_epi32.html">core_arch::x86::avx512f::_mm256_maskz_srlv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_srlv_epi64.html">core_arch::x86::avx512f::_mm256_maskz_srlv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sub_epi32.html">core_arch::x86::avx512f::_mm256_maskz_sub_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sub_epi64.html">core_arch::x86::avx512f::_mm256_maskz_sub_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sub_pd.html">core_arch::x86::avx512f::_mm256_maskz_sub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_sub_ps.html">core_arch::x86::avx512f::_mm256_maskz_sub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm256_maskz_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm256_maskz_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpackhi_epi32.html">core_arch::x86::avx512f::_mm256_maskz_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpackhi_epi64.html">core_arch::x86::avx512f::_mm256_maskz_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpackhi_pd.html">core_arch::x86::avx512f::_mm256_maskz_unpackhi_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpackhi_ps.html">core_arch::x86::avx512f::_mm256_maskz_unpackhi_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpacklo_epi32.html">core_arch::x86::avx512f::_mm256_maskz_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpacklo_epi64.html">core_arch::x86::avx512f::_mm256_maskz_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpacklo_pd.html">core_arch::x86::avx512f::_mm256_maskz_unpacklo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_unpacklo_ps.html">core_arch::x86::avx512f::_mm256_maskz_unpacklo_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_xor_epi32.html">core_arch::x86::avx512f::_mm256_maskz_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_maskz_xor_epi64.html">core_arch::x86::avx512f::_mm256_maskz_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_max_epi64.html">core_arch::x86::avx512f::_mm256_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_max_epu64.html">core_arch::x86::avx512f::_mm256_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_min_epi64.html">core_arch::x86::avx512f::_mm256_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_min_epu64.html">core_arch::x86::avx512f::_mm256_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_or_epi32.html">core_arch::x86::avx512f::_mm256_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_or_epi64.html">core_arch::x86::avx512f::_mm256_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutex2var_epi32.html">core_arch::x86::avx512f::_mm256_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutex2var_epi64.html">core_arch::x86::avx512f::_mm256_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutex2var_pd.html">core_arch::x86::avx512f::_mm256_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutex2var_ps.html">core_arch::x86::avx512f::_mm256_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutex_epi64.html">core_arch::x86::avx512f::_mm256_permutex_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutex_pd.html">core_arch::x86::avx512f::_mm256_permutex_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutexvar_epi32.html">core_arch::x86::avx512f::_mm256_permutexvar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutexvar_epi64.html">core_arch::x86::avx512f::_mm256_permutexvar_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutexvar_pd.html">core_arch::x86::avx512f::_mm256_permutexvar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_permutexvar_ps.html">core_arch::x86::avx512f::_mm256_permutexvar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rcp14_pd.html">core_arch::x86::avx512f::_mm256_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rcp14_ps.html">core_arch::x86::avx512f::_mm256_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rol_epi32.html">core_arch::x86::avx512f::_mm256_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rol_epi64.html">core_arch::x86::avx512f::_mm256_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rolv_epi32.html">core_arch::x86::avx512f::_mm256_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rolv_epi64.html">core_arch::x86::avx512f::_mm256_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_ror_epi32.html">core_arch::x86::avx512f::_mm256_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_ror_epi64.html">core_arch::x86::avx512f::_mm256_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rorv_epi32.html">core_arch::x86::avx512f::_mm256_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_rorv_epi64.html">core_arch::x86::avx512f::_mm256_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_roundscale_pd.html">core_arch::x86::avx512f::_mm256_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_roundscale_ps.html">core_arch::x86::avx512f::_mm256_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_scalef_pd.html">core_arch::x86::avx512f::_mm256_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_scalef_ps.html">core_arch::x86::avx512f::_mm256_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_shuffle_f32x4.html">core_arch::x86::avx512f::_mm256_shuffle_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_shuffle_f64x2.html">core_arch::x86::avx512f::_mm256_shuffle_f64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_shuffle_i32x4.html">core_arch::x86::avx512f::_mm256_shuffle_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_shuffle_i64x2.html">core_arch::x86::avx512f::_mm256_shuffle_i64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_sra_epi64.html">core_arch::x86::avx512f::_mm256_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_srai_epi64.html">core_arch::x86::avx512f::_mm256_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_srav_epi64.html">core_arch::x86::avx512f::_mm256_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_store_epi32.html">core_arch::x86::avx512f::_mm256_store_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_store_epi64.html">core_arch::x86::avx512f::_mm256_store_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_storeu_epi32.html">core_arch::x86::avx512f::_mm256_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_storeu_epi64.html">core_arch::x86::avx512f::_mm256_storeu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm256_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm256_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_test_epi32_mask.html">core_arch::x86::avx512f::_mm256_test_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_test_epi64_mask.html">core_arch::x86::avx512f::_mm256_test_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_testn_epi32_mask.html">core_arch::x86::avx512f::_mm256_testn_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_testn_epi64_mask.html">core_arch::x86::avx512f::_mm256_testn_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_xor_epi32.html">core_arch::x86::avx512f::_mm256_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm256_xor_epi64.html">core_arch::x86::avx512f::_mm256_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_abs_epi32.html">core_arch::x86::avx512f::_mm512_abs_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_abs_epi64.html">core_arch::x86::avx512f::_mm512_abs_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_abs_pd.html">core_arch::x86::avx512f::_mm512_abs_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_abs_ps.html">core_arch::x86::avx512f::_mm512_abs_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_add_epi32.html">core_arch::x86::avx512f::_mm512_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_add_epi64.html">core_arch::x86::avx512f::_mm512_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_add_pd.html">core_arch::x86::avx512f::_mm512_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_add_ps.html">core_arch::x86::avx512f::_mm512_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_add_round_pd.html">core_arch::x86::avx512f::_mm512_add_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_add_round_ps.html">core_arch::x86::avx512f::_mm512_add_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_alignr_epi32.html">core_arch::x86::avx512f::_mm512_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_alignr_epi64.html">core_arch::x86::avx512f::_mm512_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_and_epi32.html">core_arch::x86::avx512f::_mm512_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_and_epi64.html">core_arch::x86::avx512f::_mm512_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_and_si512.html">core_arch::x86::avx512f::_mm512_and_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_andnot_epi32.html">core_arch::x86::avx512f::_mm512_andnot_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_andnot_epi64.html">core_arch::x86::avx512f::_mm512_andnot_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_andnot_si512.html">core_arch::x86::avx512f::_mm512_andnot_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcast_f32x4.html">core_arch::x86::avx512f::_mm512_broadcast_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcast_f64x4.html">core_arch::x86::avx512f::_mm512_broadcast_f64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcast_i32x4.html">core_arch::x86::avx512f::_mm512_broadcast_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcast_i64x4.html">core_arch::x86::avx512f::_mm512_broadcast_i64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcastd_epi32.html">core_arch::x86::avx512f::_mm512_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcastq_epi64.html">core_arch::x86::avx512f::_mm512_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcastsd_pd.html">core_arch::x86::avx512f::_mm512_broadcastsd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_broadcastss_ps.html">core_arch::x86::avx512f::_mm512_broadcastss_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castpd128_pd512.html">core_arch::x86::avx512f::_mm512_castpd128_pd512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castpd256_pd512.html">core_arch::x86::avx512f::_mm512_castpd256_pd512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castpd512_pd128.html">core_arch::x86::avx512f::_mm512_castpd512_pd128</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castpd512_pd256.html">core_arch::x86::avx512f::_mm512_castpd512_pd256</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castpd_ps.html">core_arch::x86::avx512f::_mm512_castpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castpd_si512.html">core_arch::x86::avx512f::_mm512_castpd_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castps128_ps512.html">core_arch::x86::avx512f::_mm512_castps128_ps512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castps256_ps512.html">core_arch::x86::avx512f::_mm512_castps256_ps512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castps512_ps128.html">core_arch::x86::avx512f::_mm512_castps512_ps128</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castps512_ps256.html">core_arch::x86::avx512f::_mm512_castps512_ps256</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castps_pd.html">core_arch::x86::avx512f::_mm512_castps_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castps_si512.html">core_arch::x86::avx512f::_mm512_castps_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castsi128_si512.html">core_arch::x86::avx512f::_mm512_castsi128_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castsi256_si512.html">core_arch::x86::avx512f::_mm512_castsi256_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castsi512_pd.html">core_arch::x86::avx512f::_mm512_castsi512_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castsi512_ps.html">core_arch::x86::avx512f::_mm512_castsi512_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castsi512_si128.html">core_arch::x86::avx512f::_mm512_castsi512_si128</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_castsi512_si256.html">core_arch::x86::avx512f::_mm512_castsi512_si256</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_epi32_mask.html">core_arch::x86::avx512f::_mm512_cmp_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_epi64_mask.html">core_arch::x86::avx512f::_mm512_cmp_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_epu32_mask.html">core_arch::x86::avx512f::_mm512_cmp_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_epu64_mask.html">core_arch::x86::avx512f::_mm512_cmp_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_pd_mask.html">core_arch::x86::avx512f::_mm512_cmp_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_ps_mask.html">core_arch::x86::avx512f::_mm512_cmp_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_round_pd_mask.html">core_arch::x86::avx512f::_mm512_cmp_round_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmp_round_ps_mask.html">core_arch::x86::avx512f::_mm512_cmp_round_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpeq_epi32_mask.html">core_arch::x86::avx512f::_mm512_cmpeq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpeq_epi64_mask.html">core_arch::x86::avx512f::_mm512_cmpeq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpeq_epu32_mask.html">core_arch::x86::avx512f::_mm512_cmpeq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpeq_epu64_mask.html">core_arch::x86::avx512f::_mm512_cmpeq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpeq_pd_mask.html">core_arch::x86::avx512f::_mm512_cmpeq_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpeq_ps_mask.html">core_arch::x86::avx512f::_mm512_cmpeq_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpge_epi32_mask.html">core_arch::x86::avx512f::_mm512_cmpge_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpge_epi64_mask.html">core_arch::x86::avx512f::_mm512_cmpge_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpge_epu32_mask.html">core_arch::x86::avx512f::_mm512_cmpge_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpge_epu64_mask.html">core_arch::x86::avx512f::_mm512_cmpge_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpgt_epi32_mask.html">core_arch::x86::avx512f::_mm512_cmpgt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpgt_epi64_mask.html">core_arch::x86::avx512f::_mm512_cmpgt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpgt_epu32_mask.html">core_arch::x86::avx512f::_mm512_cmpgt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpgt_epu64_mask.html">core_arch::x86::avx512f::_mm512_cmpgt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmple_epi32_mask.html">core_arch::x86::avx512f::_mm512_cmple_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmple_epi64_mask.html">core_arch::x86::avx512f::_mm512_cmple_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmple_epu32_mask.html">core_arch::x86::avx512f::_mm512_cmple_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmple_epu64_mask.html">core_arch::x86::avx512f::_mm512_cmple_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmple_pd_mask.html">core_arch::x86::avx512f::_mm512_cmple_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmple_ps_mask.html">core_arch::x86::avx512f::_mm512_cmple_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmplt_epi32_mask.html">core_arch::x86::avx512f::_mm512_cmplt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmplt_epi64_mask.html">core_arch::x86::avx512f::_mm512_cmplt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmplt_epu32_mask.html">core_arch::x86::avx512f::_mm512_cmplt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmplt_epu64_mask.html">core_arch::x86::avx512f::_mm512_cmplt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmplt_pd_mask.html">core_arch::x86::avx512f::_mm512_cmplt_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmplt_ps_mask.html">core_arch::x86::avx512f::_mm512_cmplt_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpneq_epi32_mask.html">core_arch::x86::avx512f::_mm512_cmpneq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpneq_epi64_mask.html">core_arch::x86::avx512f::_mm512_cmpneq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpneq_epu32_mask.html">core_arch::x86::avx512f::_mm512_cmpneq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpneq_epu64_mask.html">core_arch::x86::avx512f::_mm512_cmpneq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpneq_pd_mask.html">core_arch::x86::avx512f::_mm512_cmpneq_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpneq_ps_mask.html">core_arch::x86::avx512f::_mm512_cmpneq_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpnle_pd_mask.html">core_arch::x86::avx512f::_mm512_cmpnle_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpnle_ps_mask.html">core_arch::x86::avx512f::_mm512_cmpnle_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpnlt_pd_mask.html">core_arch::x86::avx512f::_mm512_cmpnlt_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpnlt_ps_mask.html">core_arch::x86::avx512f::_mm512_cmpnlt_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpord_pd_mask.html">core_arch::x86::avx512f::_mm512_cmpord_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpord_ps_mask.html">core_arch::x86::avx512f::_mm512_cmpord_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpunord_pd_mask.html">core_arch::x86::avx512f::_mm512_cmpunord_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cmpunord_ps_mask.html">core_arch::x86::avx512f::_mm512_cmpunord_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundepi32_ps.html">core_arch::x86::avx512f::_mm512_cvt_roundepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundepu32_ps.html">core_arch::x86::avx512f::_mm512_cvt_roundepu32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundpd_epi32.html">core_arch::x86::avx512f::_mm512_cvt_roundpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundpd_epu32.html">core_arch::x86::avx512f::_mm512_cvt_roundpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundpd_ps.html">core_arch::x86::avx512f::_mm512_cvt_roundpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundph_ps.html">core_arch::x86::avx512f::_mm512_cvt_roundph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundps_epi32.html">core_arch::x86::avx512f::_mm512_cvt_roundps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundps_epu32.html">core_arch::x86::avx512f::_mm512_cvt_roundps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundps_pd.html">core_arch::x86::avx512f::_mm512_cvt_roundps_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvt_roundps_ph.html">core_arch::x86::avx512f::_mm512_cvt_roundps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi16_epi32.html">core_arch::x86::avx512f::_mm512_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi16_epi64.html">core_arch::x86::avx512f::_mm512_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm512_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi32_epi64.html">core_arch::x86::avx512f::_mm512_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm512_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi32_pd.html">core_arch::x86::avx512f::_mm512_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi32_ps.html">core_arch::x86::avx512f::_mm512_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi32lo_pd.html">core_arch::x86::avx512f::_mm512_cvtepi32lo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm512_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm512_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm512_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi8_epi32.html">core_arch::x86::avx512f::_mm512_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepi8_epi64.html">core_arch::x86::avx512f::_mm512_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu16_epi32.html">core_arch::x86::avx512f::_mm512_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu16_epi64.html">core_arch::x86::avx512f::_mm512_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu32_epi64.html">core_arch::x86::avx512f::_mm512_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu32_pd.html">core_arch::x86::avx512f::_mm512_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu32_ps.html">core_arch::x86::avx512f::_mm512_cvtepu32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu32lo_pd.html">core_arch::x86::avx512f::_mm512_cvtepu32lo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu8_epi32.html">core_arch::x86::avx512f::_mm512_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtepu8_epi64.html">core_arch::x86::avx512f::_mm512_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtpd_epi32.html">core_arch::x86::avx512f::_mm512_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtpd_epu32.html">core_arch::x86::avx512f::_mm512_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtpd_ps.html">core_arch::x86::avx512f::_mm512_cvtpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtpd_pslo.html">core_arch::x86::avx512f::_mm512_cvtpd_pslo</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtph_ps.html">core_arch::x86::avx512f::_mm512_cvtph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtps_epi32.html">core_arch::x86::avx512f::_mm512_cvtps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtps_epu32.html">core_arch::x86::avx512f::_mm512_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtps_pd.html">core_arch::x86::avx512f::_mm512_cvtps_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtps_ph.html">core_arch::x86::avx512f::_mm512_cvtps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtpslo_pd.html">core_arch::x86::avx512f::_mm512_cvtpslo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm512_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm512_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm512_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm512_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm512_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtsi512_si32.html">core_arch::x86::avx512f::_mm512_cvtsi512_si32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtt_roundpd_epi32.html">core_arch::x86::avx512f::_mm512_cvtt_roundpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtt_roundpd_epu32.html">core_arch::x86::avx512f::_mm512_cvtt_roundpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtt_roundps_epi32.html">core_arch::x86::avx512f::_mm512_cvtt_roundps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtt_roundps_epu32.html">core_arch::x86::avx512f::_mm512_cvtt_roundps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvttpd_epi32.html">core_arch::x86::avx512f::_mm512_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvttpd_epu32.html">core_arch::x86::avx512f::_mm512_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvttps_epi32.html">core_arch::x86::avx512f::_mm512_cvttps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvttps_epu32.html">core_arch::x86::avx512f::_mm512_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm512_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm512_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm512_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm512_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm512_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_div_pd.html">core_arch::x86::avx512f::_mm512_div_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_div_ps.html">core_arch::x86::avx512f::_mm512_div_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_div_round_pd.html">core_arch::x86::avx512f::_mm512_div_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_div_round_ps.html">core_arch::x86::avx512f::_mm512_div_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_extractf32x4_ps.html">core_arch::x86::avx512f::_mm512_extractf32x4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_extractf64x4_pd.html">core_arch::x86::avx512f::_mm512_extractf64x4_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_extracti32x4_epi32.html">core_arch::x86::avx512f::_mm512_extracti32x4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_extracti64x4_epi64.html">core_arch::x86::avx512f::_mm512_extracti64x4_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fixupimm_pd.html">core_arch::x86::avx512f::_mm512_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fixupimm_ps.html">core_arch::x86::avx512f::_mm512_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fixupimm_round_pd.html">core_arch::x86::avx512f::_mm512_fixupimm_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fixupimm_round_ps.html">core_arch::x86::avx512f::_mm512_fixupimm_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmadd_pd.html">core_arch::x86::avx512f::_mm512_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmadd_ps.html">core_arch::x86::avx512f::_mm512_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmadd_round_pd.html">core_arch::x86::avx512f::_mm512_fmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmadd_round_ps.html">core_arch::x86::avx512f::_mm512_fmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmaddsub_pd.html">core_arch::x86::avx512f::_mm512_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmaddsub_ps.html">core_arch::x86::avx512f::_mm512_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmaddsub_round_pd.html">core_arch::x86::avx512f::_mm512_fmaddsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmaddsub_round_ps.html">core_arch::x86::avx512f::_mm512_fmaddsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsub_pd.html">core_arch::x86::avx512f::_mm512_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsub_ps.html">core_arch::x86::avx512f::_mm512_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsub_round_pd.html">core_arch::x86::avx512f::_mm512_fmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsub_round_ps.html">core_arch::x86::avx512f::_mm512_fmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsubadd_pd.html">core_arch::x86::avx512f::_mm512_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsubadd_ps.html">core_arch::x86::avx512f::_mm512_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsubadd_round_pd.html">core_arch::x86::avx512f::_mm512_fmsubadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fmsubadd_round_ps.html">core_arch::x86::avx512f::_mm512_fmsubadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmadd_pd.html">core_arch::x86::avx512f::_mm512_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmadd_ps.html">core_arch::x86::avx512f::_mm512_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmadd_round_pd.html">core_arch::x86::avx512f::_mm512_fnmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmadd_round_ps.html">core_arch::x86::avx512f::_mm512_fnmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmsub_pd.html">core_arch::x86::avx512f::_mm512_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmsub_ps.html">core_arch::x86::avx512f::_mm512_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmsub_round_pd.html">core_arch::x86::avx512f::_mm512_fnmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_fnmsub_round_ps.html">core_arch::x86::avx512f::_mm512_fnmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getexp_pd.html">core_arch::x86::avx512f::_mm512_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getexp_ps.html">core_arch::x86::avx512f::_mm512_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getexp_round_pd.html">core_arch::x86::avx512f::_mm512_getexp_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getexp_round_ps.html">core_arch::x86::avx512f::_mm512_getexp_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getmant_pd.html">core_arch::x86::avx512f::_mm512_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getmant_ps.html">core_arch::x86::avx512f::_mm512_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getmant_round_pd.html">core_arch::x86::avx512f::_mm512_getmant_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_getmant_round_ps.html">core_arch::x86::avx512f::_mm512_getmant_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32gather_epi32.html">core_arch::x86::avx512f::_mm512_i32gather_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32gather_epi64.html">core_arch::x86::avx512f::_mm512_i32gather_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32gather_pd.html">core_arch::x86::avx512f::_mm512_i32gather_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32gather_ps.html">core_arch::x86::avx512f::_mm512_i32gather_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32scatter_epi32.html">core_arch::x86::avx512f::_mm512_i32scatter_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32scatter_epi64.html">core_arch::x86::avx512f::_mm512_i32scatter_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32scatter_pd.html">core_arch::x86::avx512f::_mm512_i32scatter_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i32scatter_ps.html">core_arch::x86::avx512f::_mm512_i32scatter_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64gather_epi32.html">core_arch::x86::avx512f::_mm512_i64gather_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64gather_epi64.html">core_arch::x86::avx512f::_mm512_i64gather_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64gather_pd.html">core_arch::x86::avx512f::_mm512_i64gather_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64gather_ps.html">core_arch::x86::avx512f::_mm512_i64gather_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64scatter_epi32.html">core_arch::x86::avx512f::_mm512_i64scatter_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64scatter_epi64.html">core_arch::x86::avx512f::_mm512_i64scatter_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64scatter_pd.html">core_arch::x86::avx512f::_mm512_i64scatter_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_i64scatter_ps.html">core_arch::x86::avx512f::_mm512_i64scatter_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_insertf32x4.html">core_arch::x86::avx512f::_mm512_insertf32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_insertf64x4.html">core_arch::x86::avx512f::_mm512_insertf64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_inserti32x4.html">core_arch::x86::avx512f::_mm512_inserti32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_inserti64x4.html">core_arch::x86::avx512f::_mm512_inserti64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_int2mask.html">core_arch::x86::avx512f::_mm512_int2mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kand.html">core_arch::x86::avx512f::_mm512_kand</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kandn.html">core_arch::x86::avx512f::_mm512_kandn</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kmov.html">core_arch::x86::avx512f::_mm512_kmov</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_knot.html">core_arch::x86::avx512f::_mm512_knot</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kor.html">core_arch::x86::avx512f::_mm512_kor</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kortestc.html">core_arch::x86::avx512f::_mm512_kortestc</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kunpackb.html">core_arch::x86::avx512f::_mm512_kunpackb</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kxnor.html">core_arch::x86::avx512f::_mm512_kxnor</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_kxor.html">core_arch::x86::avx512f::_mm512_kxor</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_load_epi32.html">core_arch::x86::avx512f::_mm512_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_load_epi64.html">core_arch::x86::avx512f::_mm512_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_load_pd.html">core_arch::x86::avx512f::_mm512_load_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_load_ps.html">core_arch::x86::avx512f::_mm512_load_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_load_si512.html">core_arch::x86::avx512f::_mm512_load_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_loadu_epi32.html">core_arch::x86::avx512f::_mm512_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_loadu_epi64.html">core_arch::x86::avx512f::_mm512_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_loadu_pd.html">core_arch::x86::avx512f::_mm512_loadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_loadu_ps.html">core_arch::x86::avx512f::_mm512_loadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_loadu_si512.html">core_arch::x86::avx512f::_mm512_loadu_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask2_permutex2var_epi32.html">core_arch::x86::avx512f::_mm512_mask2_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask2_permutex2var_epi64.html">core_arch::x86::avx512f::_mm512_mask2_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask2_permutex2var_pd.html">core_arch::x86::avx512f::_mm512_mask2_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask2_permutex2var_ps.html">core_arch::x86::avx512f::_mm512_mask2_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask2int.html">core_arch::x86::avx512f::_mm512_mask2int</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmadd_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmadd_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmadd_round_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmadd_round_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmaddsub_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmaddsub_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmaddsub_round_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmaddsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmaddsub_round_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmaddsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsub_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsub_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsub_round_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsub_round_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsubadd_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsubadd_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsubadd_round_pd.html">core_arch::x86::avx512f::_mm512_mask3_fmsubadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fmsubadd_round_ps.html">core_arch::x86::avx512f::_mm512_mask3_fmsubadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmadd_pd.html">core_arch::x86::avx512f::_mm512_mask3_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmadd_ps.html">core_arch::x86::avx512f::_mm512_mask3_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmadd_round_pd.html">core_arch::x86::avx512f::_mm512_mask3_fnmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmadd_round_ps.html">core_arch::x86::avx512f::_mm512_mask3_fnmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmsub_pd.html">core_arch::x86::avx512f::_mm512_mask3_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmsub_ps.html">core_arch::x86::avx512f::_mm512_mask3_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmsub_round_pd.html">core_arch::x86::avx512f::_mm512_mask3_fnmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask3_fnmsub_round_ps.html">core_arch::x86::avx512f::_mm512_mask3_fnmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_abs_epi32.html">core_arch::x86::avx512f::_mm512_mask_abs_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_abs_epi64.html">core_arch::x86::avx512f::_mm512_mask_abs_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_abs_pd.html">core_arch::x86::avx512f::_mm512_mask_abs_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_abs_ps.html">core_arch::x86::avx512f::_mm512_mask_abs_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_add_epi32.html">core_arch::x86::avx512f::_mm512_mask_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_add_epi64.html">core_arch::x86::avx512f::_mm512_mask_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_add_pd.html">core_arch::x86::avx512f::_mm512_mask_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_add_ps.html">core_arch::x86::avx512f::_mm512_mask_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_add_round_pd.html">core_arch::x86::avx512f::_mm512_mask_add_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_add_round_ps.html">core_arch::x86::avx512f::_mm512_mask_add_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_alignr_epi32.html">core_arch::x86::avx512f::_mm512_mask_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_alignr_epi64.html">core_arch::x86::avx512f::_mm512_mask_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_and_epi32.html">core_arch::x86::avx512f::_mm512_mask_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_and_epi64.html">core_arch::x86::avx512f::_mm512_mask_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_andnot_epi32.html">core_arch::x86::avx512f::_mm512_mask_andnot_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_andnot_epi64.html">core_arch::x86::avx512f::_mm512_mask_andnot_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_blend_epi32.html">core_arch::x86::avx512f::_mm512_mask_blend_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_blend_epi64.html">core_arch::x86::avx512f::_mm512_mask_blend_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_blend_pd.html">core_arch::x86::avx512f::_mm512_mask_blend_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_blend_ps.html">core_arch::x86::avx512f::_mm512_mask_blend_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcast_f32x4.html">core_arch::x86::avx512f::_mm512_mask_broadcast_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcast_f64x4.html">core_arch::x86::avx512f::_mm512_mask_broadcast_f64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcast_i32x4.html">core_arch::x86::avx512f::_mm512_mask_broadcast_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcast_i64x4.html">core_arch::x86::avx512f::_mm512_mask_broadcast_i64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcastd_epi32.html">core_arch::x86::avx512f::_mm512_mask_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcastq_epi64.html">core_arch::x86::avx512f::_mm512_mask_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcastsd_pd.html">core_arch::x86::avx512f::_mm512_mask_broadcastsd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_broadcastss_ps.html">core_arch::x86::avx512f::_mm512_mask_broadcastss_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_epu32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_epu64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_round_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_round_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmp_round_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmp_round_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpeq_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpeq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpeq_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpeq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpeq_epu32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpeq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpeq_epu64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpeq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpeq_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpeq_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpeq_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpeq_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpge_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpge_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpge_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpge_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpge_epu32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpge_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpge_epu64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpge_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpgt_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpgt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpgt_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpgt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpgt_epu32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpgt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpgt_epu64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpgt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmple_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmple_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmple_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmple_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmple_epu32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmple_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmple_epu64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmple_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmple_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmple_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmple_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmple_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmplt_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmplt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmplt_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmplt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmplt_epu32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmplt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmplt_epu64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmplt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmplt_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmplt_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmplt_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmplt_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpneq_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpneq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpneq_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpneq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpneq_epu32_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpneq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpneq_epu64_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpneq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpneq_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpneq_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpneq_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpneq_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpnle_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpnle_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpnle_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpnle_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpnlt_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpnlt_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpnlt_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpnlt_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpord_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpord_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpord_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpord_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpunord_pd_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpunord_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cmpunord_ps_mask.html">core_arch::x86::avx512f::_mm512_mask_cmpunord_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compress_epi32.html">core_arch::x86::avx512f::_mm512_mask_compress_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compress_epi64.html">core_arch::x86::avx512f::_mm512_mask_compress_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compress_pd.html">core_arch::x86::avx512f::_mm512_mask_compress_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compress_ps.html">core_arch::x86::avx512f::_mm512_mask_compress_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compressstoreu_epi32.html">core_arch::x86::avx512f::_mm512_mask_compressstoreu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compressstoreu_epi64.html">core_arch::x86::avx512f::_mm512_mask_compressstoreu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compressstoreu_pd.html">core_arch::x86::avx512f::_mm512_mask_compressstoreu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_compressstoreu_ps.html">core_arch::x86::avx512f::_mm512_mask_compressstoreu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundepi32_ps.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundepu32_ps.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundepu32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundpd_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundpd_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundpd_ps.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundph_ps.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundps_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundps_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundps_pd.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundps_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvt_roundps_ph.html">core_arch::x86::avx512f::_mm512_mask_cvt_roundps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi16_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi16_epi64.html">core_arch::x86::avx512f::_mm512_mask_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32_epi64.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32_pd.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32_ps.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi32lo_pd.html">core_arch::x86::avx512f::_mm512_mask_cvtepi32lo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi8_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepi8_epi64.html">core_arch::x86::avx512f::_mm512_mask_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu16_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu16_epi64.html">core_arch::x86::avx512f::_mm512_mask_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu32_epi64.html">core_arch::x86::avx512f::_mm512_mask_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu32_pd.html">core_arch::x86::avx512f::_mm512_mask_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu32_ps.html">core_arch::x86::avx512f::_mm512_mask_cvtepu32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu32lo_pd.html">core_arch::x86::avx512f::_mm512_mask_cvtepu32lo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu8_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtepu8_epi64.html">core_arch::x86::avx512f::_mm512_mask_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtpd_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtpd_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtpd_ps.html">core_arch::x86::avx512f::_mm512_mask_cvtpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtpd_pslo.html">core_arch::x86::avx512f::_mm512_mask_cvtpd_pslo</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtph_ps.html">core_arch::x86::avx512f::_mm512_mask_cvtph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtps_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtps_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtps_pd.html">core_arch::x86::avx512f::_mm512_mask_cvtps_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtps_ph.html">core_arch::x86::avx512f::_mm512_mask_cvtps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtpslo_pd.html">core_arch::x86::avx512f::_mm512_mask_cvtpslo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtsepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtsepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtt_roundpd_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtt_roundpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtt_roundpd_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvtt_roundpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtt_roundps_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtt_roundps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtt_roundps_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvtt_roundps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvttpd_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvttpd_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvttps_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvttps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvttps_epu32.html">core_arch::x86::avx512f::_mm512_mask_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_cvtusepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm512_mask_cvtusepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_div_pd.html">core_arch::x86::avx512f::_mm512_mask_div_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_div_ps.html">core_arch::x86::avx512f::_mm512_mask_div_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_div_round_pd.html">core_arch::x86::avx512f::_mm512_mask_div_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_div_round_ps.html">core_arch::x86::avx512f::_mm512_mask_div_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expand_epi32.html">core_arch::x86::avx512f::_mm512_mask_expand_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expand_epi64.html">core_arch::x86::avx512f::_mm512_mask_expand_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expand_pd.html">core_arch::x86::avx512f::_mm512_mask_expand_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expand_ps.html">core_arch::x86::avx512f::_mm512_mask_expand_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expandloadu_epi32.html">core_arch::x86::avx512f::_mm512_mask_expandloadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expandloadu_epi64.html">core_arch::x86::avx512f::_mm512_mask_expandloadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expandloadu_pd.html">core_arch::x86::avx512f::_mm512_mask_expandloadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_expandloadu_ps.html">core_arch::x86::avx512f::_mm512_mask_expandloadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_extractf32x4_ps.html">core_arch::x86::avx512f::_mm512_mask_extractf32x4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_extractf64x4_pd.html">core_arch::x86::avx512f::_mm512_mask_extractf64x4_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_extracti32x4_epi32.html">core_arch::x86::avx512f::_mm512_mask_extracti32x4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_extracti64x4_epi64.html">core_arch::x86::avx512f::_mm512_mask_extracti64x4_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fixupimm_pd.html">core_arch::x86::avx512f::_mm512_mask_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fixupimm_ps.html">core_arch::x86::avx512f::_mm512_mask_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fixupimm_round_pd.html">core_arch::x86::avx512f::_mm512_mask_fixupimm_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fixupimm_round_ps.html">core_arch::x86::avx512f::_mm512_mask_fixupimm_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmadd_pd.html">core_arch::x86::avx512f::_mm512_mask_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmadd_ps.html">core_arch::x86::avx512f::_mm512_mask_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmadd_round_pd.html">core_arch::x86::avx512f::_mm512_mask_fmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmadd_round_ps.html">core_arch::x86::avx512f::_mm512_mask_fmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmaddsub_pd.html">core_arch::x86::avx512f::_mm512_mask_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmaddsub_ps.html">core_arch::x86::avx512f::_mm512_mask_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmaddsub_round_pd.html">core_arch::x86::avx512f::_mm512_mask_fmaddsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmaddsub_round_ps.html">core_arch::x86::avx512f::_mm512_mask_fmaddsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsub_pd.html">core_arch::x86::avx512f::_mm512_mask_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsub_ps.html">core_arch::x86::avx512f::_mm512_mask_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsub_round_pd.html">core_arch::x86::avx512f::_mm512_mask_fmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsub_round_ps.html">core_arch::x86::avx512f::_mm512_mask_fmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsubadd_pd.html">core_arch::x86::avx512f::_mm512_mask_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsubadd_ps.html">core_arch::x86::avx512f::_mm512_mask_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsubadd_round_pd.html">core_arch::x86::avx512f::_mm512_mask_fmsubadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fmsubadd_round_ps.html">core_arch::x86::avx512f::_mm512_mask_fmsubadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmadd_pd.html">core_arch::x86::avx512f::_mm512_mask_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmadd_ps.html">core_arch::x86::avx512f::_mm512_mask_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmadd_round_pd.html">core_arch::x86::avx512f::_mm512_mask_fnmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmadd_round_ps.html">core_arch::x86::avx512f::_mm512_mask_fnmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmsub_pd.html">core_arch::x86::avx512f::_mm512_mask_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmsub_ps.html">core_arch::x86::avx512f::_mm512_mask_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmsub_round_pd.html">core_arch::x86::avx512f::_mm512_mask_fnmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_fnmsub_round_ps.html">core_arch::x86::avx512f::_mm512_mask_fnmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getexp_pd.html">core_arch::x86::avx512f::_mm512_mask_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getexp_ps.html">core_arch::x86::avx512f::_mm512_mask_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getexp_round_pd.html">core_arch::x86::avx512f::_mm512_mask_getexp_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getexp_round_ps.html">core_arch::x86::avx512f::_mm512_mask_getexp_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getmant_pd.html">core_arch::x86::avx512f::_mm512_mask_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getmant_ps.html">core_arch::x86::avx512f::_mm512_mask_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getmant_round_pd.html">core_arch::x86::avx512f::_mm512_mask_getmant_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_getmant_round_ps.html">core_arch::x86::avx512f::_mm512_mask_getmant_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32gather_epi32.html">core_arch::x86::avx512f::_mm512_mask_i32gather_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32gather_epi64.html">core_arch::x86::avx512f::_mm512_mask_i32gather_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32gather_pd.html">core_arch::x86::avx512f::_mm512_mask_i32gather_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32gather_ps.html">core_arch::x86::avx512f::_mm512_mask_i32gather_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32scatter_epi32.html">core_arch::x86::avx512f::_mm512_mask_i32scatter_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32scatter_epi64.html">core_arch::x86::avx512f::_mm512_mask_i32scatter_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32scatter_pd.html">core_arch::x86::avx512f::_mm512_mask_i32scatter_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i32scatter_ps.html">core_arch::x86::avx512f::_mm512_mask_i32scatter_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64gather_epi32.html">core_arch::x86::avx512f::_mm512_mask_i64gather_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64gather_epi64.html">core_arch::x86::avx512f::_mm512_mask_i64gather_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64gather_pd.html">core_arch::x86::avx512f::_mm512_mask_i64gather_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64gather_ps.html">core_arch::x86::avx512f::_mm512_mask_i64gather_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64scatter_epi32.html">core_arch::x86::avx512f::_mm512_mask_i64scatter_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64scatter_epi64.html">core_arch::x86::avx512f::_mm512_mask_i64scatter_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64scatter_pd.html">core_arch::x86::avx512f::_mm512_mask_i64scatter_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_i64scatter_ps.html">core_arch::x86::avx512f::_mm512_mask_i64scatter_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_insertf32x4.html">core_arch::x86::avx512f::_mm512_mask_insertf32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_insertf64x4.html">core_arch::x86::avx512f::_mm512_mask_insertf64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_inserti32x4.html">core_arch::x86::avx512f::_mm512_mask_inserti32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_inserti64x4.html">core_arch::x86::avx512f::_mm512_mask_inserti64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_load_epi32.html">core_arch::x86::avx512f::_mm512_mask_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_load_epi64.html">core_arch::x86::avx512f::_mm512_mask_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_load_pd.html">core_arch::x86::avx512f::_mm512_mask_load_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_load_ps.html">core_arch::x86::avx512f::_mm512_mask_load_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_loadu_epi32.html">core_arch::x86::avx512f::_mm512_mask_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_loadu_epi64.html">core_arch::x86::avx512f::_mm512_mask_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_loadu_pd.html">core_arch::x86::avx512f::_mm512_mask_loadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_loadu_ps.html">core_arch::x86::avx512f::_mm512_mask_loadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_epi32.html">core_arch::x86::avx512f::_mm512_mask_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_epi64.html">core_arch::x86::avx512f::_mm512_mask_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_epu32.html">core_arch::x86::avx512f::_mm512_mask_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_epu64.html">core_arch::x86::avx512f::_mm512_mask_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_pd.html">core_arch::x86::avx512f::_mm512_mask_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_ps.html">core_arch::x86::avx512f::_mm512_mask_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_round_pd.html">core_arch::x86::avx512f::_mm512_mask_max_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_max_round_ps.html">core_arch::x86::avx512f::_mm512_mask_max_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_epi32.html">core_arch::x86::avx512f::_mm512_mask_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_epi64.html">core_arch::x86::avx512f::_mm512_mask_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_epu32.html">core_arch::x86::avx512f::_mm512_mask_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_epu64.html">core_arch::x86::avx512f::_mm512_mask_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_pd.html">core_arch::x86::avx512f::_mm512_mask_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_ps.html">core_arch::x86::avx512f::_mm512_mask_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_round_pd.html">core_arch::x86::avx512f::_mm512_mask_min_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_min_round_ps.html">core_arch::x86::avx512f::_mm512_mask_min_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mov_epi32.html">core_arch::x86::avx512f::_mm512_mask_mov_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mov_epi64.html">core_arch::x86::avx512f::_mm512_mask_mov_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mov_pd.html">core_arch::x86::avx512f::_mm512_mask_mov_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mov_ps.html">core_arch::x86::avx512f::_mm512_mask_mov_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_movedup_pd.html">core_arch::x86::avx512f::_mm512_mask_movedup_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_movehdup_ps.html">core_arch::x86::avx512f::_mm512_mask_movehdup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_moveldup_ps.html">core_arch::x86::avx512f::_mm512_mask_moveldup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mul_epi32.html">core_arch::x86::avx512f::_mm512_mask_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mul_epu32.html">core_arch::x86::avx512f::_mm512_mask_mul_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mul_pd.html">core_arch::x86::avx512f::_mm512_mask_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mul_ps.html">core_arch::x86::avx512f::_mm512_mask_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mul_round_pd.html">core_arch::x86::avx512f::_mm512_mask_mul_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mul_round_ps.html">core_arch::x86::avx512f::_mm512_mask_mul_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mullo_epi32.html">core_arch::x86::avx512f::_mm512_mask_mullo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_mullox_epi64.html">core_arch::x86::avx512f::_mm512_mask_mullox_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_or_epi32.html">core_arch::x86::avx512f::_mm512_mask_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_or_epi64.html">core_arch::x86::avx512f::_mm512_mask_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permute_pd.html">core_arch::x86::avx512f::_mm512_mask_permute_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permute_ps.html">core_arch::x86::avx512f::_mm512_mask_permute_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutevar_epi32.html">core_arch::x86::avx512f::_mm512_mask_permutevar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutevar_pd.html">core_arch::x86::avx512f::_mm512_mask_permutevar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutevar_ps.html">core_arch::x86::avx512f::_mm512_mask_permutevar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutex2var_epi32.html">core_arch::x86::avx512f::_mm512_mask_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutex2var_epi64.html">core_arch::x86::avx512f::_mm512_mask_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutex2var_pd.html">core_arch::x86::avx512f::_mm512_mask_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutex2var_ps.html">core_arch::x86::avx512f::_mm512_mask_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutex_epi64.html">core_arch::x86::avx512f::_mm512_mask_permutex_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutex_pd.html">core_arch::x86::avx512f::_mm512_mask_permutex_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutexvar_epi32.html">core_arch::x86::avx512f::_mm512_mask_permutexvar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutexvar_epi64.html">core_arch::x86::avx512f::_mm512_mask_permutexvar_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutexvar_pd.html">core_arch::x86::avx512f::_mm512_mask_permutexvar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_permutexvar_ps.html">core_arch::x86::avx512f::_mm512_mask_permutexvar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rcp14_pd.html">core_arch::x86::avx512f::_mm512_mask_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rcp14_ps.html">core_arch::x86::avx512f::_mm512_mask_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_add_epi32.html">core_arch::x86::avx512f::_mm512_mask_reduce_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_add_epi64.html">core_arch::x86::avx512f::_mm512_mask_reduce_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_add_pd.html">core_arch::x86::avx512f::_mm512_mask_reduce_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_add_ps.html">core_arch::x86::avx512f::_mm512_mask_reduce_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_and_epi32.html">core_arch::x86::avx512f::_mm512_mask_reduce_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_and_epi64.html">core_arch::x86::avx512f::_mm512_mask_reduce_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_max_epi32.html">core_arch::x86::avx512f::_mm512_mask_reduce_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_max_epi64.html">core_arch::x86::avx512f::_mm512_mask_reduce_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_max_epu32.html">core_arch::x86::avx512f::_mm512_mask_reduce_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_max_epu64.html">core_arch::x86::avx512f::_mm512_mask_reduce_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_max_pd.html">core_arch::x86::avx512f::_mm512_mask_reduce_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_max_ps.html">core_arch::x86::avx512f::_mm512_mask_reduce_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_min_epi32.html">core_arch::x86::avx512f::_mm512_mask_reduce_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_min_epi64.html">core_arch::x86::avx512f::_mm512_mask_reduce_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_min_epu32.html">core_arch::x86::avx512f::_mm512_mask_reduce_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_min_epu64.html">core_arch::x86::avx512f::_mm512_mask_reduce_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_min_pd.html">core_arch::x86::avx512f::_mm512_mask_reduce_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_min_ps.html">core_arch::x86::avx512f::_mm512_mask_reduce_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_mul_epi32.html">core_arch::x86::avx512f::_mm512_mask_reduce_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_mul_epi64.html">core_arch::x86::avx512f::_mm512_mask_reduce_mul_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_mul_pd.html">core_arch::x86::avx512f::_mm512_mask_reduce_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_mul_ps.html">core_arch::x86::avx512f::_mm512_mask_reduce_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_or_epi32.html">core_arch::x86::avx512f::_mm512_mask_reduce_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_reduce_or_epi64.html">core_arch::x86::avx512f::_mm512_mask_reduce_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rol_epi32.html">core_arch::x86::avx512f::_mm512_mask_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rol_epi64.html">core_arch::x86::avx512f::_mm512_mask_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rolv_epi32.html">core_arch::x86::avx512f::_mm512_mask_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rolv_epi64.html">core_arch::x86::avx512f::_mm512_mask_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_ror_epi32.html">core_arch::x86::avx512f::_mm512_mask_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_ror_epi64.html">core_arch::x86::avx512f::_mm512_mask_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rorv_epi32.html">core_arch::x86::avx512f::_mm512_mask_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rorv_epi64.html">core_arch::x86::avx512f::_mm512_mask_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_roundscale_pd.html">core_arch::x86::avx512f::_mm512_mask_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_roundscale_ps.html">core_arch::x86::avx512f::_mm512_mask_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_roundscale_round_pd.html">core_arch::x86::avx512f::_mm512_mask_roundscale_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_roundscale_round_ps.html">core_arch::x86::avx512f::_mm512_mask_roundscale_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rsqrt14_pd.html">core_arch::x86::avx512f::_mm512_mask_rsqrt14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_rsqrt14_ps.html">core_arch::x86::avx512f::_mm512_mask_rsqrt14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_scalef_pd.html">core_arch::x86::avx512f::_mm512_mask_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_scalef_ps.html">core_arch::x86::avx512f::_mm512_mask_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_scalef_round_pd.html">core_arch::x86::avx512f::_mm512_mask_scalef_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_scalef_round_ps.html">core_arch::x86::avx512f::_mm512_mask_scalef_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_set1_epi32.html">core_arch::x86::avx512f::_mm512_mask_set1_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_set1_epi64.html">core_arch::x86::avx512f::_mm512_mask_set1_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_shuffle_epi32.html">core_arch::x86::avx512f::_mm512_mask_shuffle_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_shuffle_f32x4.html">core_arch::x86::avx512f::_mm512_mask_shuffle_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_shuffle_f64x2.html">core_arch::x86::avx512f::_mm512_mask_shuffle_f64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_shuffle_i32x4.html">core_arch::x86::avx512f::_mm512_mask_shuffle_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_shuffle_i64x2.html">core_arch::x86::avx512f::_mm512_mask_shuffle_i64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_shuffle_pd.html">core_arch::x86::avx512f::_mm512_mask_shuffle_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_shuffle_ps.html">core_arch::x86::avx512f::_mm512_mask_shuffle_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sll_epi32.html">core_arch::x86::avx512f::_mm512_mask_sll_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sll_epi64.html">core_arch::x86::avx512f::_mm512_mask_sll_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_slli_epi32.html">core_arch::x86::avx512f::_mm512_mask_slli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_slli_epi64.html">core_arch::x86::avx512f::_mm512_mask_slli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sllv_epi32.html">core_arch::x86::avx512f::_mm512_mask_sllv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sllv_epi64.html">core_arch::x86::avx512f::_mm512_mask_sllv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sqrt_pd.html">core_arch::x86::avx512f::_mm512_mask_sqrt_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sqrt_ps.html">core_arch::x86::avx512f::_mm512_mask_sqrt_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sqrt_round_pd.html">core_arch::x86::avx512f::_mm512_mask_sqrt_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sqrt_round_ps.html">core_arch::x86::avx512f::_mm512_mask_sqrt_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sra_epi32.html">core_arch::x86::avx512f::_mm512_mask_sra_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sra_epi64.html">core_arch::x86::avx512f::_mm512_mask_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srai_epi32.html">core_arch::x86::avx512f::_mm512_mask_srai_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srai_epi64.html">core_arch::x86::avx512f::_mm512_mask_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srav_epi32.html">core_arch::x86::avx512f::_mm512_mask_srav_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srav_epi64.html">core_arch::x86::avx512f::_mm512_mask_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srl_epi32.html">core_arch::x86::avx512f::_mm512_mask_srl_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srl_epi64.html">core_arch::x86::avx512f::_mm512_mask_srl_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srli_epi32.html">core_arch::x86::avx512f::_mm512_mask_srli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srli_epi64.html">core_arch::x86::avx512f::_mm512_mask_srli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srlv_epi32.html">core_arch::x86::avx512f::_mm512_mask_srlv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_srlv_epi64.html">core_arch::x86::avx512f::_mm512_mask_srlv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_store_epi32.html">core_arch::x86::avx512f::_mm512_mask_store_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_store_epi64.html">core_arch::x86::avx512f::_mm512_mask_store_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_store_pd.html">core_arch::x86::avx512f::_mm512_mask_store_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_store_ps.html">core_arch::x86::avx512f::_mm512_mask_store_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_storeu_epi32.html">core_arch::x86::avx512f::_mm512_mask_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_storeu_epi64.html">core_arch::x86::avx512f::_mm512_mask_storeu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_storeu_pd.html">core_arch::x86::avx512f::_mm512_mask_storeu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_storeu_ps.html">core_arch::x86::avx512f::_mm512_mask_storeu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sub_epi32.html">core_arch::x86::avx512f::_mm512_mask_sub_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sub_epi64.html">core_arch::x86::avx512f::_mm512_mask_sub_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sub_pd.html">core_arch::x86::avx512f::_mm512_mask_sub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sub_ps.html">core_arch::x86::avx512f::_mm512_mask_sub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sub_round_pd.html">core_arch::x86::avx512f::_mm512_mask_sub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_sub_round_ps.html">core_arch::x86::avx512f::_mm512_mask_sub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm512_mask_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm512_mask_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_test_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_test_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_test_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_test_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_testn_epi32_mask.html">core_arch::x86::avx512f::_mm512_mask_testn_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_testn_epi64_mask.html">core_arch::x86::avx512f::_mm512_mask_testn_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpackhi_epi32.html">core_arch::x86::avx512f::_mm512_mask_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpackhi_epi64.html">core_arch::x86::avx512f::_mm512_mask_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpackhi_pd.html">core_arch::x86::avx512f::_mm512_mask_unpackhi_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpackhi_ps.html">core_arch::x86::avx512f::_mm512_mask_unpackhi_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpacklo_epi32.html">core_arch::x86::avx512f::_mm512_mask_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpacklo_epi64.html">core_arch::x86::avx512f::_mm512_mask_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpacklo_pd.html">core_arch::x86::avx512f::_mm512_mask_unpacklo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_unpacklo_ps.html">core_arch::x86::avx512f::_mm512_mask_unpacklo_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_xor_epi32.html">core_arch::x86::avx512f::_mm512_mask_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mask_xor_epi64.html">core_arch::x86::avx512f::_mm512_mask_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_abs_epi32.html">core_arch::x86::avx512f::_mm512_maskz_abs_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_abs_epi64.html">core_arch::x86::avx512f::_mm512_maskz_abs_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_add_epi32.html">core_arch::x86::avx512f::_mm512_maskz_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_add_epi64.html">core_arch::x86::avx512f::_mm512_maskz_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_add_pd.html">core_arch::x86::avx512f::_mm512_maskz_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_add_ps.html">core_arch::x86::avx512f::_mm512_maskz_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_add_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_add_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_add_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_add_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_alignr_epi32.html">core_arch::x86::avx512f::_mm512_maskz_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_alignr_epi64.html">core_arch::x86::avx512f::_mm512_maskz_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_and_epi32.html">core_arch::x86::avx512f::_mm512_maskz_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_and_epi64.html">core_arch::x86::avx512f::_mm512_maskz_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_andnot_epi32.html">core_arch::x86::avx512f::_mm512_maskz_andnot_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_andnot_epi64.html">core_arch::x86::avx512f::_mm512_maskz_andnot_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcast_f32x4.html">core_arch::x86::avx512f::_mm512_maskz_broadcast_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcast_f64x4.html">core_arch::x86::avx512f::_mm512_maskz_broadcast_f64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcast_i32x4.html">core_arch::x86::avx512f::_mm512_maskz_broadcast_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcast_i64x4.html">core_arch::x86::avx512f::_mm512_maskz_broadcast_i64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcastd_epi32.html">core_arch::x86::avx512f::_mm512_maskz_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcastq_epi64.html">core_arch::x86::avx512f::_mm512_maskz_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcastsd_pd.html">core_arch::x86::avx512f::_mm512_maskz_broadcastsd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_broadcastss_ps.html">core_arch::x86::avx512f::_mm512_maskz_broadcastss_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_compress_epi32.html">core_arch::x86::avx512f::_mm512_maskz_compress_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_compress_epi64.html">core_arch::x86::avx512f::_mm512_maskz_compress_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_compress_pd.html">core_arch::x86::avx512f::_mm512_maskz_compress_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_compress_ps.html">core_arch::x86::avx512f::_mm512_maskz_compress_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundepi32_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundepu32_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundepu32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundpd_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundpd_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundpd_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundph_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundps_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundps_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundps_pd.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundps_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvt_roundps_ph.html">core_arch::x86::avx512f::_mm512_maskz_cvt_roundps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi16_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi16_epi64.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi32_epi64.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi32_pd.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi32_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi8_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepi8_epi64.html">core_arch::x86::avx512f::_mm512_maskz_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepu16_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepu16_epi64.html">core_arch::x86::avx512f::_mm512_maskz_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepu32_epi64.html">core_arch::x86::avx512f::_mm512_maskz_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepu32_pd.html">core_arch::x86::avx512f::_mm512_maskz_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepu32_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvtepu32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepu8_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtepu8_epi64.html">core_arch::x86::avx512f::_mm512_maskz_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtpd_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtpd_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtpd_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvtpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtph_ps.html">core_arch::x86::avx512f::_mm512_maskz_cvtph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtps_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtps_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtps_pd.html">core_arch::x86::avx512f::_mm512_maskz_cvtps_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtps_ph.html">core_arch::x86::avx512f::_mm512_maskz_cvtps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm512_maskz_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm512_maskz_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm512_maskz_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm512_maskz_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtt_roundpd_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtt_roundpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtt_roundpd_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvtt_roundpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtt_roundps_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtt_roundps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtt_roundps_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvtt_roundps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvttpd_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvttpd_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvttps_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvttps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvttps_epu32.html">core_arch::x86::avx512f::_mm512_maskz_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm512_maskz_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm512_maskz_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm512_maskz_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm512_maskz_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm512_maskz_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_div_pd.html">core_arch::x86::avx512f::_mm512_maskz_div_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_div_ps.html">core_arch::x86::avx512f::_mm512_maskz_div_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_div_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_div_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_div_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_div_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expand_epi32.html">core_arch::x86::avx512f::_mm512_maskz_expand_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expand_epi64.html">core_arch::x86::avx512f::_mm512_maskz_expand_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expand_pd.html">core_arch::x86::avx512f::_mm512_maskz_expand_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expand_ps.html">core_arch::x86::avx512f::_mm512_maskz_expand_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expandloadu_epi32.html">core_arch::x86::avx512f::_mm512_maskz_expandloadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expandloadu_epi64.html">core_arch::x86::avx512f::_mm512_maskz_expandloadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expandloadu_pd.html">core_arch::x86::avx512f::_mm512_maskz_expandloadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_expandloadu_ps.html">core_arch::x86::avx512f::_mm512_maskz_expandloadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_extractf32x4_ps.html">core_arch::x86::avx512f::_mm512_maskz_extractf32x4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_extractf64x4_pd.html">core_arch::x86::avx512f::_mm512_maskz_extractf64x4_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_extracti32x4_epi32.html">core_arch::x86::avx512f::_mm512_maskz_extracti32x4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_extracti64x4_epi64.html">core_arch::x86::avx512f::_mm512_maskz_extracti64x4_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fixupimm_pd.html">core_arch::x86::avx512f::_mm512_maskz_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fixupimm_ps.html">core_arch::x86::avx512f::_mm512_maskz_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fixupimm_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_fixupimm_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fixupimm_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_fixupimm_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmadd_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmadd_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmadd_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmadd_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmaddsub_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmaddsub_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmaddsub_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmaddsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmaddsub_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmaddsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsub_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsub_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsub_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsub_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsubadd_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsubadd_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsubadd_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_fmsubadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fmsubadd_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_fmsubadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmadd_pd.html">core_arch::x86::avx512f::_mm512_maskz_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmadd_ps.html">core_arch::x86::avx512f::_mm512_maskz_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmadd_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_fnmadd_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmadd_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_fnmadd_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmsub_pd.html">core_arch::x86::avx512f::_mm512_maskz_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmsub_ps.html">core_arch::x86::avx512f::_mm512_maskz_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmsub_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_fnmsub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_fnmsub_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_fnmsub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getexp_pd.html">core_arch::x86::avx512f::_mm512_maskz_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getexp_ps.html">core_arch::x86::avx512f::_mm512_maskz_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getexp_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_getexp_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getexp_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_getexp_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getmant_pd.html">core_arch::x86::avx512f::_mm512_maskz_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getmant_ps.html">core_arch::x86::avx512f::_mm512_maskz_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getmant_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_getmant_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_getmant_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_getmant_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_insertf32x4.html">core_arch::x86::avx512f::_mm512_maskz_insertf32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_insertf64x4.html">core_arch::x86::avx512f::_mm512_maskz_insertf64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_inserti32x4.html">core_arch::x86::avx512f::_mm512_maskz_inserti32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_inserti64x4.html">core_arch::x86::avx512f::_mm512_maskz_inserti64x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_load_epi32.html">core_arch::x86::avx512f::_mm512_maskz_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_load_epi64.html">core_arch::x86::avx512f::_mm512_maskz_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_load_pd.html">core_arch::x86::avx512f::_mm512_maskz_load_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_load_ps.html">core_arch::x86::avx512f::_mm512_maskz_load_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_loadu_epi32.html">core_arch::x86::avx512f::_mm512_maskz_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_loadu_epi64.html">core_arch::x86::avx512f::_mm512_maskz_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_loadu_pd.html">core_arch::x86::avx512f::_mm512_maskz_loadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_loadu_ps.html">core_arch::x86::avx512f::_mm512_maskz_loadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_epi32.html">core_arch::x86::avx512f::_mm512_maskz_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_epi64.html">core_arch::x86::avx512f::_mm512_maskz_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_epu32.html">core_arch::x86::avx512f::_mm512_maskz_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_epu64.html">core_arch::x86::avx512f::_mm512_maskz_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_pd.html">core_arch::x86::avx512f::_mm512_maskz_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_ps.html">core_arch::x86::avx512f::_mm512_maskz_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_max_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_max_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_max_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_epi32.html">core_arch::x86::avx512f::_mm512_maskz_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_epi64.html">core_arch::x86::avx512f::_mm512_maskz_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_epu32.html">core_arch::x86::avx512f::_mm512_maskz_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_epu64.html">core_arch::x86::avx512f::_mm512_maskz_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_pd.html">core_arch::x86::avx512f::_mm512_maskz_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_ps.html">core_arch::x86::avx512f::_mm512_maskz_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_min_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_min_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_min_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mov_epi32.html">core_arch::x86::avx512f::_mm512_maskz_mov_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mov_epi64.html">core_arch::x86::avx512f::_mm512_maskz_mov_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mov_pd.html">core_arch::x86::avx512f::_mm512_maskz_mov_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mov_ps.html">core_arch::x86::avx512f::_mm512_maskz_mov_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_movedup_pd.html">core_arch::x86::avx512f::_mm512_maskz_movedup_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_movehdup_ps.html">core_arch::x86::avx512f::_mm512_maskz_movehdup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_moveldup_ps.html">core_arch::x86::avx512f::_mm512_maskz_moveldup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mul_epi32.html">core_arch::x86::avx512f::_mm512_maskz_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mul_epu32.html">core_arch::x86::avx512f::_mm512_maskz_mul_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mul_pd.html">core_arch::x86::avx512f::_mm512_maskz_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mul_ps.html">core_arch::x86::avx512f::_mm512_maskz_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mul_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_mul_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mul_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_mul_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_mullo_epi32.html">core_arch::x86::avx512f::_mm512_maskz_mullo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_or_epi32.html">core_arch::x86::avx512f::_mm512_maskz_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_or_epi64.html">core_arch::x86::avx512f::_mm512_maskz_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permute_pd.html">core_arch::x86::avx512f::_mm512_maskz_permute_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permute_ps.html">core_arch::x86::avx512f::_mm512_maskz_permute_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutevar_pd.html">core_arch::x86::avx512f::_mm512_maskz_permutevar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutevar_ps.html">core_arch::x86::avx512f::_mm512_maskz_permutevar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutex2var_epi32.html">core_arch::x86::avx512f::_mm512_maskz_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutex2var_epi64.html">core_arch::x86::avx512f::_mm512_maskz_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutex2var_pd.html">core_arch::x86::avx512f::_mm512_maskz_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutex2var_ps.html">core_arch::x86::avx512f::_mm512_maskz_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutex_epi64.html">core_arch::x86::avx512f::_mm512_maskz_permutex_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutex_pd.html">core_arch::x86::avx512f::_mm512_maskz_permutex_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutexvar_epi32.html">core_arch::x86::avx512f::_mm512_maskz_permutexvar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutexvar_epi64.html">core_arch::x86::avx512f::_mm512_maskz_permutexvar_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutexvar_pd.html">core_arch::x86::avx512f::_mm512_maskz_permutexvar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_permutexvar_ps.html">core_arch::x86::avx512f::_mm512_maskz_permutexvar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rcp14_pd.html">core_arch::x86::avx512f::_mm512_maskz_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rcp14_ps.html">core_arch::x86::avx512f::_mm512_maskz_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rol_epi32.html">core_arch::x86::avx512f::_mm512_maskz_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rol_epi64.html">core_arch::x86::avx512f::_mm512_maskz_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rolv_epi32.html">core_arch::x86::avx512f::_mm512_maskz_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rolv_epi64.html">core_arch::x86::avx512f::_mm512_maskz_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_ror_epi32.html">core_arch::x86::avx512f::_mm512_maskz_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_ror_epi64.html">core_arch::x86::avx512f::_mm512_maskz_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rorv_epi32.html">core_arch::x86::avx512f::_mm512_maskz_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rorv_epi64.html">core_arch::x86::avx512f::_mm512_maskz_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_roundscale_pd.html">core_arch::x86::avx512f::_mm512_maskz_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_roundscale_ps.html">core_arch::x86::avx512f::_mm512_maskz_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_roundscale_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_roundscale_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_roundscale_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_roundscale_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rsqrt14_pd.html">core_arch::x86::avx512f::_mm512_maskz_rsqrt14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_rsqrt14_ps.html">core_arch::x86::avx512f::_mm512_maskz_rsqrt14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_scalef_pd.html">core_arch::x86::avx512f::_mm512_maskz_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_scalef_ps.html">core_arch::x86::avx512f::_mm512_maskz_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_scalef_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_scalef_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_scalef_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_scalef_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_set1_epi32.html">core_arch::x86::avx512f::_mm512_maskz_set1_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_set1_epi64.html">core_arch::x86::avx512f::_mm512_maskz_set1_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_shuffle_epi32.html">core_arch::x86::avx512f::_mm512_maskz_shuffle_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_shuffle_f32x4.html">core_arch::x86::avx512f::_mm512_maskz_shuffle_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_shuffle_f64x2.html">core_arch::x86::avx512f::_mm512_maskz_shuffle_f64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_shuffle_i32x4.html">core_arch::x86::avx512f::_mm512_maskz_shuffle_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_shuffle_i64x2.html">core_arch::x86::avx512f::_mm512_maskz_shuffle_i64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_shuffle_pd.html">core_arch::x86::avx512f::_mm512_maskz_shuffle_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_shuffle_ps.html">core_arch::x86::avx512f::_mm512_maskz_shuffle_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sll_epi32.html">core_arch::x86::avx512f::_mm512_maskz_sll_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sll_epi64.html">core_arch::x86::avx512f::_mm512_maskz_sll_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_slli_epi32.html">core_arch::x86::avx512f::_mm512_maskz_slli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_slli_epi64.html">core_arch::x86::avx512f::_mm512_maskz_slli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sllv_epi32.html">core_arch::x86::avx512f::_mm512_maskz_sllv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sllv_epi64.html">core_arch::x86::avx512f::_mm512_maskz_sllv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sqrt_pd.html">core_arch::x86::avx512f::_mm512_maskz_sqrt_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sqrt_ps.html">core_arch::x86::avx512f::_mm512_maskz_sqrt_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sqrt_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_sqrt_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sqrt_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_sqrt_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sra_epi32.html">core_arch::x86::avx512f::_mm512_maskz_sra_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sra_epi64.html">core_arch::x86::avx512f::_mm512_maskz_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srai_epi32.html">core_arch::x86::avx512f::_mm512_maskz_srai_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srai_epi64.html">core_arch::x86::avx512f::_mm512_maskz_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srav_epi32.html">core_arch::x86::avx512f::_mm512_maskz_srav_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srav_epi64.html">core_arch::x86::avx512f::_mm512_maskz_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srl_epi32.html">core_arch::x86::avx512f::_mm512_maskz_srl_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srl_epi64.html">core_arch::x86::avx512f::_mm512_maskz_srl_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srli_epi32.html">core_arch::x86::avx512f::_mm512_maskz_srli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srli_epi64.html">core_arch::x86::avx512f::_mm512_maskz_srli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srlv_epi32.html">core_arch::x86::avx512f::_mm512_maskz_srlv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_srlv_epi64.html">core_arch::x86::avx512f::_mm512_maskz_srlv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sub_epi32.html">core_arch::x86::avx512f::_mm512_maskz_sub_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sub_epi64.html">core_arch::x86::avx512f::_mm512_maskz_sub_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sub_pd.html">core_arch::x86::avx512f::_mm512_maskz_sub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sub_ps.html">core_arch::x86::avx512f::_mm512_maskz_sub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sub_round_pd.html">core_arch::x86::avx512f::_mm512_maskz_sub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_sub_round_ps.html">core_arch::x86::avx512f::_mm512_maskz_sub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm512_maskz_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm512_maskz_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpackhi_epi32.html">core_arch::x86::avx512f::_mm512_maskz_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpackhi_epi64.html">core_arch::x86::avx512f::_mm512_maskz_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpackhi_pd.html">core_arch::x86::avx512f::_mm512_maskz_unpackhi_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpackhi_ps.html">core_arch::x86::avx512f::_mm512_maskz_unpackhi_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpacklo_epi32.html">core_arch::x86::avx512f::_mm512_maskz_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpacklo_epi64.html">core_arch::x86::avx512f::_mm512_maskz_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpacklo_pd.html">core_arch::x86::avx512f::_mm512_maskz_unpacklo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_unpacklo_ps.html">core_arch::x86::avx512f::_mm512_maskz_unpacklo_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_xor_epi32.html">core_arch::x86::avx512f::_mm512_maskz_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_maskz_xor_epi64.html">core_arch::x86::avx512f::_mm512_maskz_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_epi32.html">core_arch::x86::avx512f::_mm512_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_epi64.html">core_arch::x86::avx512f::_mm512_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_epu32.html">core_arch::x86::avx512f::_mm512_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_epu64.html">core_arch::x86::avx512f::_mm512_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_pd.html">core_arch::x86::avx512f::_mm512_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_ps.html">core_arch::x86::avx512f::_mm512_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_round_pd.html">core_arch::x86::avx512f::_mm512_max_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_max_round_ps.html">core_arch::x86::avx512f::_mm512_max_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_epi32.html">core_arch::x86::avx512f::_mm512_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_epi64.html">core_arch::x86::avx512f::_mm512_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_epu32.html">core_arch::x86::avx512f::_mm512_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_epu64.html">core_arch::x86::avx512f::_mm512_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_pd.html">core_arch::x86::avx512f::_mm512_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_ps.html">core_arch::x86::avx512f::_mm512_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_round_pd.html">core_arch::x86::avx512f::_mm512_min_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_min_round_ps.html">core_arch::x86::avx512f::_mm512_min_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_movedup_pd.html">core_arch::x86::avx512f::_mm512_movedup_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_movehdup_ps.html">core_arch::x86::avx512f::_mm512_movehdup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_moveldup_ps.html">core_arch::x86::avx512f::_mm512_moveldup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mul_epi32.html">core_arch::x86::avx512f::_mm512_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mul_epu32.html">core_arch::x86::avx512f::_mm512_mul_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mul_pd.html">core_arch::x86::avx512f::_mm512_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mul_ps.html">core_arch::x86::avx512f::_mm512_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mul_round_pd.html">core_arch::x86::avx512f::_mm512_mul_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mul_round_ps.html">core_arch::x86::avx512f::_mm512_mul_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mullo_epi32.html">core_arch::x86::avx512f::_mm512_mullo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_mullox_epi64.html">core_arch::x86::avx512f::_mm512_mullox_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_or_epi32.html">core_arch::x86::avx512f::_mm512_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_or_epi64.html">core_arch::x86::avx512f::_mm512_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_or_si512.html">core_arch::x86::avx512f::_mm512_or_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permute_pd.html">core_arch::x86::avx512f::_mm512_permute_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permute_ps.html">core_arch::x86::avx512f::_mm512_permute_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutevar_epi32.html">core_arch::x86::avx512f::_mm512_permutevar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutevar_pd.html">core_arch::x86::avx512f::_mm512_permutevar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutevar_ps.html">core_arch::x86::avx512f::_mm512_permutevar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutex2var_epi32.html">core_arch::x86::avx512f::_mm512_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutex2var_epi64.html">core_arch::x86::avx512f::_mm512_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutex2var_pd.html">core_arch::x86::avx512f::_mm512_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutex2var_ps.html">core_arch::x86::avx512f::_mm512_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutex_epi64.html">core_arch::x86::avx512f::_mm512_permutex_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutex_pd.html">core_arch::x86::avx512f::_mm512_permutex_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutexvar_epi32.html">core_arch::x86::avx512f::_mm512_permutexvar_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutexvar_epi64.html">core_arch::x86::avx512f::_mm512_permutexvar_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutexvar_pd.html">core_arch::x86::avx512f::_mm512_permutexvar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_permutexvar_ps.html">core_arch::x86::avx512f::_mm512_permutexvar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rcp14_pd.html">core_arch::x86::avx512f::_mm512_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rcp14_ps.html">core_arch::x86::avx512f::_mm512_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_add_epi32.html">core_arch::x86::avx512f::_mm512_reduce_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_add_epi64.html">core_arch::x86::avx512f::_mm512_reduce_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_add_pd.html">core_arch::x86::avx512f::_mm512_reduce_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_add_ps.html">core_arch::x86::avx512f::_mm512_reduce_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_and_epi32.html">core_arch::x86::avx512f::_mm512_reduce_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_and_epi64.html">core_arch::x86::avx512f::_mm512_reduce_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_max_epi32.html">core_arch::x86::avx512f::_mm512_reduce_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_max_epi64.html">core_arch::x86::avx512f::_mm512_reduce_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_max_epu32.html">core_arch::x86::avx512f::_mm512_reduce_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_max_epu64.html">core_arch::x86::avx512f::_mm512_reduce_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_max_pd.html">core_arch::x86::avx512f::_mm512_reduce_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_max_ps.html">core_arch::x86::avx512f::_mm512_reduce_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_min_epi32.html">core_arch::x86::avx512f::_mm512_reduce_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_min_epi64.html">core_arch::x86::avx512f::_mm512_reduce_min_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_min_epu32.html">core_arch::x86::avx512f::_mm512_reduce_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_min_epu64.html">core_arch::x86::avx512f::_mm512_reduce_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_min_pd.html">core_arch::x86::avx512f::_mm512_reduce_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_min_ps.html">core_arch::x86::avx512f::_mm512_reduce_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_mul_epi32.html">core_arch::x86::avx512f::_mm512_reduce_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_mul_epi64.html">core_arch::x86::avx512f::_mm512_reduce_mul_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_mul_pd.html">core_arch::x86::avx512f::_mm512_reduce_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_mul_ps.html">core_arch::x86::avx512f::_mm512_reduce_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_or_epi32.html">core_arch::x86::avx512f::_mm512_reduce_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_reduce_or_epi64.html">core_arch::x86::avx512f::_mm512_reduce_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rol_epi32.html">core_arch::x86::avx512f::_mm512_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rol_epi64.html">core_arch::x86::avx512f::_mm512_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rolv_epi32.html">core_arch::x86::avx512f::_mm512_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rolv_epi64.html">core_arch::x86::avx512f::_mm512_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_ror_epi32.html">core_arch::x86::avx512f::_mm512_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_ror_epi64.html">core_arch::x86::avx512f::_mm512_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rorv_epi32.html">core_arch::x86::avx512f::_mm512_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rorv_epi64.html">core_arch::x86::avx512f::_mm512_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_roundscale_pd.html">core_arch::x86::avx512f::_mm512_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_roundscale_ps.html">core_arch::x86::avx512f::_mm512_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_roundscale_round_pd.html">core_arch::x86::avx512f::_mm512_roundscale_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_roundscale_round_ps.html">core_arch::x86::avx512f::_mm512_roundscale_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rsqrt14_pd.html">core_arch::x86::avx512f::_mm512_rsqrt14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_rsqrt14_ps.html">core_arch::x86::avx512f::_mm512_rsqrt14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_scalef_pd.html">core_arch::x86::avx512f::_mm512_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_scalef_ps.html">core_arch::x86::avx512f::_mm512_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_scalef_round_pd.html">core_arch::x86::avx512f::_mm512_scalef_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_scalef_round_ps.html">core_arch::x86::avx512f::_mm512_scalef_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set1_epi16.html">core_arch::x86::avx512f::_mm512_set1_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set1_epi32.html">core_arch::x86::avx512f::_mm512_set1_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set1_epi64.html">core_arch::x86::avx512f::_mm512_set1_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set1_epi8.html">core_arch::x86::avx512f::_mm512_set1_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set1_pd.html">core_arch::x86::avx512f::_mm512_set1_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set1_ps.html">core_arch::x86::avx512f::_mm512_set1_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set4_epi32.html">core_arch::x86::avx512f::_mm512_set4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set4_epi64.html">core_arch::x86::avx512f::_mm512_set4_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set4_pd.html">core_arch::x86::avx512f::_mm512_set4_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set4_ps.html">core_arch::x86::avx512f::_mm512_set4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set_epi16.html">core_arch::x86::avx512f::_mm512_set_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set_epi32.html">core_arch::x86::avx512f::_mm512_set_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set_epi64.html">core_arch::x86::avx512f::_mm512_set_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set_epi8.html">core_arch::x86::avx512f::_mm512_set_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set_pd.html">core_arch::x86::avx512f::_mm512_set_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_set_ps.html">core_arch::x86::avx512f::_mm512_set_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr4_epi32.html">core_arch::x86::avx512f::_mm512_setr4_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr4_epi64.html">core_arch::x86::avx512f::_mm512_setr4_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr4_pd.html">core_arch::x86::avx512f::_mm512_setr4_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr4_ps.html">core_arch::x86::avx512f::_mm512_setr4_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr_epi32.html">core_arch::x86::avx512f::_mm512_setr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr_epi64.html">core_arch::x86::avx512f::_mm512_setr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr_pd.html">core_arch::x86::avx512f::_mm512_setr_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setr_ps.html">core_arch::x86::avx512f::_mm512_setr_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setzero.html">core_arch::x86::avx512f::_mm512_setzero</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setzero_epi32.html">core_arch::x86::avx512f::_mm512_setzero_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setzero_pd.html">core_arch::x86::avx512f::_mm512_setzero_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setzero_ps.html">core_arch::x86::avx512f::_mm512_setzero_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_setzero_si512.html">core_arch::x86::avx512f::_mm512_setzero_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_shuffle_epi32.html">core_arch::x86::avx512f::_mm512_shuffle_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_shuffle_f32x4.html">core_arch::x86::avx512f::_mm512_shuffle_f32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_shuffle_f64x2.html">core_arch::x86::avx512f::_mm512_shuffle_f64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_shuffle_i32x4.html">core_arch::x86::avx512f::_mm512_shuffle_i32x4</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_shuffle_i64x2.html">core_arch::x86::avx512f::_mm512_shuffle_i64x2</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_shuffle_pd.html">core_arch::x86::avx512f::_mm512_shuffle_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_shuffle_ps.html">core_arch::x86::avx512f::_mm512_shuffle_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sll_epi32.html">core_arch::x86::avx512f::_mm512_sll_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sll_epi64.html">core_arch::x86::avx512f::_mm512_sll_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_slli_epi32.html">core_arch::x86::avx512f::_mm512_slli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_slli_epi64.html">core_arch::x86::avx512f::_mm512_slli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sllv_epi32.html">core_arch::x86::avx512f::_mm512_sllv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sllv_epi64.html">core_arch::x86::avx512f::_mm512_sllv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sqrt_pd.html">core_arch::x86::avx512f::_mm512_sqrt_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sqrt_ps.html">core_arch::x86::avx512f::_mm512_sqrt_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sqrt_round_pd.html">core_arch::x86::avx512f::_mm512_sqrt_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sqrt_round_ps.html">core_arch::x86::avx512f::_mm512_sqrt_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sra_epi32.html">core_arch::x86::avx512f::_mm512_sra_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sra_epi64.html">core_arch::x86::avx512f::_mm512_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srai_epi32.html">core_arch::x86::avx512f::_mm512_srai_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srai_epi64.html">core_arch::x86::avx512f::_mm512_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srav_epi32.html">core_arch::x86::avx512f::_mm512_srav_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srav_epi64.html">core_arch::x86::avx512f::_mm512_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srl_epi32.html">core_arch::x86::avx512f::_mm512_srl_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srl_epi64.html">core_arch::x86::avx512f::_mm512_srl_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srli_epi32.html">core_arch::x86::avx512f::_mm512_srli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srli_epi64.html">core_arch::x86::avx512f::_mm512_srli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srlv_epi32.html">core_arch::x86::avx512f::_mm512_srlv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_srlv_epi64.html">core_arch::x86::avx512f::_mm512_srlv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_store_epi32.html">core_arch::x86::avx512f::_mm512_store_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_store_epi64.html">core_arch::x86::avx512f::_mm512_store_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_store_pd.html">core_arch::x86::avx512f::_mm512_store_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_store_ps.html">core_arch::x86::avx512f::_mm512_store_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_store_si512.html">core_arch::x86::avx512f::_mm512_store_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_storeu_epi32.html">core_arch::x86::avx512f::_mm512_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_storeu_epi64.html">core_arch::x86::avx512f::_mm512_storeu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_storeu_pd.html">core_arch::x86::avx512f::_mm512_storeu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_storeu_ps.html">core_arch::x86::avx512f::_mm512_storeu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_storeu_si512.html">core_arch::x86::avx512f::_mm512_storeu_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_stream_pd.html">core_arch::x86::avx512f::_mm512_stream_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_stream_ps.html">core_arch::x86::avx512f::_mm512_stream_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_stream_si512.html">core_arch::x86::avx512f::_mm512_stream_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sub_epi32.html">core_arch::x86::avx512f::_mm512_sub_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sub_epi64.html">core_arch::x86::avx512f::_mm512_sub_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sub_pd.html">core_arch::x86::avx512f::_mm512_sub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sub_ps.html">core_arch::x86::avx512f::_mm512_sub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sub_round_pd.html">core_arch::x86::avx512f::_mm512_sub_round_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_sub_round_ps.html">core_arch::x86::avx512f::_mm512_sub_round_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm512_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm512_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_test_epi32_mask.html">core_arch::x86::avx512f::_mm512_test_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_test_epi64_mask.html">core_arch::x86::avx512f::_mm512_test_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_testn_epi32_mask.html">core_arch::x86::avx512f::_mm512_testn_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_testn_epi64_mask.html">core_arch::x86::avx512f::_mm512_testn_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_undefined.html">core_arch::x86::avx512f::_mm512_undefined</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_undefined_epi32.html">core_arch::x86::avx512f::_mm512_undefined_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_undefined_pd.html">core_arch::x86::avx512f::_mm512_undefined_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_undefined_ps.html">core_arch::x86::avx512f::_mm512_undefined_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpackhi_epi32.html">core_arch::x86::avx512f::_mm512_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpackhi_epi64.html">core_arch::x86::avx512f::_mm512_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpackhi_pd.html">core_arch::x86::avx512f::_mm512_unpackhi_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpackhi_ps.html">core_arch::x86::avx512f::_mm512_unpackhi_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpacklo_epi32.html">core_arch::x86::avx512f::_mm512_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpacklo_epi64.html">core_arch::x86::avx512f::_mm512_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpacklo_pd.html">core_arch::x86::avx512f::_mm512_unpacklo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_unpacklo_ps.html">core_arch::x86::avx512f::_mm512_unpacklo_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_xor_epi32.html">core_arch::x86::avx512f::_mm512_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_xor_epi64.html">core_arch::x86::avx512f::_mm512_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_xor_si512.html">core_arch::x86::avx512f::_mm512_xor_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_zextpd128_pd512.html">core_arch::x86::avx512f::_mm512_zextpd128_pd512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_zextpd256_pd512.html">core_arch::x86::avx512f::_mm512_zextpd256_pd512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_zextps128_ps512.html">core_arch::x86::avx512f::_mm512_zextps128_ps512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_zextps256_ps512.html">core_arch::x86::avx512f::_mm512_zextps256_ps512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_zextsi128_si512.html">core_arch::x86::avx512f::_mm512_zextsi128_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm512_zextsi256_si512.html">core_arch::x86::avx512f::_mm512_zextsi256_si512</a></li><li><a href="core_arch/x86/avx512f/fn._mm_add_round_sd.html">core_arch::x86::avx512f::_mm_add_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_add_round_ss.html">core_arch::x86::avx512f::_mm_add_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_alignr_epi32.html">core_arch::x86::avx512f::_mm_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_alignr_epi64.html">core_arch::x86::avx512f::_mm_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_epi32_mask.html">core_arch::x86::avx512f::_mm_cmp_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_epi64_mask.html">core_arch::x86::avx512f::_mm_cmp_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_epu32_mask.html">core_arch::x86::avx512f::_mm_cmp_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_epu64_mask.html">core_arch::x86::avx512f::_mm_cmp_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_pd_mask.html">core_arch::x86::avx512f::_mm_cmp_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_ps_mask.html">core_arch::x86::avx512f::_mm_cmp_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_round_sd_mask.html">core_arch::x86::avx512f::_mm_cmp_round_sd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_round_ss_mask.html">core_arch::x86::avx512f::_mm_cmp_round_ss_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_sd_mask.html">core_arch::x86::avx512f::_mm_cmp_sd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmp_ss_mask.html">core_arch::x86::avx512f::_mm_cmp_ss_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpeq_epi32_mask.html">core_arch::x86::avx512f::_mm_cmpeq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpeq_epi64_mask.html">core_arch::x86::avx512f::_mm_cmpeq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpeq_epu32_mask.html">core_arch::x86::avx512f::_mm_cmpeq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpeq_epu64_mask.html">core_arch::x86::avx512f::_mm_cmpeq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpge_epi32_mask.html">core_arch::x86::avx512f::_mm_cmpge_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpge_epi64_mask.html">core_arch::x86::avx512f::_mm_cmpge_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpge_epu32_mask.html">core_arch::x86::avx512f::_mm_cmpge_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpge_epu64_mask.html">core_arch::x86::avx512f::_mm_cmpge_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpgt_epi32_mask.html">core_arch::x86::avx512f::_mm_cmpgt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpgt_epi64_mask.html">core_arch::x86::avx512f::_mm_cmpgt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpgt_epu32_mask.html">core_arch::x86::avx512f::_mm_cmpgt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpgt_epu64_mask.html">core_arch::x86::avx512f::_mm_cmpgt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmple_epi32_mask.html">core_arch::x86::avx512f::_mm_cmple_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmple_epi64_mask.html">core_arch::x86::avx512f::_mm_cmple_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmple_epu32_mask.html">core_arch::x86::avx512f::_mm_cmple_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmple_epu64_mask.html">core_arch::x86::avx512f::_mm_cmple_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmplt_epi32_mask.html">core_arch::x86::avx512f::_mm_cmplt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmplt_epi64_mask.html">core_arch::x86::avx512f::_mm_cmplt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmplt_epu32_mask.html">core_arch::x86::avx512f::_mm_cmplt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmplt_epu64_mask.html">core_arch::x86::avx512f::_mm_cmplt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpneq_epi32_mask.html">core_arch::x86::avx512f::_mm_cmpneq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpneq_epi64_mask.html">core_arch::x86::avx512f::_mm_cmpneq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpneq_epu32_mask.html">core_arch::x86::avx512f::_mm_cmpneq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cmpneq_epu64_mask.html">core_arch::x86::avx512f::_mm_cmpneq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_comi_round_sd.html">core_arch::x86::avx512f::_mm_comi_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_comi_round_ss.html">core_arch::x86::avx512f::_mm_comi_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundi32_ss.html">core_arch::x86::avx512f::_mm_cvt_roundi32_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundsd_i32.html">core_arch::x86::avx512f::_mm_cvt_roundsd_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundsd_si32.html">core_arch::x86::avx512f::_mm_cvt_roundsd_si32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundsd_ss.html">core_arch::x86::avx512f::_mm_cvt_roundsd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundsd_u32.html">core_arch::x86::avx512f::_mm_cvt_roundsd_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundsi32_ss.html">core_arch::x86::avx512f::_mm_cvt_roundsi32_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundss_i32.html">core_arch::x86::avx512f::_mm_cvt_roundss_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundss_sd.html">core_arch::x86::avx512f::_mm_cvt_roundss_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundss_si32.html">core_arch::x86::avx512f::_mm_cvt_roundss_si32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundss_u32.html">core_arch::x86::avx512f::_mm_cvt_roundss_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvt_roundu32_ss.html">core_arch::x86::avx512f::_mm_cvt_roundu32_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtepu32_pd.html">core_arch::x86::avx512f::_mm_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvti32_sd.html">core_arch::x86::avx512f::_mm_cvti32_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvti32_ss.html">core_arch::x86::avx512f::_mm_cvti32_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtpd_epu32.html">core_arch::x86::avx512f::_mm_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtps_epu32.html">core_arch::x86::avx512f::_mm_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtsd_i32.html">core_arch::x86::avx512f::_mm_cvtsd_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtsd_u32.html">core_arch::x86::avx512f::_mm_cvtsd_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtss_i32.html">core_arch::x86::avx512f::_mm_cvtss_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtss_u32.html">core_arch::x86::avx512f::_mm_cvtss_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtt_roundsd_i32.html">core_arch::x86::avx512f::_mm_cvtt_roundsd_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtt_roundsd_si32.html">core_arch::x86::avx512f::_mm_cvtt_roundsd_si32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtt_roundsd_u32.html">core_arch::x86::avx512f::_mm_cvtt_roundsd_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtt_roundss_i32.html">core_arch::x86::avx512f::_mm_cvtt_roundss_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtt_roundss_si32.html">core_arch::x86::avx512f::_mm_cvtt_roundss_si32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtt_roundss_u32.html">core_arch::x86::avx512f::_mm_cvtt_roundss_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvttpd_epu32.html">core_arch::x86::avx512f::_mm_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvttps_epu32.html">core_arch::x86::avx512f::_mm_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvttsd_i32.html">core_arch::x86::avx512f::_mm_cvttsd_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvttsd_u32.html">core_arch::x86::avx512f::_mm_cvttsd_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvttss_i32.html">core_arch::x86::avx512f::_mm_cvttss_i32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvttss_u32.html">core_arch::x86::avx512f::_mm_cvttss_u32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtu32_sd.html">core_arch::x86::avx512f::_mm_cvtu32_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtu32_ss.html">core_arch::x86::avx512f::_mm_cvtu32_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_div_round_sd.html">core_arch::x86::avx512f::_mm_div_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_div_round_ss.html">core_arch::x86::avx512f::_mm_div_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fixupimm_pd.html">core_arch::x86::avx512f::_mm_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fixupimm_ps.html">core_arch::x86::avx512f::_mm_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fixupimm_round_sd.html">core_arch::x86::avx512f::_mm_fixupimm_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fixupimm_round_ss.html">core_arch::x86::avx512f::_mm_fixupimm_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fixupimm_sd.html">core_arch::x86::avx512f::_mm_fixupimm_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fixupimm_ss.html">core_arch::x86::avx512f::_mm_fixupimm_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fmadd_round_sd.html">core_arch::x86::avx512f::_mm_fmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fmadd_round_ss.html">core_arch::x86::avx512f::_mm_fmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fmsub_round_sd.html">core_arch::x86::avx512f::_mm_fmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fmsub_round_ss.html">core_arch::x86::avx512f::_mm_fmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fnmadd_round_sd.html">core_arch::x86::avx512f::_mm_fnmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fnmadd_round_ss.html">core_arch::x86::avx512f::_mm_fnmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fnmsub_round_sd.html">core_arch::x86::avx512f::_mm_fnmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_fnmsub_round_ss.html">core_arch::x86::avx512f::_mm_fnmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getexp_pd.html">core_arch::x86::avx512f::_mm_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getexp_ps.html">core_arch::x86::avx512f::_mm_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getexp_round_sd.html">core_arch::x86::avx512f::_mm_getexp_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getexp_round_ss.html">core_arch::x86::avx512f::_mm_getexp_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getexp_sd.html">core_arch::x86::avx512f::_mm_getexp_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getexp_ss.html">core_arch::x86::avx512f::_mm_getexp_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getmant_pd.html">core_arch::x86::avx512f::_mm_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getmant_ps.html">core_arch::x86::avx512f::_mm_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getmant_round_sd.html">core_arch::x86::avx512f::_mm_getmant_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getmant_round_ss.html">core_arch::x86::avx512f::_mm_getmant_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getmant_sd.html">core_arch::x86::avx512f::_mm_getmant_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_getmant_ss.html">core_arch::x86::avx512f::_mm_getmant_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_load_epi32.html">core_arch::x86::avx512f::_mm_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_load_epi64.html">core_arch::x86::avx512f::_mm_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_loadu_epi32.html">core_arch::x86::avx512f::_mm_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_loadu_epi64.html">core_arch::x86::avx512f::_mm_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask2_permutex2var_epi32.html">core_arch::x86::avx512f::_mm_mask2_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask2_permutex2var_epi64.html">core_arch::x86::avx512f::_mm_mask2_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask2_permutex2var_pd.html">core_arch::x86::avx512f::_mm_mask2_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask2_permutex2var_ps.html">core_arch::x86::avx512f::_mm_mask2_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmadd_pd.html">core_arch::x86::avx512f::_mm_mask3_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmadd_ps.html">core_arch::x86::avx512f::_mm_mask3_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmadd_round_sd.html">core_arch::x86::avx512f::_mm_mask3_fmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmadd_round_ss.html">core_arch::x86::avx512f::_mm_mask3_fmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmadd_sd.html">core_arch::x86::avx512f::_mm_mask3_fmadd_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmadd_ss.html">core_arch::x86::avx512f::_mm_mask3_fmadd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmaddsub_pd.html">core_arch::x86::avx512f::_mm_mask3_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmaddsub_ps.html">core_arch::x86::avx512f::_mm_mask3_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsub_pd.html">core_arch::x86::avx512f::_mm_mask3_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsub_ps.html">core_arch::x86::avx512f::_mm_mask3_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsub_round_sd.html">core_arch::x86::avx512f::_mm_mask3_fmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsub_round_ss.html">core_arch::x86::avx512f::_mm_mask3_fmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsub_sd.html">core_arch::x86::avx512f::_mm_mask3_fmsub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsub_ss.html">core_arch::x86::avx512f::_mm_mask3_fmsub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsubadd_pd.html">core_arch::x86::avx512f::_mm_mask3_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fmsubadd_ps.html">core_arch::x86::avx512f::_mm_mask3_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmadd_pd.html">core_arch::x86::avx512f::_mm_mask3_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmadd_ps.html">core_arch::x86::avx512f::_mm_mask3_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmadd_round_sd.html">core_arch::x86::avx512f::_mm_mask3_fnmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmadd_round_ss.html">core_arch::x86::avx512f::_mm_mask3_fnmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmadd_sd.html">core_arch::x86::avx512f::_mm_mask3_fnmadd_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmadd_ss.html">core_arch::x86::avx512f::_mm_mask3_fnmadd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmsub_pd.html">core_arch::x86::avx512f::_mm_mask3_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmsub_ps.html">core_arch::x86::avx512f::_mm_mask3_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmsub_round_sd.html">core_arch::x86::avx512f::_mm_mask3_fnmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmsub_round_ss.html">core_arch::x86::avx512f::_mm_mask3_fnmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmsub_sd.html">core_arch::x86::avx512f::_mm_mask3_fnmsub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask3_fnmsub_ss.html">core_arch::x86::avx512f::_mm_mask3_fnmsub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_abs_epi32.html">core_arch::x86::avx512f::_mm_mask_abs_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_epi32.html">core_arch::x86::avx512f::_mm_mask_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_epi64.html">core_arch::x86::avx512f::_mm_mask_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_pd.html">core_arch::x86::avx512f::_mm_mask_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_ps.html">core_arch::x86::avx512f::_mm_mask_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_round_sd.html">core_arch::x86::avx512f::_mm_mask_add_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_round_ss.html">core_arch::x86::avx512f::_mm_mask_add_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_sd.html">core_arch::x86::avx512f::_mm_mask_add_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_add_ss.html">core_arch::x86::avx512f::_mm_mask_add_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_alignr_epi32.html">core_arch::x86::avx512f::_mm_mask_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_alignr_epi64.html">core_arch::x86::avx512f::_mm_mask_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_and_epi32.html">core_arch::x86::avx512f::_mm_mask_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_and_epi64.html">core_arch::x86::avx512f::_mm_mask_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_andnot_epi32.html">core_arch::x86::avx512f::_mm_mask_andnot_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_andnot_epi64.html">core_arch::x86::avx512f::_mm_mask_andnot_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_blend_epi32.html">core_arch::x86::avx512f::_mm_mask_blend_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_blend_epi64.html">core_arch::x86::avx512f::_mm_mask_blend_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_blend_pd.html">core_arch::x86::avx512f::_mm_mask_blend_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_blend_ps.html">core_arch::x86::avx512f::_mm_mask_blend_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_broadcastd_epi32.html">core_arch::x86::avx512f::_mm_mask_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_broadcastq_epi64.html">core_arch::x86::avx512f::_mm_mask_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_broadcastss_ps.html">core_arch::x86::avx512f::_mm_mask_broadcastss_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_epu32_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_epu64_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_pd_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_pd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_ps_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_ps_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_round_sd_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_round_sd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_round_ss_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_round_ss_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_sd_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_sd_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmp_ss_mask.html">core_arch::x86::avx512f::_mm_mask_cmp_ss_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpeq_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpeq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpeq_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpeq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpeq_epu32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpeq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpeq_epu64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpeq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpge_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpge_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpge_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpge_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpge_epu32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpge_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpge_epu64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpge_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpgt_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpgt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpgt_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpgt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpgt_epu32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpgt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpgt_epu64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpgt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmple_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_cmple_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmple_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_cmple_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmple_epu32_mask.html">core_arch::x86::avx512f::_mm_mask_cmple_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmple_epu64_mask.html">core_arch::x86::avx512f::_mm_mask_cmple_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmplt_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_cmplt_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmplt_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_cmplt_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmplt_epu32_mask.html">core_arch::x86::avx512f::_mm_mask_cmplt_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmplt_epu64_mask.html">core_arch::x86::avx512f::_mm_mask_cmplt_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpneq_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpneq_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpneq_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpneq_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpneq_epu32_mask.html">core_arch::x86::avx512f::_mm_mask_cmpneq_epu32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cmpneq_epu64_mask.html">core_arch::x86::avx512f::_mm_mask_cmpneq_epu64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compress_epi32.html">core_arch::x86::avx512f::_mm_mask_compress_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compress_epi64.html">core_arch::x86::avx512f::_mm_mask_compress_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compress_pd.html">core_arch::x86::avx512f::_mm_mask_compress_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compress_ps.html">core_arch::x86::avx512f::_mm_mask_compress_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compressstoreu_epi32.html">core_arch::x86::avx512f::_mm_mask_compressstoreu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compressstoreu_epi64.html">core_arch::x86::avx512f::_mm_mask_compressstoreu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compressstoreu_pd.html">core_arch::x86::avx512f::_mm_mask_compressstoreu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_compressstoreu_ps.html">core_arch::x86::avx512f::_mm_mask_compressstoreu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvt_roundps_ph.html">core_arch::x86::avx512f::_mm_mask_cvt_roundps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvt_roundsd_ss.html">core_arch::x86::avx512f::_mm_mask_cvt_roundsd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvt_roundss_sd.html">core_arch::x86::avx512f::_mm_mask_cvt_roundss_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi16_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi16_epi64.html">core_arch::x86::avx512f::_mm_mask_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi32_epi64.html">core_arch::x86::avx512f::_mm_mask_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi32_pd.html">core_arch::x86::avx512f::_mm_mask_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi32_ps.html">core_arch::x86::avx512f::_mm_mask_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi8_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepi8_epi64.html">core_arch::x86::avx512f::_mm_mask_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepu16_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepu16_epi64.html">core_arch::x86::avx512f::_mm_mask_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepu32_epi64.html">core_arch::x86::avx512f::_mm_mask_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepu32_pd.html">core_arch::x86::avx512f::_mm_mask_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepu8_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtepu8_epi64.html">core_arch::x86::avx512f::_mm_mask_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtpd_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtpd_epu32.html">core_arch::x86::avx512f::_mm_mask_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtpd_ps.html">core_arch::x86::avx512f::_mm_mask_cvtpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtph_ps.html">core_arch::x86::avx512f::_mm_mask_cvtph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtps_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtps_epu32.html">core_arch::x86::avx512f::_mm_mask_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtps_ph.html">core_arch::x86::avx512f::_mm_mask_cvtps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsd_ss.html">core_arch::x86::avx512f::_mm_mask_cvtsd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtsepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtsepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtsepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtsepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtsepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtsepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtss_sd.html">core_arch::x86::avx512f::_mm_mask_cvtss_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvttpd_epi32.html">core_arch::x86::avx512f::_mm_mask_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvttpd_epu32.html">core_arch::x86::avx512f::_mm_mask_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvttps_epi32.html">core_arch::x86::avx512f::_mm_mask_cvttps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvttps_epu32.html">core_arch::x86::avx512f::_mm_mask_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi32_storeu_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtusepi32_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi32_storeu_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtusepi32_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi64_storeu_epi16.html">core_arch::x86::avx512f::_mm_mask_cvtusepi64_storeu_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi64_storeu_epi32.html">core_arch::x86::avx512f::_mm_mask_cvtusepi64_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_cvtusepi64_storeu_epi8.html">core_arch::x86::avx512f::_mm_mask_cvtusepi64_storeu_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_div_pd.html">core_arch::x86::avx512f::_mm_mask_div_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_div_ps.html">core_arch::x86::avx512f::_mm_mask_div_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_div_round_sd.html">core_arch::x86::avx512f::_mm_mask_div_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_div_round_ss.html">core_arch::x86::avx512f::_mm_mask_div_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_div_sd.html">core_arch::x86::avx512f::_mm_mask_div_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_div_ss.html">core_arch::x86::avx512f::_mm_mask_div_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expand_epi32.html">core_arch::x86::avx512f::_mm_mask_expand_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expand_epi64.html">core_arch::x86::avx512f::_mm_mask_expand_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expand_pd.html">core_arch::x86::avx512f::_mm_mask_expand_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expand_ps.html">core_arch::x86::avx512f::_mm_mask_expand_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expandloadu_epi32.html">core_arch::x86::avx512f::_mm_mask_expandloadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expandloadu_epi64.html">core_arch::x86::avx512f::_mm_mask_expandloadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expandloadu_pd.html">core_arch::x86::avx512f::_mm_mask_expandloadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_expandloadu_ps.html">core_arch::x86::avx512f::_mm_mask_expandloadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fixupimm_pd.html">core_arch::x86::avx512f::_mm_mask_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fixupimm_ps.html">core_arch::x86::avx512f::_mm_mask_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fixupimm_round_sd.html">core_arch::x86::avx512f::_mm_mask_fixupimm_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fixupimm_round_ss.html">core_arch::x86::avx512f::_mm_mask_fixupimm_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fixupimm_sd.html">core_arch::x86::avx512f::_mm_mask_fixupimm_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fixupimm_ss.html">core_arch::x86::avx512f::_mm_mask_fixupimm_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmadd_pd.html">core_arch::x86::avx512f::_mm_mask_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmadd_ps.html">core_arch::x86::avx512f::_mm_mask_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmadd_round_sd.html">core_arch::x86::avx512f::_mm_mask_fmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmadd_round_ss.html">core_arch::x86::avx512f::_mm_mask_fmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmadd_sd.html">core_arch::x86::avx512f::_mm_mask_fmadd_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmadd_ss.html">core_arch::x86::avx512f::_mm_mask_fmadd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmaddsub_pd.html">core_arch::x86::avx512f::_mm_mask_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmaddsub_ps.html">core_arch::x86::avx512f::_mm_mask_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsub_pd.html">core_arch::x86::avx512f::_mm_mask_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsub_ps.html">core_arch::x86::avx512f::_mm_mask_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsub_round_sd.html">core_arch::x86::avx512f::_mm_mask_fmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsub_round_ss.html">core_arch::x86::avx512f::_mm_mask_fmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsub_sd.html">core_arch::x86::avx512f::_mm_mask_fmsub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsub_ss.html">core_arch::x86::avx512f::_mm_mask_fmsub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsubadd_pd.html">core_arch::x86::avx512f::_mm_mask_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fmsubadd_ps.html">core_arch::x86::avx512f::_mm_mask_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmadd_pd.html">core_arch::x86::avx512f::_mm_mask_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmadd_ps.html">core_arch::x86::avx512f::_mm_mask_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmadd_round_sd.html">core_arch::x86::avx512f::_mm_mask_fnmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmadd_round_ss.html">core_arch::x86::avx512f::_mm_mask_fnmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmadd_sd.html">core_arch::x86::avx512f::_mm_mask_fnmadd_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmadd_ss.html">core_arch::x86::avx512f::_mm_mask_fnmadd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmsub_pd.html">core_arch::x86::avx512f::_mm_mask_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmsub_ps.html">core_arch::x86::avx512f::_mm_mask_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmsub_round_sd.html">core_arch::x86::avx512f::_mm_mask_fnmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmsub_round_ss.html">core_arch::x86::avx512f::_mm_mask_fnmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmsub_sd.html">core_arch::x86::avx512f::_mm_mask_fnmsub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_fnmsub_ss.html">core_arch::x86::avx512f::_mm_mask_fnmsub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getexp_pd.html">core_arch::x86::avx512f::_mm_mask_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getexp_ps.html">core_arch::x86::avx512f::_mm_mask_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getexp_round_sd.html">core_arch::x86::avx512f::_mm_mask_getexp_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getexp_round_ss.html">core_arch::x86::avx512f::_mm_mask_getexp_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getexp_sd.html">core_arch::x86::avx512f::_mm_mask_getexp_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getexp_ss.html">core_arch::x86::avx512f::_mm_mask_getexp_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getmant_pd.html">core_arch::x86::avx512f::_mm_mask_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getmant_ps.html">core_arch::x86::avx512f::_mm_mask_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getmant_round_sd.html">core_arch::x86::avx512f::_mm_mask_getmant_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getmant_round_ss.html">core_arch::x86::avx512f::_mm_mask_getmant_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getmant_sd.html">core_arch::x86::avx512f::_mm_mask_getmant_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_getmant_ss.html">core_arch::x86::avx512f::_mm_mask_getmant_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_load_epi32.html">core_arch::x86::avx512f::_mm_mask_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_load_epi64.html">core_arch::x86::avx512f::_mm_mask_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_load_pd.html">core_arch::x86::avx512f::_mm_mask_load_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_load_ps.html">core_arch::x86::avx512f::_mm_mask_load_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_loadu_epi32.html">core_arch::x86::avx512f::_mm_mask_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_loadu_epi64.html">core_arch::x86::avx512f::_mm_mask_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_loadu_pd.html">core_arch::x86::avx512f::_mm_mask_loadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_loadu_ps.html">core_arch::x86::avx512f::_mm_mask_loadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_epi32.html">core_arch::x86::avx512f::_mm_mask_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_epi64.html">core_arch::x86::avx512f::_mm_mask_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_epu32.html">core_arch::x86::avx512f::_mm_mask_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_epu64.html">core_arch::x86::avx512f::_mm_mask_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_pd.html">core_arch::x86::avx512f::_mm_mask_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_ps.html">core_arch::x86::avx512f::_mm_mask_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_round_sd.html">core_arch::x86::avx512f::_mm_mask_max_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_round_ss.html">core_arch::x86::avx512f::_mm_mask_max_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_sd.html">core_arch::x86::avx512f::_mm_mask_max_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_max_ss.html">core_arch::x86::avx512f::_mm_mask_max_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_epi32.html">core_arch::x86::avx512f::_mm_mask_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_epu32.html">core_arch::x86::avx512f::_mm_mask_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_epu64.html">core_arch::x86::avx512f::_mm_mask_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_pd.html">core_arch::x86::avx512f::_mm_mask_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_ps.html">core_arch::x86::avx512f::_mm_mask_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_round_sd.html">core_arch::x86::avx512f::_mm_mask_min_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_round_ss.html">core_arch::x86::avx512f::_mm_mask_min_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_sd.html">core_arch::x86::avx512f::_mm_mask_min_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_min_ss.html">core_arch::x86::avx512f::_mm_mask_min_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mov_epi32.html">core_arch::x86::avx512f::_mm_mask_mov_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mov_epi64.html">core_arch::x86::avx512f::_mm_mask_mov_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mov_pd.html">core_arch::x86::avx512f::_mm_mask_mov_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mov_ps.html">core_arch::x86::avx512f::_mm_mask_mov_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_move_sd.html">core_arch::x86::avx512f::_mm_mask_move_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_move_ss.html">core_arch::x86::avx512f::_mm_mask_move_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_movedup_pd.html">core_arch::x86::avx512f::_mm_mask_movedup_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_movehdup_ps.html">core_arch::x86::avx512f::_mm_mask_movehdup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_moveldup_ps.html">core_arch::x86::avx512f::_mm_mask_moveldup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_epi32.html">core_arch::x86::avx512f::_mm_mask_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_epu32.html">core_arch::x86::avx512f::_mm_mask_mul_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_pd.html">core_arch::x86::avx512f::_mm_mask_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_ps.html">core_arch::x86::avx512f::_mm_mask_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_round_sd.html">core_arch::x86::avx512f::_mm_mask_mul_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_round_ss.html">core_arch::x86::avx512f::_mm_mask_mul_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_sd.html">core_arch::x86::avx512f::_mm_mask_mul_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mul_ss.html">core_arch::x86::avx512f::_mm_mask_mul_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_mullo_epi32.html">core_arch::x86::avx512f::_mm_mask_mullo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_or_epi32.html">core_arch::x86::avx512f::_mm_mask_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_or_epi64.html">core_arch::x86::avx512f::_mm_mask_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permute_pd.html">core_arch::x86::avx512f::_mm_mask_permute_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permute_ps.html">core_arch::x86::avx512f::_mm_mask_permute_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permutevar_pd.html">core_arch::x86::avx512f::_mm_mask_permutevar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permutevar_ps.html">core_arch::x86::avx512f::_mm_mask_permutevar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permutex2var_epi32.html">core_arch::x86::avx512f::_mm_mask_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permutex2var_epi64.html">core_arch::x86::avx512f::_mm_mask_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permutex2var_pd.html">core_arch::x86::avx512f::_mm_mask_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_permutex2var_ps.html">core_arch::x86::avx512f::_mm_mask_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rcp14_pd.html">core_arch::x86::avx512f::_mm_mask_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rcp14_ps.html">core_arch::x86::avx512f::_mm_mask_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rcp14_sd.html">core_arch::x86::avx512f::_mm_mask_rcp14_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rcp14_ss.html">core_arch::x86::avx512f::_mm_mask_rcp14_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rol_epi32.html">core_arch::x86::avx512f::_mm_mask_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rol_epi64.html">core_arch::x86::avx512f::_mm_mask_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rolv_epi32.html">core_arch::x86::avx512f::_mm_mask_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rolv_epi64.html">core_arch::x86::avx512f::_mm_mask_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_ror_epi32.html">core_arch::x86::avx512f::_mm_mask_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_ror_epi64.html">core_arch::x86::avx512f::_mm_mask_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rorv_epi32.html">core_arch::x86::avx512f::_mm_mask_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rorv_epi64.html">core_arch::x86::avx512f::_mm_mask_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_roundscale_pd.html">core_arch::x86::avx512f::_mm_mask_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_roundscale_ps.html">core_arch::x86::avx512f::_mm_mask_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_roundscale_round_sd.html">core_arch::x86::avx512f::_mm_mask_roundscale_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_roundscale_round_ss.html">core_arch::x86::avx512f::_mm_mask_roundscale_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_roundscale_sd.html">core_arch::x86::avx512f::_mm_mask_roundscale_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_roundscale_ss.html">core_arch::x86::avx512f::_mm_mask_roundscale_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rsqrt14_pd.html">core_arch::x86::avx512f::_mm_mask_rsqrt14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rsqrt14_ps.html">core_arch::x86::avx512f::_mm_mask_rsqrt14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rsqrt14_sd.html">core_arch::x86::avx512f::_mm_mask_rsqrt14_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_rsqrt14_ss.html">core_arch::x86::avx512f::_mm_mask_rsqrt14_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_scalef_pd.html">core_arch::x86::avx512f::_mm_mask_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_scalef_ps.html">core_arch::x86::avx512f::_mm_mask_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_scalef_round_sd.html">core_arch::x86::avx512f::_mm_mask_scalef_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_scalef_round_ss.html">core_arch::x86::avx512f::_mm_mask_scalef_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_scalef_sd.html">core_arch::x86::avx512f::_mm_mask_scalef_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_scalef_ss.html">core_arch::x86::avx512f::_mm_mask_scalef_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_set1_epi32.html">core_arch::x86::avx512f::_mm_mask_set1_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_set1_epi64.html">core_arch::x86::avx512f::_mm_mask_set1_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_shuffle_epi32.html">core_arch::x86::avx512f::_mm_mask_shuffle_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_shuffle_pd.html">core_arch::x86::avx512f::_mm_mask_shuffle_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_shuffle_ps.html">core_arch::x86::avx512f::_mm_mask_shuffle_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sll_epi32.html">core_arch::x86::avx512f::_mm_mask_sll_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sll_epi64.html">core_arch::x86::avx512f::_mm_mask_sll_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_slli_epi32.html">core_arch::x86::avx512f::_mm_mask_slli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_slli_epi64.html">core_arch::x86::avx512f::_mm_mask_slli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sllv_epi32.html">core_arch::x86::avx512f::_mm_mask_sllv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sllv_epi64.html">core_arch::x86::avx512f::_mm_mask_sllv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sqrt_pd.html">core_arch::x86::avx512f::_mm_mask_sqrt_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sqrt_ps.html">core_arch::x86::avx512f::_mm_mask_sqrt_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sqrt_round_sd.html">core_arch::x86::avx512f::_mm_mask_sqrt_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sqrt_round_ss.html">core_arch::x86::avx512f::_mm_mask_sqrt_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sqrt_sd.html">core_arch::x86::avx512f::_mm_mask_sqrt_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sqrt_ss.html">core_arch::x86::avx512f::_mm_mask_sqrt_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sra_epi32.html">core_arch::x86::avx512f::_mm_mask_sra_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sra_epi64.html">core_arch::x86::avx512f::_mm_mask_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srai_epi32.html">core_arch::x86::avx512f::_mm_mask_srai_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srai_epi64.html">core_arch::x86::avx512f::_mm_mask_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srav_epi32.html">core_arch::x86::avx512f::_mm_mask_srav_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srav_epi64.html">core_arch::x86::avx512f::_mm_mask_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srl_epi32.html">core_arch::x86::avx512f::_mm_mask_srl_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srl_epi64.html">core_arch::x86::avx512f::_mm_mask_srl_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srli_epi32.html">core_arch::x86::avx512f::_mm_mask_srli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srli_epi64.html">core_arch::x86::avx512f::_mm_mask_srli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srlv_epi32.html">core_arch::x86::avx512f::_mm_mask_srlv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_srlv_epi64.html">core_arch::x86::avx512f::_mm_mask_srlv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_store_epi32.html">core_arch::x86::avx512f::_mm_mask_store_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_store_epi64.html">core_arch::x86::avx512f::_mm_mask_store_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_store_pd.html">core_arch::x86::avx512f::_mm_mask_store_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_store_ps.html">core_arch::x86::avx512f::_mm_mask_store_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_storeu_epi32.html">core_arch::x86::avx512f::_mm_mask_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_storeu_epi64.html">core_arch::x86::avx512f::_mm_mask_storeu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_storeu_pd.html">core_arch::x86::avx512f::_mm_mask_storeu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_storeu_ps.html">core_arch::x86::avx512f::_mm_mask_storeu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_epi32.html">core_arch::x86::avx512f::_mm_mask_sub_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_epi64.html">core_arch::x86::avx512f::_mm_mask_sub_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_pd.html">core_arch::x86::avx512f::_mm_mask_sub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_ps.html">core_arch::x86::avx512f::_mm_mask_sub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_round_sd.html">core_arch::x86::avx512f::_mm_mask_sub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_round_ss.html">core_arch::x86::avx512f::_mm_mask_sub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_sd.html">core_arch::x86::avx512f::_mm_mask_sub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_sub_ss.html">core_arch::x86::avx512f::_mm_mask_sub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm_mask_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm_mask_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_test_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_test_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_test_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_test_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_testn_epi32_mask.html">core_arch::x86::avx512f::_mm_mask_testn_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_testn_epi64_mask.html">core_arch::x86::avx512f::_mm_mask_testn_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpackhi_epi32.html">core_arch::x86::avx512f::_mm_mask_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpackhi_epi64.html">core_arch::x86::avx512f::_mm_mask_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpackhi_pd.html">core_arch::x86::avx512f::_mm_mask_unpackhi_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpackhi_ps.html">core_arch::x86::avx512f::_mm_mask_unpackhi_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpacklo_epi32.html">core_arch::x86::avx512f::_mm_mask_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpacklo_epi64.html">core_arch::x86::avx512f::_mm_mask_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpacklo_pd.html">core_arch::x86::avx512f::_mm_mask_unpacklo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_unpacklo_ps.html">core_arch::x86::avx512f::_mm_mask_unpacklo_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_xor_epi32.html">core_arch::x86::avx512f::_mm_mask_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mask_xor_epi64.html">core_arch::x86::avx512f::_mm_mask_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_abs_epi32.html">core_arch::x86::avx512f::_mm_maskz_abs_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_epi32.html">core_arch::x86::avx512f::_mm_maskz_add_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_epi64.html">core_arch::x86::avx512f::_mm_maskz_add_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_pd.html">core_arch::x86::avx512f::_mm_maskz_add_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_ps.html">core_arch::x86::avx512f::_mm_maskz_add_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_round_sd.html">core_arch::x86::avx512f::_mm_maskz_add_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_round_ss.html">core_arch::x86::avx512f::_mm_maskz_add_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_sd.html">core_arch::x86::avx512f::_mm_maskz_add_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_add_ss.html">core_arch::x86::avx512f::_mm_maskz_add_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_alignr_epi32.html">core_arch::x86::avx512f::_mm_maskz_alignr_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_alignr_epi64.html">core_arch::x86::avx512f::_mm_maskz_alignr_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_and_epi32.html">core_arch::x86::avx512f::_mm_maskz_and_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_and_epi64.html">core_arch::x86::avx512f::_mm_maskz_and_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_andnot_epi32.html">core_arch::x86::avx512f::_mm_maskz_andnot_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_andnot_epi64.html">core_arch::x86::avx512f::_mm_maskz_andnot_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_broadcastd_epi32.html">core_arch::x86::avx512f::_mm_maskz_broadcastd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_broadcastq_epi64.html">core_arch::x86::avx512f::_mm_maskz_broadcastq_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_broadcastss_ps.html">core_arch::x86::avx512f::_mm_maskz_broadcastss_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_compress_epi32.html">core_arch::x86::avx512f::_mm_maskz_compress_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_compress_epi64.html">core_arch::x86::avx512f::_mm_maskz_compress_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_compress_pd.html">core_arch::x86::avx512f::_mm_maskz_compress_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_compress_ps.html">core_arch::x86::avx512f::_mm_maskz_compress_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvt_roundps_ph.html">core_arch::x86::avx512f::_mm_maskz_cvt_roundps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvt_roundsd_ss.html">core_arch::x86::avx512f::_mm_maskz_cvt_roundsd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvt_roundss_sd.html">core_arch::x86::avx512f::_mm_maskz_cvt_roundss_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi16_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtepi16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi16_epi64.html">core_arch::x86::avx512f::_mm_maskz_cvtepi16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi32_epi16.html">core_arch::x86::avx512f::_mm_maskz_cvtepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi32_epi64.html">core_arch::x86::avx512f::_mm_maskz_cvtepi32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi32_epi8.html">core_arch::x86::avx512f::_mm_maskz_cvtepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi32_pd.html">core_arch::x86::avx512f::_mm_maskz_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi32_ps.html">core_arch::x86::avx512f::_mm_maskz_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi64_epi16.html">core_arch::x86::avx512f::_mm_maskz_cvtepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi64_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi64_epi8.html">core_arch::x86::avx512f::_mm_maskz_cvtepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi8_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtepi8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepi8_epi64.html">core_arch::x86::avx512f::_mm_maskz_cvtepi8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepu16_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtepu16_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepu16_epi64.html">core_arch::x86::avx512f::_mm_maskz_cvtepu16_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepu32_epi64.html">core_arch::x86::avx512f::_mm_maskz_cvtepu32_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepu32_pd.html">core_arch::x86::avx512f::_mm_maskz_cvtepu32_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepu8_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtepu8_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtepu8_epi64.html">core_arch::x86::avx512f::_mm_maskz_cvtepu8_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtpd_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtpd_epu32.html">core_arch::x86::avx512f::_mm_maskz_cvtpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtpd_ps.html">core_arch::x86::avx512f::_mm_maskz_cvtpd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtph_ps.html">core_arch::x86::avx512f::_mm_maskz_cvtph_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtps_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtps_epu32.html">core_arch::x86::avx512f::_mm_maskz_cvtps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtps_ph.html">core_arch::x86::avx512f::_mm_maskz_cvtps_ph</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtsd_ss.html">core_arch::x86::avx512f::_mm_maskz_cvtsd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtsepi32_epi16.html">core_arch::x86::avx512f::_mm_maskz_cvtsepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtsepi32_epi8.html">core_arch::x86::avx512f::_mm_maskz_cvtsepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtsepi64_epi16.html">core_arch::x86::avx512f::_mm_maskz_cvtsepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtsepi64_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtsepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtsepi64_epi8.html">core_arch::x86::avx512f::_mm_maskz_cvtsepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtss_sd.html">core_arch::x86::avx512f::_mm_maskz_cvtss_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvttpd_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvttpd_epu32.html">core_arch::x86::avx512f::_mm_maskz_cvttpd_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvttps_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvttps_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvttps_epu32.html">core_arch::x86::avx512f::_mm_maskz_cvttps_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtusepi32_epi16.html">core_arch::x86::avx512f::_mm_maskz_cvtusepi32_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtusepi32_epi8.html">core_arch::x86::avx512f::_mm_maskz_cvtusepi32_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtusepi64_epi16.html">core_arch::x86::avx512f::_mm_maskz_cvtusepi64_epi16</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtusepi64_epi32.html">core_arch::x86::avx512f::_mm_maskz_cvtusepi64_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_cvtusepi64_epi8.html">core_arch::x86::avx512f::_mm_maskz_cvtusepi64_epi8</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_div_pd.html">core_arch::x86::avx512f::_mm_maskz_div_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_div_ps.html">core_arch::x86::avx512f::_mm_maskz_div_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_div_round_sd.html">core_arch::x86::avx512f::_mm_maskz_div_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_div_round_ss.html">core_arch::x86::avx512f::_mm_maskz_div_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_div_sd.html">core_arch::x86::avx512f::_mm_maskz_div_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_div_ss.html">core_arch::x86::avx512f::_mm_maskz_div_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expand_epi32.html">core_arch::x86::avx512f::_mm_maskz_expand_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expand_epi64.html">core_arch::x86::avx512f::_mm_maskz_expand_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expand_pd.html">core_arch::x86::avx512f::_mm_maskz_expand_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expand_ps.html">core_arch::x86::avx512f::_mm_maskz_expand_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expandloadu_epi32.html">core_arch::x86::avx512f::_mm_maskz_expandloadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expandloadu_epi64.html">core_arch::x86::avx512f::_mm_maskz_expandloadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expandloadu_pd.html">core_arch::x86::avx512f::_mm_maskz_expandloadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_expandloadu_ps.html">core_arch::x86::avx512f::_mm_maskz_expandloadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fixupimm_pd.html">core_arch::x86::avx512f::_mm_maskz_fixupimm_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fixupimm_ps.html">core_arch::x86::avx512f::_mm_maskz_fixupimm_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fixupimm_round_sd.html">core_arch::x86::avx512f::_mm_maskz_fixupimm_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fixupimm_round_ss.html">core_arch::x86::avx512f::_mm_maskz_fixupimm_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fixupimm_sd.html">core_arch::x86::avx512f::_mm_maskz_fixupimm_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fixupimm_ss.html">core_arch::x86::avx512f::_mm_maskz_fixupimm_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmadd_pd.html">core_arch::x86::avx512f::_mm_maskz_fmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmadd_ps.html">core_arch::x86::avx512f::_mm_maskz_fmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmadd_round_sd.html">core_arch::x86::avx512f::_mm_maskz_fmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmadd_round_ss.html">core_arch::x86::avx512f::_mm_maskz_fmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmadd_sd.html">core_arch::x86::avx512f::_mm_maskz_fmadd_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmadd_ss.html">core_arch::x86::avx512f::_mm_maskz_fmadd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmaddsub_pd.html">core_arch::x86::avx512f::_mm_maskz_fmaddsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmaddsub_ps.html">core_arch::x86::avx512f::_mm_maskz_fmaddsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsub_pd.html">core_arch::x86::avx512f::_mm_maskz_fmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsub_ps.html">core_arch::x86::avx512f::_mm_maskz_fmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsub_round_sd.html">core_arch::x86::avx512f::_mm_maskz_fmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsub_round_ss.html">core_arch::x86::avx512f::_mm_maskz_fmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsub_sd.html">core_arch::x86::avx512f::_mm_maskz_fmsub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsub_ss.html">core_arch::x86::avx512f::_mm_maskz_fmsub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsubadd_pd.html">core_arch::x86::avx512f::_mm_maskz_fmsubadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fmsubadd_ps.html">core_arch::x86::avx512f::_mm_maskz_fmsubadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmadd_pd.html">core_arch::x86::avx512f::_mm_maskz_fnmadd_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmadd_ps.html">core_arch::x86::avx512f::_mm_maskz_fnmadd_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmadd_round_sd.html">core_arch::x86::avx512f::_mm_maskz_fnmadd_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmadd_round_ss.html">core_arch::x86::avx512f::_mm_maskz_fnmadd_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmadd_sd.html">core_arch::x86::avx512f::_mm_maskz_fnmadd_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmadd_ss.html">core_arch::x86::avx512f::_mm_maskz_fnmadd_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmsub_pd.html">core_arch::x86::avx512f::_mm_maskz_fnmsub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmsub_ps.html">core_arch::x86::avx512f::_mm_maskz_fnmsub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmsub_round_sd.html">core_arch::x86::avx512f::_mm_maskz_fnmsub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmsub_round_ss.html">core_arch::x86::avx512f::_mm_maskz_fnmsub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmsub_sd.html">core_arch::x86::avx512f::_mm_maskz_fnmsub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_fnmsub_ss.html">core_arch::x86::avx512f::_mm_maskz_fnmsub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getexp_pd.html">core_arch::x86::avx512f::_mm_maskz_getexp_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getexp_ps.html">core_arch::x86::avx512f::_mm_maskz_getexp_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getexp_round_sd.html">core_arch::x86::avx512f::_mm_maskz_getexp_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getexp_round_ss.html">core_arch::x86::avx512f::_mm_maskz_getexp_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getexp_sd.html">core_arch::x86::avx512f::_mm_maskz_getexp_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getexp_ss.html">core_arch::x86::avx512f::_mm_maskz_getexp_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getmant_pd.html">core_arch::x86::avx512f::_mm_maskz_getmant_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getmant_ps.html">core_arch::x86::avx512f::_mm_maskz_getmant_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getmant_round_sd.html">core_arch::x86::avx512f::_mm_maskz_getmant_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getmant_round_ss.html">core_arch::x86::avx512f::_mm_maskz_getmant_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getmant_sd.html">core_arch::x86::avx512f::_mm_maskz_getmant_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_getmant_ss.html">core_arch::x86::avx512f::_mm_maskz_getmant_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_load_epi32.html">core_arch::x86::avx512f::_mm_maskz_load_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_load_epi64.html">core_arch::x86::avx512f::_mm_maskz_load_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_load_pd.html">core_arch::x86::avx512f::_mm_maskz_load_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_load_ps.html">core_arch::x86::avx512f::_mm_maskz_load_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_loadu_epi32.html">core_arch::x86::avx512f::_mm_maskz_loadu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_loadu_epi64.html">core_arch::x86::avx512f::_mm_maskz_loadu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_loadu_pd.html">core_arch::x86::avx512f::_mm_maskz_loadu_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_loadu_ps.html">core_arch::x86::avx512f::_mm_maskz_loadu_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_epi32.html">core_arch::x86::avx512f::_mm_maskz_max_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_epi64.html">core_arch::x86::avx512f::_mm_maskz_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_epu32.html">core_arch::x86::avx512f::_mm_maskz_max_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_epu64.html">core_arch::x86::avx512f::_mm_maskz_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_pd.html">core_arch::x86::avx512f::_mm_maskz_max_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_ps.html">core_arch::x86::avx512f::_mm_maskz_max_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_round_sd.html">core_arch::x86::avx512f::_mm_maskz_max_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_round_ss.html">core_arch::x86::avx512f::_mm_maskz_max_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_sd.html">core_arch::x86::avx512f::_mm_maskz_max_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_max_ss.html">core_arch::x86::avx512f::_mm_maskz_max_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_epi32.html">core_arch::x86::avx512f::_mm_maskz_min_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_epu32.html">core_arch::x86::avx512f::_mm_maskz_min_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_epu64.html">core_arch::x86::avx512f::_mm_maskz_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_pd.html">core_arch::x86::avx512f::_mm_maskz_min_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_ps.html">core_arch::x86::avx512f::_mm_maskz_min_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_round_sd.html">core_arch::x86::avx512f::_mm_maskz_min_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_round_ss.html">core_arch::x86::avx512f::_mm_maskz_min_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_sd.html">core_arch::x86::avx512f::_mm_maskz_min_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_min_ss.html">core_arch::x86::avx512f::_mm_maskz_min_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mov_epi32.html">core_arch::x86::avx512f::_mm_maskz_mov_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mov_epi64.html">core_arch::x86::avx512f::_mm_maskz_mov_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mov_pd.html">core_arch::x86::avx512f::_mm_maskz_mov_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mov_ps.html">core_arch::x86::avx512f::_mm_maskz_mov_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_move_sd.html">core_arch::x86::avx512f::_mm_maskz_move_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_move_ss.html">core_arch::x86::avx512f::_mm_maskz_move_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_movedup_pd.html">core_arch::x86::avx512f::_mm_maskz_movedup_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_movehdup_ps.html">core_arch::x86::avx512f::_mm_maskz_movehdup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_moveldup_ps.html">core_arch::x86::avx512f::_mm_maskz_moveldup_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_epi32.html">core_arch::x86::avx512f::_mm_maskz_mul_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_epu32.html">core_arch::x86::avx512f::_mm_maskz_mul_epu32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_pd.html">core_arch::x86::avx512f::_mm_maskz_mul_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_ps.html">core_arch::x86::avx512f::_mm_maskz_mul_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_round_sd.html">core_arch::x86::avx512f::_mm_maskz_mul_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_round_ss.html">core_arch::x86::avx512f::_mm_maskz_mul_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_sd.html">core_arch::x86::avx512f::_mm_maskz_mul_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mul_ss.html">core_arch::x86::avx512f::_mm_maskz_mul_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_mullo_epi32.html">core_arch::x86::avx512f::_mm_maskz_mullo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_or_epi32.html">core_arch::x86::avx512f::_mm_maskz_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_or_epi64.html">core_arch::x86::avx512f::_mm_maskz_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permute_pd.html">core_arch::x86::avx512f::_mm_maskz_permute_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permute_ps.html">core_arch::x86::avx512f::_mm_maskz_permute_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permutevar_pd.html">core_arch::x86::avx512f::_mm_maskz_permutevar_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permutevar_ps.html">core_arch::x86::avx512f::_mm_maskz_permutevar_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permutex2var_epi32.html">core_arch::x86::avx512f::_mm_maskz_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permutex2var_epi64.html">core_arch::x86::avx512f::_mm_maskz_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permutex2var_pd.html">core_arch::x86::avx512f::_mm_maskz_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_permutex2var_ps.html">core_arch::x86::avx512f::_mm_maskz_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rcp14_pd.html">core_arch::x86::avx512f::_mm_maskz_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rcp14_ps.html">core_arch::x86::avx512f::_mm_maskz_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rcp14_sd.html">core_arch::x86::avx512f::_mm_maskz_rcp14_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rcp14_ss.html">core_arch::x86::avx512f::_mm_maskz_rcp14_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rol_epi32.html">core_arch::x86::avx512f::_mm_maskz_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rol_epi64.html">core_arch::x86::avx512f::_mm_maskz_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rolv_epi32.html">core_arch::x86::avx512f::_mm_maskz_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rolv_epi64.html">core_arch::x86::avx512f::_mm_maskz_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_ror_epi32.html">core_arch::x86::avx512f::_mm_maskz_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_ror_epi64.html">core_arch::x86::avx512f::_mm_maskz_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rorv_epi32.html">core_arch::x86::avx512f::_mm_maskz_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rorv_epi64.html">core_arch::x86::avx512f::_mm_maskz_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_roundscale_pd.html">core_arch::x86::avx512f::_mm_maskz_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_roundscale_ps.html">core_arch::x86::avx512f::_mm_maskz_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_roundscale_round_sd.html">core_arch::x86::avx512f::_mm_maskz_roundscale_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_roundscale_round_ss.html">core_arch::x86::avx512f::_mm_maskz_roundscale_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_roundscale_sd.html">core_arch::x86::avx512f::_mm_maskz_roundscale_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_roundscale_ss.html">core_arch::x86::avx512f::_mm_maskz_roundscale_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rsqrt14_pd.html">core_arch::x86::avx512f::_mm_maskz_rsqrt14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rsqrt14_ps.html">core_arch::x86::avx512f::_mm_maskz_rsqrt14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rsqrt14_sd.html">core_arch::x86::avx512f::_mm_maskz_rsqrt14_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_rsqrt14_ss.html">core_arch::x86::avx512f::_mm_maskz_rsqrt14_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_scalef_pd.html">core_arch::x86::avx512f::_mm_maskz_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_scalef_ps.html">core_arch::x86::avx512f::_mm_maskz_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_scalef_round_sd.html">core_arch::x86::avx512f::_mm_maskz_scalef_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_scalef_round_ss.html">core_arch::x86::avx512f::_mm_maskz_scalef_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_scalef_sd.html">core_arch::x86::avx512f::_mm_maskz_scalef_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_scalef_ss.html">core_arch::x86::avx512f::_mm_maskz_scalef_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_set1_epi32.html">core_arch::x86::avx512f::_mm_maskz_set1_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_set1_epi64.html">core_arch::x86::avx512f::_mm_maskz_set1_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_shuffle_epi32.html">core_arch::x86::avx512f::_mm_maskz_shuffle_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_shuffle_pd.html">core_arch::x86::avx512f::_mm_maskz_shuffle_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_shuffle_ps.html">core_arch::x86::avx512f::_mm_maskz_shuffle_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sll_epi32.html">core_arch::x86::avx512f::_mm_maskz_sll_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sll_epi64.html">core_arch::x86::avx512f::_mm_maskz_sll_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_slli_epi32.html">core_arch::x86::avx512f::_mm_maskz_slli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_slli_epi64.html">core_arch::x86::avx512f::_mm_maskz_slli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sllv_epi32.html">core_arch::x86::avx512f::_mm_maskz_sllv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sllv_epi64.html">core_arch::x86::avx512f::_mm_maskz_sllv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sqrt_pd.html">core_arch::x86::avx512f::_mm_maskz_sqrt_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sqrt_ps.html">core_arch::x86::avx512f::_mm_maskz_sqrt_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sqrt_round_sd.html">core_arch::x86::avx512f::_mm_maskz_sqrt_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sqrt_round_ss.html">core_arch::x86::avx512f::_mm_maskz_sqrt_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sqrt_sd.html">core_arch::x86::avx512f::_mm_maskz_sqrt_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sqrt_ss.html">core_arch::x86::avx512f::_mm_maskz_sqrt_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sra_epi32.html">core_arch::x86::avx512f::_mm_maskz_sra_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sra_epi64.html">core_arch::x86::avx512f::_mm_maskz_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srai_epi32.html">core_arch::x86::avx512f::_mm_maskz_srai_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srai_epi64.html">core_arch::x86::avx512f::_mm_maskz_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srav_epi32.html">core_arch::x86::avx512f::_mm_maskz_srav_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srav_epi64.html">core_arch::x86::avx512f::_mm_maskz_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srl_epi32.html">core_arch::x86::avx512f::_mm_maskz_srl_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srl_epi64.html">core_arch::x86::avx512f::_mm_maskz_srl_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srli_epi32.html">core_arch::x86::avx512f::_mm_maskz_srli_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srli_epi64.html">core_arch::x86::avx512f::_mm_maskz_srli_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srlv_epi32.html">core_arch::x86::avx512f::_mm_maskz_srlv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_srlv_epi64.html">core_arch::x86::avx512f::_mm_maskz_srlv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_epi32.html">core_arch::x86::avx512f::_mm_maskz_sub_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_epi64.html">core_arch::x86::avx512f::_mm_maskz_sub_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_pd.html">core_arch::x86::avx512f::_mm_maskz_sub_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_ps.html">core_arch::x86::avx512f::_mm_maskz_sub_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_round_sd.html">core_arch::x86::avx512f::_mm_maskz_sub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_round_ss.html">core_arch::x86::avx512f::_mm_maskz_sub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_sd.html">core_arch::x86::avx512f::_mm_maskz_sub_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_sub_ss.html">core_arch::x86::avx512f::_mm_maskz_sub_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm_maskz_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm_maskz_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpackhi_epi32.html">core_arch::x86::avx512f::_mm_maskz_unpackhi_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpackhi_epi64.html">core_arch::x86::avx512f::_mm_maskz_unpackhi_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpackhi_pd.html">core_arch::x86::avx512f::_mm_maskz_unpackhi_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpackhi_ps.html">core_arch::x86::avx512f::_mm_maskz_unpackhi_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpacklo_epi32.html">core_arch::x86::avx512f::_mm_maskz_unpacklo_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpacklo_epi64.html">core_arch::x86::avx512f::_mm_maskz_unpacklo_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpacklo_pd.html">core_arch::x86::avx512f::_mm_maskz_unpacklo_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_unpacklo_ps.html">core_arch::x86::avx512f::_mm_maskz_unpacklo_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_xor_epi32.html">core_arch::x86::avx512f::_mm_maskz_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_maskz_xor_epi64.html">core_arch::x86::avx512f::_mm_maskz_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_max_epi64.html">core_arch::x86::avx512f::_mm_max_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_max_epu64.html">core_arch::x86::avx512f::_mm_max_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_max_round_sd.html">core_arch::x86::avx512f::_mm_max_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_max_round_ss.html">core_arch::x86::avx512f::_mm_max_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_min_epu64.html">core_arch::x86::avx512f::_mm_min_epu64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_min_round_sd.html">core_arch::x86::avx512f::_mm_min_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_min_round_ss.html">core_arch::x86::avx512f::_mm_min_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mul_round_sd.html">core_arch::x86::avx512f::_mm_mul_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_mul_round_ss.html">core_arch::x86::avx512f::_mm_mul_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_or_epi32.html">core_arch::x86::avx512f::_mm_or_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_or_epi64.html">core_arch::x86::avx512f::_mm_or_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_permutex2var_epi32.html">core_arch::x86::avx512f::_mm_permutex2var_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_permutex2var_epi64.html">core_arch::x86::avx512f::_mm_permutex2var_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_permutex2var_pd.html">core_arch::x86::avx512f::_mm_permutex2var_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_permutex2var_ps.html">core_arch::x86::avx512f::_mm_permutex2var_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rcp14_pd.html">core_arch::x86::avx512f::_mm_rcp14_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rcp14_ps.html">core_arch::x86::avx512f::_mm_rcp14_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rcp14_sd.html">core_arch::x86::avx512f::_mm_rcp14_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rcp14_ss.html">core_arch::x86::avx512f::_mm_rcp14_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rol_epi32.html">core_arch::x86::avx512f::_mm_rol_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rol_epi64.html">core_arch::x86::avx512f::_mm_rol_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rolv_epi32.html">core_arch::x86::avx512f::_mm_rolv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rolv_epi64.html">core_arch::x86::avx512f::_mm_rolv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_ror_epi32.html">core_arch::x86::avx512f::_mm_ror_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_ror_epi64.html">core_arch::x86::avx512f::_mm_ror_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rorv_epi32.html">core_arch::x86::avx512f::_mm_rorv_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rorv_epi64.html">core_arch::x86::avx512f::_mm_rorv_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_roundscale_pd.html">core_arch::x86::avx512f::_mm_roundscale_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_roundscale_ps.html">core_arch::x86::avx512f::_mm_roundscale_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_roundscale_round_sd.html">core_arch::x86::avx512f::_mm_roundscale_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_roundscale_round_ss.html">core_arch::x86::avx512f::_mm_roundscale_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_roundscale_sd.html">core_arch::x86::avx512f::_mm_roundscale_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_roundscale_ss.html">core_arch::x86::avx512f::_mm_roundscale_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rsqrt14_sd.html">core_arch::x86::avx512f::_mm_rsqrt14_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_rsqrt14_ss.html">core_arch::x86::avx512f::_mm_rsqrt14_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_scalef_pd.html">core_arch::x86::avx512f::_mm_scalef_pd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_scalef_ps.html">core_arch::x86::avx512f::_mm_scalef_ps</a></li><li><a href="core_arch/x86/avx512f/fn._mm_scalef_round_sd.html">core_arch::x86::avx512f::_mm_scalef_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_scalef_round_ss.html">core_arch::x86::avx512f::_mm_scalef_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_scalef_sd.html">core_arch::x86::avx512f::_mm_scalef_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_scalef_ss.html">core_arch::x86::avx512f::_mm_scalef_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_sqrt_round_sd.html">core_arch::x86::avx512f::_mm_sqrt_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_sqrt_round_ss.html">core_arch::x86::avx512f::_mm_sqrt_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_sra_epi64.html">core_arch::x86::avx512f::_mm_sra_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_srai_epi64.html">core_arch::x86::avx512f::_mm_srai_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_srav_epi64.html">core_arch::x86::avx512f::_mm_srav_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_store_epi32.html">core_arch::x86::avx512f::_mm_store_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_store_epi64.html">core_arch::x86::avx512f::_mm_store_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_storeu_epi32.html">core_arch::x86::avx512f::_mm_storeu_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_storeu_epi64.html">core_arch::x86::avx512f::_mm_storeu_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_sub_round_sd.html">core_arch::x86::avx512f::_mm_sub_round_sd</a></li><li><a href="core_arch/x86/avx512f/fn._mm_sub_round_ss.html">core_arch::x86::avx512f::_mm_sub_round_ss</a></li><li><a href="core_arch/x86/avx512f/fn._mm_ternarylogic_epi32.html">core_arch::x86::avx512f::_mm_ternarylogic_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_ternarylogic_epi64.html">core_arch::x86::avx512f::_mm_ternarylogic_epi64</a></li><li><a href="core_arch/x86/avx512f/fn._mm_test_epi32_mask.html">core_arch::x86::avx512f::_mm_test_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_test_epi64_mask.html">core_arch::x86::avx512f::_mm_test_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_testn_epi32_mask.html">core_arch::x86::avx512f::_mm_testn_epi32_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_testn_epi64_mask.html">core_arch::x86::avx512f::_mm_testn_epi64_mask</a></li><li><a href="core_arch/x86/avx512f/fn._mm_xor_epi32.html">core_arch::x86::avx512f::_mm_xor_epi32</a></li><li><a href="core_arch/x86/avx512f/fn._mm_xor_epi64.html">core_arch::x86::avx512f::_mm_xor_epi64</a></li><li><a href="core_arch/x86/avx512f/fn.psllid128.html">core_arch::x86::avx512f::psllid128</a></li><li><a href="core_arch/x86/avx512f/fn.psllid256.html">core_arch::x86::avx512f::psllid256</a></li><li><a href="core_arch/x86/avx512f/fn.pslliq128.html">core_arch::x86::avx512f::pslliq128</a></li><li><a href="core_arch/x86/avx512f/fn.pslliq256.html">core_arch::x86::avx512f::pslliq256</a></li><li><a href="core_arch/x86/avx512f/fn.psraid128.html">core_arch::x86::avx512f::psraid128</a></li><li><a href="core_arch/x86/avx512f/fn.psraid256.html">core_arch::x86::avx512f::psraid256</a></li><li><a href="core_arch/x86/avx512f/fn.psrlid128.html">core_arch::x86::avx512f::psrlid128</a></li><li><a href="core_arch/x86/avx512f/fn.psrlid256.html">core_arch::x86::avx512f::psrlid256</a></li><li><a href="core_arch/x86/avx512f/fn.psrliq128.html">core_arch::x86::avx512f::psrliq128</a></li><li><a href="core_arch/x86/avx512f/fn.psrliq256.html">core_arch::x86::avx512f::psrliq256</a></li><li><a href="core_arch/x86/avx512f/fn.vaddpd.html">core_arch::x86::avx512f::vaddpd</a></li><li><a href="core_arch/x86/avx512f/fn.vaddps.html">core_arch::x86::avx512f::vaddps</a></li><li><a href="core_arch/x86/avx512f/fn.vaddsd.html">core_arch::x86::avx512f::vaddsd</a></li><li><a href="core_arch/x86/avx512f/fn.vaddss.html">core_arch::x86::avx512f::vaddss</a></li><li><a href="core_arch/x86/avx512f/fn.vcmppd.html">core_arch::x86::avx512f::vcmppd</a></li><li><a href="core_arch/x86/avx512f/fn.vcmppd128.html">core_arch::x86::avx512f::vcmppd128</a></li><li><a href="core_arch/x86/avx512f/fn.vcmppd256.html">core_arch::x86::avx512f::vcmppd256</a></li><li><a href="core_arch/x86/avx512f/fn.vcmpps.html">core_arch::x86::avx512f::vcmpps</a></li><li><a href="core_arch/x86/avx512f/fn.vcmpps128.html">core_arch::x86::avx512f::vcmpps128</a></li><li><a href="core_arch/x86/avx512f/fn.vcmpps256.html">core_arch::x86::avx512f::vcmpps256</a></li><li><a href="core_arch/x86/avx512f/fn.vcmpsd.html">core_arch::x86::avx512f::vcmpsd</a></li><li><a href="core_arch/x86/avx512f/fn.vcmpss.html">core_arch::x86::avx512f::vcmpss</a></li><li><a href="core_arch/x86/avx512f/fn.vcomisd.html">core_arch::x86::avx512f::vcomisd</a></li><li><a href="core_arch/x86/avx512f/fn.vcomiss.html">core_arch::x86::avx512f::vcomiss</a></li><li><a href="core_arch/x86/avx512f/fn.vcompresspd.html">core_arch::x86::avx512f::vcompresspd</a></li><li><a href="core_arch/x86/avx512f/fn.vcompresspd128.html">core_arch::x86::avx512f::vcompresspd128</a></li><li><a href="core_arch/x86/avx512f/fn.vcompresspd256.html">core_arch::x86::avx512f::vcompresspd256</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressps.html">core_arch::x86::avx512f::vcompressps</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressps128.html">core_arch::x86::avx512f::vcompressps128</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressps256.html">core_arch::x86::avx512f::vcompressps256</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstored.html">core_arch::x86::avx512f::vcompressstored</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstored128.html">core_arch::x86::avx512f::vcompressstored128</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstored256.html">core_arch::x86::avx512f::vcompressstored256</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstorepd.html">core_arch::x86::avx512f::vcompressstorepd</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstorepd128.html">core_arch::x86::avx512f::vcompressstorepd128</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstorepd256.html">core_arch::x86::avx512f::vcompressstorepd256</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstoreps.html">core_arch::x86::avx512f::vcompressstoreps</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstoreps128.html">core_arch::x86::avx512f::vcompressstoreps128</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstoreps256.html">core_arch::x86::avx512f::vcompressstoreps256</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstoreq.html">core_arch::x86::avx512f::vcompressstoreq</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstoreq128.html">core_arch::x86::avx512f::vcompressstoreq128</a></li><li><a href="core_arch/x86/avx512f/fn.vcompressstoreq256.html">core_arch::x86::avx512f::vcompressstoreq256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtdq2ps.html">core_arch::x86::avx512f::vcvtdq2ps</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtpd2dq.html">core_arch::x86::avx512f::vcvtpd2dq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtpd2ps.html">core_arch::x86::avx512f::vcvtpd2ps</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtpd2udq.html">core_arch::x86::avx512f::vcvtpd2udq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtpd2udq128.html">core_arch::x86::avx512f::vcvtpd2udq128</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtpd2udq256.html">core_arch::x86::avx512f::vcvtpd2udq256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtph2ps.html">core_arch::x86::avx512f::vcvtph2ps</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2dq.html">core_arch::x86::avx512f::vcvtps2dq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2pd.html">core_arch::x86::avx512f::vcvtps2pd</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2ph.html">core_arch::x86::avx512f::vcvtps2ph</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2ph128.html">core_arch::x86::avx512f::vcvtps2ph128</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2ph256.html">core_arch::x86::avx512f::vcvtps2ph256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2udq.html">core_arch::x86::avx512f::vcvtps2udq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2udq128.html">core_arch::x86::avx512f::vcvtps2udq128</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtps2udq256.html">core_arch::x86::avx512f::vcvtps2udq256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtsd2si.html">core_arch::x86::avx512f::vcvtsd2si</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtsd2ss.html">core_arch::x86::avx512f::vcvtsd2ss</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtsd2usi.html">core_arch::x86::avx512f::vcvtsd2usi</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtsi2sd.html">core_arch::x86::avx512f::vcvtsi2sd</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtsi2ss.html">core_arch::x86::avx512f::vcvtsi2ss</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtss2sd.html">core_arch::x86::avx512f::vcvtss2sd</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtss2si.html">core_arch::x86::avx512f::vcvtss2si</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtss2usi.html">core_arch::x86::avx512f::vcvtss2usi</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttpd2dq.html">core_arch::x86::avx512f::vcvttpd2dq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttpd2dq128.html">core_arch::x86::avx512f::vcvttpd2dq128</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttpd2dq256.html">core_arch::x86::avx512f::vcvttpd2dq256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttpd2udq.html">core_arch::x86::avx512f::vcvttpd2udq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttpd2udq128.html">core_arch::x86::avx512f::vcvttpd2udq128</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttpd2udq256.html">core_arch::x86::avx512f::vcvttpd2udq256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttps2dq.html">core_arch::x86::avx512f::vcvttps2dq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttps2dq128.html">core_arch::x86::avx512f::vcvttps2dq128</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttps2dq256.html">core_arch::x86::avx512f::vcvttps2dq256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttps2udq.html">core_arch::x86::avx512f::vcvttps2udq</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttps2udq128.html">core_arch::x86::avx512f::vcvttps2udq128</a></li><li><a href="core_arch/x86/avx512f/fn.vcvttps2udq256.html">core_arch::x86::avx512f::vcvttps2udq256</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtudq2ps.html">core_arch::x86::avx512f::vcvtudq2ps</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtusi2sd.html">core_arch::x86::avx512f::vcvtusi2sd</a></li><li><a href="core_arch/x86/avx512f/fn.vcvtusi2ss.html">core_arch::x86::avx512f::vcvtusi2ss</a></li><li><a href="core_arch/x86/avx512f/fn.vdivpd.html">core_arch::x86::avx512f::vdivpd</a></li><li><a href="core_arch/x86/avx512f/fn.vdivps.html">core_arch::x86::avx512f::vdivps</a></li><li><a href="core_arch/x86/avx512f/fn.vdivsd.html">core_arch::x86::avx512f::vdivsd</a></li><li><a href="core_arch/x86/avx512f/fn.vdivss.html">core_arch::x86::avx512f::vdivss</a></li><li><a href="core_arch/x86/avx512f/fn.vexpandpd.html">core_arch::x86::avx512f::vexpandpd</a></li><li><a href="core_arch/x86/avx512f/fn.vexpandpd128.html">core_arch::x86::avx512f::vexpandpd128</a></li><li><a href="core_arch/x86/avx512f/fn.vexpandpd256.html">core_arch::x86::avx512f::vexpandpd256</a></li><li><a href="core_arch/x86/avx512f/fn.vexpandps.html">core_arch::x86::avx512f::vexpandps</a></li><li><a href="core_arch/x86/avx512f/fn.vexpandps128.html">core_arch::x86::avx512f::vexpandps128</a></li><li><a href="core_arch/x86/avx512f/fn.vexpandps256.html">core_arch::x86::avx512f::vexpandps256</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpd.html">core_arch::x86::avx512f::vfixupimmpd</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpd128.html">core_arch::x86::avx512f::vfixupimmpd128</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpd256.html">core_arch::x86::avx512f::vfixupimmpd256</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpdz.html">core_arch::x86::avx512f::vfixupimmpdz</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpdz128.html">core_arch::x86::avx512f::vfixupimmpdz128</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpdz256.html">core_arch::x86::avx512f::vfixupimmpdz256</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmps.html">core_arch::x86::avx512f::vfixupimmps</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmps128.html">core_arch::x86::avx512f::vfixupimmps128</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmps256.html">core_arch::x86::avx512f::vfixupimmps256</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpsz.html">core_arch::x86::avx512f::vfixupimmpsz</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpsz128.html">core_arch::x86::avx512f::vfixupimmpsz128</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmpsz256.html">core_arch::x86::avx512f::vfixupimmpsz256</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmsd.html">core_arch::x86::avx512f::vfixupimmsd</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmsdz.html">core_arch::x86::avx512f::vfixupimmsdz</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmss.html">core_arch::x86::avx512f::vfixupimmss</a></li><li><a href="core_arch/x86/avx512f/fn.vfixupimmssz.html">core_arch::x86::avx512f::vfixupimmssz</a></li><li><a href="core_arch/x86/avx512f/fn.vfmadd132pd.html">core_arch::x86::avx512f::vfmadd132pd</a></li><li><a href="core_arch/x86/avx512f/fn.vfmadd132pdround.html">core_arch::x86::avx512f::vfmadd132pdround</a></li><li><a href="core_arch/x86/avx512f/fn.vfmadd132ps.html">core_arch::x86::avx512f::vfmadd132ps</a></li><li><a href="core_arch/x86/avx512f/fn.vfmadd132psround.html">core_arch::x86::avx512f::vfmadd132psround</a></li><li><a href="core_arch/x86/avx512f/fn.vfmadd132sd.html">core_arch::x86::avx512f::vfmadd132sd</a></li><li><a href="core_arch/x86/avx512f/fn.vfmadd132ss.html">core_arch::x86::avx512f::vfmadd132ss</a></li><li><a href="core_arch/x86/avx512f/fn.vfmaddsub213pd.html">core_arch::x86::avx512f::vfmaddsub213pd</a></li><li><a href="core_arch/x86/avx512f/fn.vfmaddsub213ps.html">core_arch::x86::avx512f::vfmaddsub213ps</a></li><li><a href="core_arch/x86/avx512f/fn.vgatherdpd.html">core_arch::x86::avx512f::vgatherdpd</a></li><li><a href="core_arch/x86/avx512f/fn.vgatherdps.html">core_arch::x86::avx512f::vgatherdps</a></li><li><a href="core_arch/x86/avx512f/fn.vgatherqpd.html">core_arch::x86::avx512f::vgatherqpd</a></li><li><a href="core_arch/x86/avx512f/fn.vgatherqps.html">core_arch::x86::avx512f::vgatherqps</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexppd.html">core_arch::x86::avx512f::vgetexppd</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexppd128.html">core_arch::x86::avx512f::vgetexppd128</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexppd256.html">core_arch::x86::avx512f::vgetexppd256</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexpps.html">core_arch::x86::avx512f::vgetexpps</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexpps128.html">core_arch::x86::avx512f::vgetexpps128</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexpps256.html">core_arch::x86::avx512f::vgetexpps256</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexpsd.html">core_arch::x86::avx512f::vgetexpsd</a></li><li><a href="core_arch/x86/avx512f/fn.vgetexpss.html">core_arch::x86::avx512f::vgetexpss</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantpd.html">core_arch::x86::avx512f::vgetmantpd</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantpd128.html">core_arch::x86::avx512f::vgetmantpd128</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantpd256.html">core_arch::x86::avx512f::vgetmantpd256</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantps.html">core_arch::x86::avx512f::vgetmantps</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantps128.html">core_arch::x86::avx512f::vgetmantps128</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantps256.html">core_arch::x86::avx512f::vgetmantps256</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantsd.html">core_arch::x86::avx512f::vgetmantsd</a></li><li><a href="core_arch/x86/avx512f/fn.vgetmantss.html">core_arch::x86::avx512f::vgetmantss</a></li><li><a href="core_arch/x86/avx512f/fn.vmaxpd.html">core_arch::x86::avx512f::vmaxpd</a></li><li><a href="core_arch/x86/avx512f/fn.vmaxps.html">core_arch::x86::avx512f::vmaxps</a></li><li><a href="core_arch/x86/avx512f/fn.vmaxsd.html">core_arch::x86::avx512f::vmaxsd</a></li><li><a href="core_arch/x86/avx512f/fn.vmaxss.html">core_arch::x86::avx512f::vmaxss</a></li><li><a href="core_arch/x86/avx512f/fn.vminpd.html">core_arch::x86::avx512f::vminpd</a></li><li><a href="core_arch/x86/avx512f/fn.vminps.html">core_arch::x86::avx512f::vminps</a></li><li><a href="core_arch/x86/avx512f/fn.vminsd.html">core_arch::x86::avx512f::vminsd</a></li><li><a href="core_arch/x86/avx512f/fn.vminss.html">core_arch::x86::avx512f::vminss</a></li><li><a href="core_arch/x86/avx512f/fn.vmulpd.html">core_arch::x86::avx512f::vmulpd</a></li><li><a href="core_arch/x86/avx512f/fn.vmulps.html">core_arch::x86::avx512f::vmulps</a></li><li><a href="core_arch/x86/avx512f/fn.vmulsd.html">core_arch::x86::avx512f::vmulsd</a></li><li><a href="core_arch/x86/avx512f/fn.vmulss.html">core_arch::x86::avx512f::vmulss</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpd.html">core_arch::x86::avx512f::vpcmpd</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpd128.html">core_arch::x86::avx512f::vpcmpd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpd256.html">core_arch::x86::avx512f::vpcmpd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpq.html">core_arch::x86::avx512f::vpcmpq</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpq128.html">core_arch::x86::avx512f::vpcmpq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpq256.html">core_arch::x86::avx512f::vpcmpq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpud.html">core_arch::x86::avx512f::vpcmpud</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpud128.html">core_arch::x86::avx512f::vpcmpud128</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpud256.html">core_arch::x86::avx512f::vpcmpud256</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpuq.html">core_arch::x86::avx512f::vpcmpuq</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpuq128.html">core_arch::x86::avx512f::vpcmpuq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpcmpuq256.html">core_arch::x86::avx512f::vpcmpuq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpcompressd.html">core_arch::x86::avx512f::vpcompressd</a></li><li><a href="core_arch/x86/avx512f/fn.vpcompressd128.html">core_arch::x86::avx512f::vpcompressd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpcompressd256.html">core_arch::x86::avx512f::vpcompressd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpcompressq.html">core_arch::x86::avx512f::vpcompressq</a></li><li><a href="core_arch/x86/avx512f/fn.vpcompressq128.html">core_arch::x86::avx512f::vpcompressq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpcompressq256.html">core_arch::x86::avx512f::vpcompressq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpermd.html">core_arch::x86::avx512f::vpermd</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2d.html">core_arch::x86::avx512f::vpermi2d</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2d128.html">core_arch::x86::avx512f::vpermi2d128</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2d256.html">core_arch::x86::avx512f::vpermi2d256</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2pd.html">core_arch::x86::avx512f::vpermi2pd</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2pd128.html">core_arch::x86::avx512f::vpermi2pd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2pd256.html">core_arch::x86::avx512f::vpermi2pd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2ps.html">core_arch::x86::avx512f::vpermi2ps</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2ps128.html">core_arch::x86::avx512f::vpermi2ps128</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2ps256.html">core_arch::x86::avx512f::vpermi2ps256</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2q.html">core_arch::x86::avx512f::vpermi2q</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2q128.html">core_arch::x86::avx512f::vpermi2q128</a></li><li><a href="core_arch/x86/avx512f/fn.vpermi2q256.html">core_arch::x86::avx512f::vpermi2q256</a></li><li><a href="core_arch/x86/avx512f/fn.vpermilpd.html">core_arch::x86::avx512f::vpermilpd</a></li><li><a href="core_arch/x86/avx512f/fn.vpermilps.html">core_arch::x86::avx512f::vpermilps</a></li><li><a href="core_arch/x86/avx512f/fn.vpermpd.html">core_arch::x86::avx512f::vpermpd</a></li><li><a href="core_arch/x86/avx512f/fn.vpermpd256.html">core_arch::x86::avx512f::vpermpd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpermps.html">core_arch::x86::avx512f::vpermps</a></li><li><a href="core_arch/x86/avx512f/fn.vpermq.html">core_arch::x86::avx512f::vpermq</a></li><li><a href="core_arch/x86/avx512f/fn.vpermq256.html">core_arch::x86::avx512f::vpermq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpexpandd.html">core_arch::x86::avx512f::vpexpandd</a></li><li><a href="core_arch/x86/avx512f/fn.vpexpandd128.html">core_arch::x86::avx512f::vpexpandd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpexpandd256.html">core_arch::x86::avx512f::vpexpandd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpexpandq.html">core_arch::x86::avx512f::vpexpandq</a></li><li><a href="core_arch/x86/avx512f/fn.vpexpandq128.html">core_arch::x86::avx512f::vpexpandq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpexpandq256.html">core_arch::x86::avx512f::vpexpandq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpgatherdd.html">core_arch::x86::avx512f::vpgatherdd</a></li><li><a href="core_arch/x86/avx512f/fn.vpgatherdq.html">core_arch::x86::avx512f::vpgatherdq</a></li><li><a href="core_arch/x86/avx512f/fn.vpgatherqd.html">core_arch::x86::avx512f::vpgatherqd</a></li><li><a href="core_arch/x86/avx512f/fn.vpgatherqq.html">core_arch::x86::avx512f::vpgatherqq</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxsd.html">core_arch::x86::avx512f::vpmaxsd</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxsq.html">core_arch::x86::avx512f::vpmaxsq</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxsq128.html">core_arch::x86::avx512f::vpmaxsq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxsq256.html">core_arch::x86::avx512f::vpmaxsq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxud.html">core_arch::x86::avx512f::vpmaxud</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxuq.html">core_arch::x86::avx512f::vpmaxuq</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxuq128.html">core_arch::x86::avx512f::vpmaxuq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmaxuq256.html">core_arch::x86::avx512f::vpmaxuq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpminsd.html">core_arch::x86::avx512f::vpminsd</a></li><li><a href="core_arch/x86/avx512f/fn.vpminsq.html">core_arch::x86::avx512f::vpminsq</a></li><li><a href="core_arch/x86/avx512f/fn.vpminsq128.html">core_arch::x86::avx512f::vpminsq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpminsq256.html">core_arch::x86::avx512f::vpminsq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpminud.html">core_arch::x86::avx512f::vpminud</a></li><li><a href="core_arch/x86/avx512f/fn.vpminuq.html">core_arch::x86::avx512f::vpminuq</a></li><li><a href="core_arch/x86/avx512f/fn.vpminuq128.html">core_arch::x86::avx512f::vpminuq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpminuq256.html">core_arch::x86::avx512f::vpminuq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdb128.html">core_arch::x86::avx512f::vpmovdb128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdb256.html">core_arch::x86::avx512f::vpmovdb256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdbmem.html">core_arch::x86::avx512f::vpmovdbmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdbmem128.html">core_arch::x86::avx512f::vpmovdbmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdbmem256.html">core_arch::x86::avx512f::vpmovdbmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdw128.html">core_arch::x86::avx512f::vpmovdw128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdwmem.html">core_arch::x86::avx512f::vpmovdwmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdwmem128.html">core_arch::x86::avx512f::vpmovdwmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovdwmem256.html">core_arch::x86::avx512f::vpmovdwmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqb.html">core_arch::x86::avx512f::vpmovqb</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqb128.html">core_arch::x86::avx512f::vpmovqb128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqb256.html">core_arch::x86::avx512f::vpmovqb256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqbmem.html">core_arch::x86::avx512f::vpmovqbmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqbmem128.html">core_arch::x86::avx512f::vpmovqbmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqbmem256.html">core_arch::x86::avx512f::vpmovqbmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqd128.html">core_arch::x86::avx512f::vpmovqd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqdmem.html">core_arch::x86::avx512f::vpmovqdmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqdmem128.html">core_arch::x86::avx512f::vpmovqdmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqdmem256.html">core_arch::x86::avx512f::vpmovqdmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqw128.html">core_arch::x86::avx512f::vpmovqw128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqw256.html">core_arch::x86::avx512f::vpmovqw256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqwmem.html">core_arch::x86::avx512f::vpmovqwmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqwmem128.html">core_arch::x86::avx512f::vpmovqwmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovqwmem256.html">core_arch::x86::avx512f::vpmovqwmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdb.html">core_arch::x86::avx512f::vpmovsdb</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdb128.html">core_arch::x86::avx512f::vpmovsdb128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdb256.html">core_arch::x86::avx512f::vpmovsdb256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdbmem.html">core_arch::x86::avx512f::vpmovsdbmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdbmem128.html">core_arch::x86::avx512f::vpmovsdbmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdbmem256.html">core_arch::x86::avx512f::vpmovsdbmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdw.html">core_arch::x86::avx512f::vpmovsdw</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdw128.html">core_arch::x86::avx512f::vpmovsdw128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdw256.html">core_arch::x86::avx512f::vpmovsdw256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdwmem.html">core_arch::x86::avx512f::vpmovsdwmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdwmem128.html">core_arch::x86::avx512f::vpmovsdwmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsdwmem256.html">core_arch::x86::avx512f::vpmovsdwmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqb.html">core_arch::x86::avx512f::vpmovsqb</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqb128.html">core_arch::x86::avx512f::vpmovsqb128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqb256.html">core_arch::x86::avx512f::vpmovsqb256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqbmem.html">core_arch::x86::avx512f::vpmovsqbmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqbmem128.html">core_arch::x86::avx512f::vpmovsqbmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqbmem256.html">core_arch::x86::avx512f::vpmovsqbmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqd.html">core_arch::x86::avx512f::vpmovsqd</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqd128.html">core_arch::x86::avx512f::vpmovsqd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqd256.html">core_arch::x86::avx512f::vpmovsqd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqdmem.html">core_arch::x86::avx512f::vpmovsqdmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqdmem128.html">core_arch::x86::avx512f::vpmovsqdmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqdmem256.html">core_arch::x86::avx512f::vpmovsqdmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqw.html">core_arch::x86::avx512f::vpmovsqw</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqw128.html">core_arch::x86::avx512f::vpmovsqw128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqw256.html">core_arch::x86::avx512f::vpmovsqw256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqwmem.html">core_arch::x86::avx512f::vpmovsqwmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqwmem128.html">core_arch::x86::avx512f::vpmovsqwmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovsqwmem256.html">core_arch::x86::avx512f::vpmovsqwmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdb.html">core_arch::x86::avx512f::vpmovusdb</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdb128.html">core_arch::x86::avx512f::vpmovusdb128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdb256.html">core_arch::x86::avx512f::vpmovusdb256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdbmem.html">core_arch::x86::avx512f::vpmovusdbmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdbmem128.html">core_arch::x86::avx512f::vpmovusdbmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdbmem256.html">core_arch::x86::avx512f::vpmovusdbmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdw.html">core_arch::x86::avx512f::vpmovusdw</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdw128.html">core_arch::x86::avx512f::vpmovusdw128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdw256.html">core_arch::x86::avx512f::vpmovusdw256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdwmem.html">core_arch::x86::avx512f::vpmovusdwmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdwmem128.html">core_arch::x86::avx512f::vpmovusdwmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusdwmem256.html">core_arch::x86::avx512f::vpmovusdwmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqb.html">core_arch::x86::avx512f::vpmovusqb</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqb128.html">core_arch::x86::avx512f::vpmovusqb128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqb256.html">core_arch::x86::avx512f::vpmovusqb256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqbmem.html">core_arch::x86::avx512f::vpmovusqbmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqbmem128.html">core_arch::x86::avx512f::vpmovusqbmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqbmem256.html">core_arch::x86::avx512f::vpmovusqbmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqd.html">core_arch::x86::avx512f::vpmovusqd</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqd128.html">core_arch::x86::avx512f::vpmovusqd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqd256.html">core_arch::x86::avx512f::vpmovusqd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqdmem.html">core_arch::x86::avx512f::vpmovusqdmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqdmem128.html">core_arch::x86::avx512f::vpmovusqdmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqdmem256.html">core_arch::x86::avx512f::vpmovusqdmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqw.html">core_arch::x86::avx512f::vpmovusqw</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqw128.html">core_arch::x86::avx512f::vpmovusqw128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqw256.html">core_arch::x86::avx512f::vpmovusqw256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqwmem.html">core_arch::x86::avx512f::vpmovusqwmem</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqwmem128.html">core_arch::x86::avx512f::vpmovusqwmem128</a></li><li><a href="core_arch/x86/avx512f/fn.vpmovusqwmem256.html">core_arch::x86::avx512f::vpmovusqwmem256</a></li><li><a href="core_arch/x86/avx512f/fn.vpmuldq.html">core_arch::x86::avx512f::vpmuldq</a></li><li><a href="core_arch/x86/avx512f/fn.vpmuludq.html">core_arch::x86::avx512f::vpmuludq</a></li><li><a href="core_arch/x86/avx512f/fn.vprold.html">core_arch::x86::avx512f::vprold</a></li><li><a href="core_arch/x86/avx512f/fn.vprold128.html">core_arch::x86::avx512f::vprold128</a></li><li><a href="core_arch/x86/avx512f/fn.vprold256.html">core_arch::x86::avx512f::vprold256</a></li><li><a href="core_arch/x86/avx512f/fn.vprolq.html">core_arch::x86::avx512f::vprolq</a></li><li><a href="core_arch/x86/avx512f/fn.vprolq128.html">core_arch::x86::avx512f::vprolq128</a></li><li><a href="core_arch/x86/avx512f/fn.vprolq256.html">core_arch::x86::avx512f::vprolq256</a></li><li><a href="core_arch/x86/avx512f/fn.vprolvd.html">core_arch::x86::avx512f::vprolvd</a></li><li><a href="core_arch/x86/avx512f/fn.vprolvd128.html">core_arch::x86::avx512f::vprolvd128</a></li><li><a href="core_arch/x86/avx512f/fn.vprolvd256.html">core_arch::x86::avx512f::vprolvd256</a></li><li><a href="core_arch/x86/avx512f/fn.vprolvq.html">core_arch::x86::avx512f::vprolvq</a></li><li><a href="core_arch/x86/avx512f/fn.vprolvq128.html">core_arch::x86::avx512f::vprolvq128</a></li><li><a href="core_arch/x86/avx512f/fn.vprolvq256.html">core_arch::x86::avx512f::vprolvq256</a></li><li><a href="core_arch/x86/avx512f/fn.vprord.html">core_arch::x86::avx512f::vprord</a></li><li><a href="core_arch/x86/avx512f/fn.vprord128.html">core_arch::x86::avx512f::vprord128</a></li><li><a href="core_arch/x86/avx512f/fn.vprord256.html">core_arch::x86::avx512f::vprord256</a></li><li><a href="core_arch/x86/avx512f/fn.vprorq.html">core_arch::x86::avx512f::vprorq</a></li><li><a href="core_arch/x86/avx512f/fn.vprorq128.html">core_arch::x86::avx512f::vprorq128</a></li><li><a href="core_arch/x86/avx512f/fn.vprorq256.html">core_arch::x86::avx512f::vprorq256</a></li><li><a href="core_arch/x86/avx512f/fn.vprorvd.html">core_arch::x86::avx512f::vprorvd</a></li><li><a href="core_arch/x86/avx512f/fn.vprorvd128.html">core_arch::x86::avx512f::vprorvd128</a></li><li><a href="core_arch/x86/avx512f/fn.vprorvd256.html">core_arch::x86::avx512f::vprorvd256</a></li><li><a href="core_arch/x86/avx512f/fn.vprorvq.html">core_arch::x86::avx512f::vprorvq</a></li><li><a href="core_arch/x86/avx512f/fn.vprorvq128.html">core_arch::x86::avx512f::vprorvq128</a></li><li><a href="core_arch/x86/avx512f/fn.vprorvq256.html">core_arch::x86::avx512f::vprorvq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpscatterdd.html">core_arch::x86::avx512f::vpscatterdd</a></li><li><a href="core_arch/x86/avx512f/fn.vpscatterdq.html">core_arch::x86::avx512f::vpscatterdq</a></li><li><a href="core_arch/x86/avx512f/fn.vpscatterdq256.html">core_arch::x86::avx512f::vpscatterdq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpscatterqd.html">core_arch::x86::avx512f::vpscatterqd</a></li><li><a href="core_arch/x86/avx512f/fn.vpscatterqq.html">core_arch::x86::avx512f::vpscatterqq</a></li><li><a href="core_arch/x86/avx512f/fn.vpslld.html">core_arch::x86::avx512f::vpslld</a></li><li><a href="core_arch/x86/avx512f/fn.vpsllid.html">core_arch::x86::avx512f::vpsllid</a></li><li><a href="core_arch/x86/avx512f/fn.vpslliq.html">core_arch::x86::avx512f::vpslliq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsllq.html">core_arch::x86::avx512f::vpsllq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsllvd.html">core_arch::x86::avx512f::vpsllvd</a></li><li><a href="core_arch/x86/avx512f/fn.vpsllvq.html">core_arch::x86::avx512f::vpsllvq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsrad.html">core_arch::x86::avx512f::vpsrad</a></li><li><a href="core_arch/x86/avx512f/fn.vpsraid512.html">core_arch::x86::avx512f::vpsraid512</a></li><li><a href="core_arch/x86/avx512f/fn.vpsraiq.html">core_arch::x86::avx512f::vpsraiq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsraiq128.html">core_arch::x86::avx512f::vpsraiq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpsraiq256.html">core_arch::x86::avx512f::vpsraiq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpsraq.html">core_arch::x86::avx512f::vpsraq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsraq128.html">core_arch::x86::avx512f::vpsraq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpsraq256.html">core_arch::x86::avx512f::vpsraq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpsravd.html">core_arch::x86::avx512f::vpsravd</a></li><li><a href="core_arch/x86/avx512f/fn.vpsravq.html">core_arch::x86::avx512f::vpsravq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsravq128.html">core_arch::x86::avx512f::vpsravq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpsravq256.html">core_arch::x86::avx512f::vpsravq256</a></li><li><a href="core_arch/x86/avx512f/fn.vpsrld.html">core_arch::x86::avx512f::vpsrld</a></li><li><a href="core_arch/x86/avx512f/fn.vpsrlid.html">core_arch::x86::avx512f::vpsrlid</a></li><li><a href="core_arch/x86/avx512f/fn.vpsrliq.html">core_arch::x86::avx512f::vpsrliq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsrlq.html">core_arch::x86::avx512f::vpsrlq</a></li><li><a href="core_arch/x86/avx512f/fn.vpsrlvd.html">core_arch::x86::avx512f::vpsrlvd</a></li><li><a href="core_arch/x86/avx512f/fn.vpsrlvq.html">core_arch::x86::avx512f::vpsrlvq</a></li><li><a href="core_arch/x86/avx512f/fn.vpternlogd.html">core_arch::x86::avx512f::vpternlogd</a></li><li><a href="core_arch/x86/avx512f/fn.vpternlogd128.html">core_arch::x86::avx512f::vpternlogd128</a></li><li><a href="core_arch/x86/avx512f/fn.vpternlogd256.html">core_arch::x86::avx512f::vpternlogd256</a></li><li><a href="core_arch/x86/avx512f/fn.vpternlogq.html">core_arch::x86::avx512f::vpternlogq</a></li><li><a href="core_arch/x86/avx512f/fn.vpternlogq128.html">core_arch::x86::avx512f::vpternlogq128</a></li><li><a href="core_arch/x86/avx512f/fn.vpternlogq256.html">core_arch::x86::avx512f::vpternlogq256</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14pd.html">core_arch::x86::avx512f::vrcp14pd</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14pd128.html">core_arch::x86::avx512f::vrcp14pd128</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14pd256.html">core_arch::x86::avx512f::vrcp14pd256</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14ps.html">core_arch::x86::avx512f::vrcp14ps</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14ps128.html">core_arch::x86::avx512f::vrcp14ps128</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14ps256.html">core_arch::x86::avx512f::vrcp14ps256</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14sd.html">core_arch::x86::avx512f::vrcp14sd</a></li><li><a href="core_arch/x86/avx512f/fn.vrcp14ss.html">core_arch::x86::avx512f::vrcp14ss</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscalepd.html">core_arch::x86::avx512f::vrndscalepd</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscalepd128.html">core_arch::x86::avx512f::vrndscalepd128</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscalepd256.html">core_arch::x86::avx512f::vrndscalepd256</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscaleps.html">core_arch::x86::avx512f::vrndscaleps</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscaleps128.html">core_arch::x86::avx512f::vrndscaleps128</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscaleps256.html">core_arch::x86::avx512f::vrndscaleps256</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscalesd.html">core_arch::x86::avx512f::vrndscalesd</a></li><li><a href="core_arch/x86/avx512f/fn.vrndscaless.html">core_arch::x86::avx512f::vrndscaless</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14pd.html">core_arch::x86::avx512f::vrsqrt14pd</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14pd128.html">core_arch::x86::avx512f::vrsqrt14pd128</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14pd256.html">core_arch::x86::avx512f::vrsqrt14pd256</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14ps.html">core_arch::x86::avx512f::vrsqrt14ps</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14ps128.html">core_arch::x86::avx512f::vrsqrt14ps128</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14ps256.html">core_arch::x86::avx512f::vrsqrt14ps256</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14sd.html">core_arch::x86::avx512f::vrsqrt14sd</a></li><li><a href="core_arch/x86/avx512f/fn.vrsqrt14ss.html">core_arch::x86::avx512f::vrsqrt14ss</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefpd.html">core_arch::x86::avx512f::vscalefpd</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefpd128.html">core_arch::x86::avx512f::vscalefpd128</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefpd256.html">core_arch::x86::avx512f::vscalefpd256</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefps.html">core_arch::x86::avx512f::vscalefps</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefps128.html">core_arch::x86::avx512f::vscalefps128</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefps256.html">core_arch::x86::avx512f::vscalefps256</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefsd.html">core_arch::x86::avx512f::vscalefsd</a></li><li><a href="core_arch/x86/avx512f/fn.vscalefss.html">core_arch::x86::avx512f::vscalefss</a></li><li><a href="core_arch/x86/avx512f/fn.vscatterdpd.html">core_arch::x86::avx512f::vscatterdpd</a></li><li><a href="core_arch/x86/avx512f/fn.vscatterdps.html">core_arch::x86::avx512f::vscatterdps</a></li><li><a href="core_arch/x86/avx512f/fn.vscatterqpd.html">core_arch::x86::avx512f::vscatterqpd</a></li><li><a href="core_arch/x86/avx512f/fn.vscatterqps.html">core_arch::x86::avx512f::vscatterqps</a></li><li><a href="core_arch/x86/avx512f/fn.vsqrtpd.html">core_arch::x86::avx512f::vsqrtpd</a></li><li><a href="core_arch/x86/avx512f/fn.vsqrtps.html">core_arch::x86::avx512f::vsqrtps</a></li><li><a href="core_arch/x86/avx512f/fn.vsqrtsd.html">core_arch::x86::avx512f::vsqrtsd</a></li><li><a href="core_arch/x86/avx512f/fn.vsqrtss.html">core_arch::x86::avx512f::vsqrtss</a></li><li><a href="core_arch/x86/avx512f/fn.vsubpd.html">core_arch::x86::avx512f::vsubpd</a></li><li><a href="core_arch/x86/avx512f/fn.vsubps.html">core_arch::x86::avx512f::vsubps</a></li><li><a href="core_arch/x86/avx512f/fn.vsubsd.html">core_arch::x86::avx512f::vsubsd</a></li><li><a href="core_arch/x86/avx512f/fn.vsubss.html">core_arch::x86::avx512f::vsubss</a></li><li><a href="core_arch/x86/avx512ifma/fn._mm256_madd52hi_epu64.html">core_arch::x86::avx512ifma::_mm256_madd52hi_epu64</a></li><li><a href="core_arch/x86/avx512ifma/fn._mm256_madd52lo_epu64.html">core_arch::x86::avx512ifma::_mm256_madd52lo_epu64</a></li><li><a href="core_arch/x86/avx512ifma/fn._mm512_madd52hi_epu64.html">core_arch::x86::avx512ifma::_mm512_madd52hi_epu64</a></li><li><a href="core_arch/x86/avx512ifma/fn._mm512_madd52lo_epu64.html">core_arch::x86::avx512ifma::_mm512_madd52lo_epu64</a></li><li><a href="core_arch/x86/avx512ifma/fn._mm_madd52hi_epu64.html">core_arch::x86::avx512ifma::_mm_madd52hi_epu64</a></li><li><a href="core_arch/x86/avx512ifma/fn._mm_madd52lo_epu64.html">core_arch::x86::avx512ifma::_mm_madd52lo_epu64</a></li><li><a href="core_arch/x86/avx512ifma/fn.vpmadd52huq_128.html">core_arch::x86::avx512ifma::vpmadd52huq_128</a></li><li><a href="core_arch/x86/avx512ifma/fn.vpmadd52huq_256.html">core_arch::x86::avx512ifma::vpmadd52huq_256</a></li><li><a href="core_arch/x86/avx512ifma/fn.vpmadd52huq_512.html">core_arch::x86::avx512ifma::vpmadd52huq_512</a></li><li><a href="core_arch/x86/avx512ifma/fn.vpmadd52luq_128.html">core_arch::x86::avx512ifma::vpmadd52luq_128</a></li><li><a href="core_arch/x86/avx512ifma/fn.vpmadd52luq_256.html">core_arch::x86::avx512ifma::vpmadd52luq_256</a></li><li><a href="core_arch/x86/avx512ifma/fn.vpmadd52luq_512.html">core_arch::x86::avx512ifma::vpmadd52luq_512</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_compress_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_compress_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_compress_epi8.html">core_arch::x86::avx512vbmi2::_mm256_mask_compress_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_compressstoreu_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_compressstoreu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_compressstoreu_epi8.html">core_arch::x86::avx512vbmi2::_mm256_mask_compressstoreu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_expand_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_expand_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_expand_epi8.html">core_arch::x86::avx512vbmi2::_mm256_mask_expand_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_expandloadu_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_expandloadu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_expandloadu_epi8.html">core_arch::x86::avx512vbmi2::_mm256_mask_expandloadu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm256_mask_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm256_mask_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm256_mask_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm256_mask_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm256_mask_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm256_mask_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm256_mask_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm256_mask_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_mask_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm256_mask_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_compress_epi16.html">core_arch::x86::avx512vbmi2::_mm256_maskz_compress_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_compress_epi8.html">core_arch::x86::avx512vbmi2::_mm256_maskz_compress_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_expand_epi16.html">core_arch::x86::avx512vbmi2::_mm256_maskz_expand_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_expand_epi8.html">core_arch::x86::avx512vbmi2::_mm256_maskz_expand_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_expandloadu_epi16.html">core_arch::x86::avx512vbmi2::_mm256_maskz_expandloadu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_expandloadu_epi8.html">core_arch::x86::avx512vbmi2::_mm256_maskz_expandloadu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_maskz_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm256_maskz_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm256_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm256_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm256_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm256_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm256_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm256_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm256_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm256_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm256_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm256_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm256_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm256_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm256_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_compress_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_compress_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_compress_epi8.html">core_arch::x86::avx512vbmi2::_mm512_mask_compress_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_compressstoreu_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_compressstoreu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_compressstoreu_epi8.html">core_arch::x86::avx512vbmi2::_mm512_mask_compressstoreu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_expand_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_expand_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_expand_epi8.html">core_arch::x86::avx512vbmi2::_mm512_mask_expand_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_expandloadu_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_expandloadu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_expandloadu_epi8.html">core_arch::x86::avx512vbmi2::_mm512_mask_expandloadu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm512_mask_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm512_mask_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm512_mask_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm512_mask_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm512_mask_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm512_mask_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm512_mask_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm512_mask_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_mask_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm512_mask_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_compress_epi16.html">core_arch::x86::avx512vbmi2::_mm512_maskz_compress_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_compress_epi8.html">core_arch::x86::avx512vbmi2::_mm512_maskz_compress_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_expand_epi16.html">core_arch::x86::avx512vbmi2::_mm512_maskz_expand_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_expand_epi8.html">core_arch::x86::avx512vbmi2::_mm512_maskz_expand_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_expandloadu_epi16.html">core_arch::x86::avx512vbmi2::_mm512_maskz_expandloadu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_expandloadu_epi8.html">core_arch::x86::avx512vbmi2::_mm512_maskz_expandloadu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_maskz_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm512_maskz_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm512_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm512_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm512_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm512_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm512_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm512_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm512_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm512_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm512_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm512_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm512_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm512_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm512_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_compress_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_compress_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_compress_epi8.html">core_arch::x86::avx512vbmi2::_mm_mask_compress_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_compressstoreu_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_compressstoreu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_compressstoreu_epi8.html">core_arch::x86::avx512vbmi2::_mm_mask_compressstoreu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_expand_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_expand_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_expand_epi8.html">core_arch::x86::avx512vbmi2::_mm_mask_expand_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_expandloadu_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_expandloadu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_expandloadu_epi8.html">core_arch::x86::avx512vbmi2::_mm_mask_expandloadu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm_mask_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm_mask_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm_mask_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm_mask_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm_mask_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm_mask_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm_mask_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm_mask_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_mask_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm_mask_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_compress_epi16.html">core_arch::x86::avx512vbmi2::_mm_maskz_compress_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_compress_epi8.html">core_arch::x86::avx512vbmi2::_mm_maskz_compress_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_expand_epi16.html">core_arch::x86::avx512vbmi2::_mm_maskz_expand_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_expand_epi8.html">core_arch::x86::avx512vbmi2::_mm_maskz_expand_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_expandloadu_epi16.html">core_arch::x86::avx512vbmi2::_mm_maskz_expandloadu_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_expandloadu_epi8.html">core_arch::x86::avx512vbmi2::_mm_maskz_expandloadu_epi8</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm_maskz_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm_maskz_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm_maskz_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm_maskz_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm_maskz_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm_maskz_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm_maskz_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm_maskz_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm_maskz_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm_maskz_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm_maskz_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_maskz_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm_maskz_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shldi_epi16.html">core_arch::x86::avx512vbmi2::_mm_shldi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shldi_epi32.html">core_arch::x86::avx512vbmi2::_mm_shldi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shldi_epi64.html">core_arch::x86::avx512vbmi2::_mm_shldi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shldv_epi16.html">core_arch::x86::avx512vbmi2::_mm_shldv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shldv_epi32.html">core_arch::x86::avx512vbmi2::_mm_shldv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shldv_epi64.html">core_arch::x86::avx512vbmi2::_mm_shldv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shrdi_epi16.html">core_arch::x86::avx512vbmi2::_mm_shrdi_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shrdi_epi32.html">core_arch::x86::avx512vbmi2::_mm_shrdi_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shrdi_epi64.html">core_arch::x86::avx512vbmi2::_mm_shrdi_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shrdv_epi16.html">core_arch::x86::avx512vbmi2::_mm_shrdv_epi16</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shrdv_epi32.html">core_arch::x86::avx512vbmi2::_mm_shrdv_epi32</a></li><li><a href="core_arch/x86/avx512vbmi2/fn._mm_shrdv_epi64.html">core_arch::x86::avx512vbmi2::_mm_shrdv_epi64</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vcompressstoreb.html">core_arch::x86::avx512vbmi2::vcompressstoreb</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vcompressstoreb128.html">core_arch::x86::avx512vbmi2::vcompressstoreb128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vcompressstoreb256.html">core_arch::x86::avx512vbmi2::vcompressstoreb256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vcompressstorew.html">core_arch::x86::avx512vbmi2::vcompressstorew</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vcompressstorew128.html">core_arch::x86::avx512vbmi2::vcompressstorew128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vcompressstorew256.html">core_arch::x86::avx512vbmi2::vcompressstorew256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpcompressb.html">core_arch::x86::avx512vbmi2::vpcompressb</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpcompressb128.html">core_arch::x86::avx512vbmi2::vpcompressb128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpcompressb256.html">core_arch::x86::avx512vbmi2::vpcompressb256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpcompressw.html">core_arch::x86::avx512vbmi2::vpcompressw</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpcompressw128.html">core_arch::x86::avx512vbmi2::vpcompressw128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpcompressw256.html">core_arch::x86::avx512vbmi2::vpcompressw256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpexpandb.html">core_arch::x86::avx512vbmi2::vpexpandb</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpexpandb128.html">core_arch::x86::avx512vbmi2::vpexpandb128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpexpandb256.html">core_arch::x86::avx512vbmi2::vpexpandb256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpexpandw.html">core_arch::x86::avx512vbmi2::vpexpandw</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpexpandw128.html">core_arch::x86::avx512vbmi2::vpexpandw128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpexpandw256.html">core_arch::x86::avx512vbmi2::vpexpandw256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvd.html">core_arch::x86::avx512vbmi2::vpshldvd</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvd128.html">core_arch::x86::avx512vbmi2::vpshldvd128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvd256.html">core_arch::x86::avx512vbmi2::vpshldvd256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvq.html">core_arch::x86::avx512vbmi2::vpshldvq</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvq128.html">core_arch::x86::avx512vbmi2::vpshldvq128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvq256.html">core_arch::x86::avx512vbmi2::vpshldvq256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvw.html">core_arch::x86::avx512vbmi2::vpshldvw</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvw128.html">core_arch::x86::avx512vbmi2::vpshldvw128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshldvw256.html">core_arch::x86::avx512vbmi2::vpshldvw256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvd.html">core_arch::x86::avx512vbmi2::vpshrdvd</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvd128.html">core_arch::x86::avx512vbmi2::vpshrdvd128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvd256.html">core_arch::x86::avx512vbmi2::vpshrdvd256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvq.html">core_arch::x86::avx512vbmi2::vpshrdvq</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvq128.html">core_arch::x86::avx512vbmi2::vpshrdvq128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvq256.html">core_arch::x86::avx512vbmi2::vpshrdvq256</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvw.html">core_arch::x86::avx512vbmi2::vpshrdvw</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvw128.html">core_arch::x86::avx512vbmi2::vpshrdvw128</a></li><li><a href="core_arch/x86/avx512vbmi2/fn.vpshrdvw256.html">core_arch::x86::avx512vbmi2::vpshrdvw256</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_mask2_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm256_mask2_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_mask_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm256_mask_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_mask_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm256_mask_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_mask_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm256_mask_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_maskz_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm256_maskz_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_maskz_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm256_maskz_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_maskz_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm256_maskz_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm256_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm256_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm256_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm256_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_mask2_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm512_mask2_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_mask_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm512_mask_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_mask_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm512_mask_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_mask_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm512_mask_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_maskz_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm512_maskz_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_maskz_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm512_maskz_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_maskz_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm512_maskz_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm512_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm512_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm512_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm512_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_mask2_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm_mask2_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_mask_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm_mask_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_mask_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm_mask_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_mask_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm_mask_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_maskz_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm_maskz_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_maskz_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm_maskz_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_maskz_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm_maskz_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_multishift_epi64_epi8.html">core_arch::x86::avx512vbmi::_mm_multishift_epi64_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_permutex2var_epi8.html">core_arch::x86::avx512vbmi::_mm_permutex2var_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn._mm_permutexvar_epi8.html">core_arch::x86::avx512vbmi::_mm_permutexvar_epi8</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpermb.html">core_arch::x86::avx512vbmi::vpermb</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpermb128.html">core_arch::x86::avx512vbmi::vpermb128</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpermb256.html">core_arch::x86::avx512vbmi::vpermb256</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpermi2b.html">core_arch::x86::avx512vbmi::vpermi2b</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpermi2b128.html">core_arch::x86::avx512vbmi::vpermi2b128</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpermi2b256.html">core_arch::x86::avx512vbmi::vpermi2b256</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpmultishiftqb.html">core_arch::x86::avx512vbmi::vpmultishiftqb</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpmultishiftqb128.html">core_arch::x86::avx512vbmi::vpmultishiftqb128</a></li><li><a href="core_arch/x86/avx512vbmi/fn.vpmultishiftqb256.html">core_arch::x86::avx512vbmi::vpmultishiftqb256</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm256_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm256_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm256_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm256_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_mask_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm256_mask_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_mask_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm256_mask_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_mask_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm256_mask_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_mask_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm256_mask_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_maskz_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm256_maskz_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_maskz_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm256_maskz_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_maskz_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm256_maskz_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm256_maskz_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm256_maskz_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm512_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm512_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm512_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm512_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_mask_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm512_mask_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_mask_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm512_mask_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_mask_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm512_mask_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_mask_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm512_mask_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_maskz_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm512_maskz_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_maskz_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm512_maskz_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_maskz_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm512_maskz_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm512_maskz_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm512_maskz_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_mask_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm_mask_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_mask_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm_mask_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_mask_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm_mask_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_mask_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm_mask_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_maskz_dpbusd_epi32.html">core_arch::x86::avx512vnni::_mm_maskz_dpbusd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_maskz_dpbusds_epi32.html">core_arch::x86::avx512vnni::_mm_maskz_dpbusds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_maskz_dpwssd_epi32.html">core_arch::x86::avx512vnni::_mm_maskz_dpwssd_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn._mm_maskz_dpwssds_epi32.html">core_arch::x86::avx512vnni::_mm_maskz_dpwssds_epi32</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpbusd.html">core_arch::x86::avx512vnni::vpdpbusd</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpbusd128.html">core_arch::x86::avx512vnni::vpdpbusd128</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpbusd256.html">core_arch::x86::avx512vnni::vpdpbusd256</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpbusds.html">core_arch::x86::avx512vnni::vpdpbusds</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpbusds128.html">core_arch::x86::avx512vnni::vpdpbusds128</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpbusds256.html">core_arch::x86::avx512vnni::vpdpbusds256</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpwssd.html">core_arch::x86::avx512vnni::vpdpwssd</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpwssd128.html">core_arch::x86::avx512vnni::vpdpwssd128</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpwssd256.html">core_arch::x86::avx512vnni::vpdpwssd256</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpwssds.html">core_arch::x86::avx512vnni::vpdpwssds</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpwssds128.html">core_arch::x86::avx512vnni::vpdpwssds128</a></li><li><a href="core_arch/x86/avx512vnni/fn.vpdpwssds256.html">core_arch::x86::avx512vnni::vpdpwssds256</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm256_mask_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm256_mask_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm256_mask_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm256_mask_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm256_maskz_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm256_maskz_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm256_maskz_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm256_maskz_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm256_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm256_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm256_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm256_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm512_mask_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm512_mask_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm512_mask_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm512_mask_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm512_maskz_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm512_maskz_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm512_maskz_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm512_maskz_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm512_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm512_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm512_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm512_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm_mask_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm_mask_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm_mask_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm_mask_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm_maskz_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm_maskz_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm_maskz_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm_maskz_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm_popcnt_epi32.html">core_arch::x86::avx512vpopcntdq::_mm_popcnt_epi32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn._mm_popcnt_epi64.html">core_arch::x86::avx512vpopcntdq::_mm_popcnt_epi64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn.popcnt_v16i32.html">core_arch::x86::avx512vpopcntdq::popcnt_v16i32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn.popcnt_v2i64.html">core_arch::x86::avx512vpopcntdq::popcnt_v2i64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn.popcnt_v4i32.html">core_arch::x86::avx512vpopcntdq::popcnt_v4i32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn.popcnt_v4i64.html">core_arch::x86::avx512vpopcntdq::popcnt_v4i64</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn.popcnt_v8i32.html">core_arch::x86::avx512vpopcntdq::popcnt_v8i32</a></li><li><a href="core_arch/x86/avx512vpopcntdq/fn.popcnt_v8i64.html">core_arch::x86::avx512vpopcntdq::popcnt_v8i64</a></li><li><a href="core_arch/x86/avx/fn._mm256_add_pd.html">core_arch::x86::avx::_mm256_add_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_add_ps.html">core_arch::x86::avx::_mm256_add_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_addsub_pd.html">core_arch::x86::avx::_mm256_addsub_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_addsub_ps.html">core_arch::x86::avx::_mm256_addsub_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_and_pd.html">core_arch::x86::avx::_mm256_and_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_and_ps.html">core_arch::x86::avx::_mm256_and_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_andnot_pd.html">core_arch::x86::avx::_mm256_andnot_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_andnot_ps.html">core_arch::x86::avx::_mm256_andnot_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_blend_pd.html">core_arch::x86::avx::_mm256_blend_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_blend_ps.html">core_arch::x86::avx::_mm256_blend_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_blendv_pd.html">core_arch::x86::avx::_mm256_blendv_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_blendv_ps.html">core_arch::x86::avx::_mm256_blendv_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_broadcast_pd.html">core_arch::x86::avx::_mm256_broadcast_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_broadcast_ps.html">core_arch::x86::avx::_mm256_broadcast_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_broadcast_sd.html">core_arch::x86::avx::_mm256_broadcast_sd</a></li><li><a href="core_arch/x86/avx/fn._mm256_broadcast_ss.html">core_arch::x86::avx::_mm256_broadcast_ss</a></li><li><a href="core_arch/x86/avx/fn._mm256_castpd128_pd256.html">core_arch::x86::avx::_mm256_castpd128_pd256</a></li><li><a href="core_arch/x86/avx/fn._mm256_castpd256_pd128.html">core_arch::x86::avx::_mm256_castpd256_pd128</a></li><li><a href="core_arch/x86/avx/fn._mm256_castpd_ps.html">core_arch::x86::avx::_mm256_castpd_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_castpd_si256.html">core_arch::x86::avx::_mm256_castpd_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_castps128_ps256.html">core_arch::x86::avx::_mm256_castps128_ps256</a></li><li><a href="core_arch/x86/avx/fn._mm256_castps256_ps128.html">core_arch::x86::avx::_mm256_castps256_ps128</a></li><li><a href="core_arch/x86/avx/fn._mm256_castps_pd.html">core_arch::x86::avx::_mm256_castps_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_castps_si256.html">core_arch::x86::avx::_mm256_castps_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_castsi128_si256.html">core_arch::x86::avx::_mm256_castsi128_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_castsi256_pd.html">core_arch::x86::avx::_mm256_castsi256_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_castsi256_ps.html">core_arch::x86::avx::_mm256_castsi256_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_castsi256_si128.html">core_arch::x86::avx::_mm256_castsi256_si128</a></li><li><a href="core_arch/x86/avx/fn._mm256_ceil_pd.html">core_arch::x86::avx::_mm256_ceil_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_ceil_ps.html">core_arch::x86::avx::_mm256_ceil_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_cmp_pd.html">core_arch::x86::avx::_mm256_cmp_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_cmp_ps.html">core_arch::x86::avx::_mm256_cmp_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvtepi32_pd.html">core_arch::x86::avx::_mm256_cvtepi32_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvtepi32_ps.html">core_arch::x86::avx::_mm256_cvtepi32_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvtpd_epi32.html">core_arch::x86::avx::_mm256_cvtpd_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvtpd_ps.html">core_arch::x86::avx::_mm256_cvtpd_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvtps_epi32.html">core_arch::x86::avx::_mm256_cvtps_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvtps_pd.html">core_arch::x86::avx::_mm256_cvtps_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvtss_f32.html">core_arch::x86::avx::_mm256_cvtss_f32</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvttpd_epi32.html">core_arch::x86::avx::_mm256_cvttpd_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_cvttps_epi32.html">core_arch::x86::avx::_mm256_cvttps_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_div_pd.html">core_arch::x86::avx::_mm256_div_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_div_ps.html">core_arch::x86::avx::_mm256_div_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_dp_ps.html">core_arch::x86::avx::_mm256_dp_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_extractf128_pd.html">core_arch::x86::avx::_mm256_extractf128_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_extractf128_ps.html">core_arch::x86::avx::_mm256_extractf128_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_extractf128_si256.html">core_arch::x86::avx::_mm256_extractf128_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_floor_pd.html">core_arch::x86::avx::_mm256_floor_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_floor_ps.html">core_arch::x86::avx::_mm256_floor_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_hadd_pd.html">core_arch::x86::avx::_mm256_hadd_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_hadd_ps.html">core_arch::x86::avx::_mm256_hadd_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_hsub_pd.html">core_arch::x86::avx::_mm256_hsub_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_hsub_ps.html">core_arch::x86::avx::_mm256_hsub_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_insert_epi16.html">core_arch::x86::avx::_mm256_insert_epi16</a></li><li><a href="core_arch/x86/avx/fn._mm256_insert_epi32.html">core_arch::x86::avx::_mm256_insert_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_insert_epi8.html">core_arch::x86::avx::_mm256_insert_epi8</a></li><li><a href="core_arch/x86/avx/fn._mm256_insertf128_pd.html">core_arch::x86::avx::_mm256_insertf128_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_insertf128_ps.html">core_arch::x86::avx::_mm256_insertf128_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_insertf128_si256.html">core_arch::x86::avx::_mm256_insertf128_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_lddqu_si256.html">core_arch::x86::avx::_mm256_lddqu_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_load_pd.html">core_arch::x86::avx::_mm256_load_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_load_ps.html">core_arch::x86::avx::_mm256_load_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_load_si256.html">core_arch::x86::avx::_mm256_load_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_loadu2_m128.html">core_arch::x86::avx::_mm256_loadu2_m128</a></li><li><a href="core_arch/x86/avx/fn._mm256_loadu2_m128d.html">core_arch::x86::avx::_mm256_loadu2_m128d</a></li><li><a href="core_arch/x86/avx/fn._mm256_loadu2_m128i.html">core_arch::x86::avx::_mm256_loadu2_m128i</a></li><li><a href="core_arch/x86/avx/fn._mm256_loadu_pd.html">core_arch::x86::avx::_mm256_loadu_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_loadu_ps.html">core_arch::x86::avx::_mm256_loadu_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_loadu_si256.html">core_arch::x86::avx::_mm256_loadu_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_maskload_pd.html">core_arch::x86::avx::_mm256_maskload_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_maskload_ps.html">core_arch::x86::avx::_mm256_maskload_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_maskstore_pd.html">core_arch::x86::avx::_mm256_maskstore_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_maskstore_ps.html">core_arch::x86::avx::_mm256_maskstore_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_max_pd.html">core_arch::x86::avx::_mm256_max_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_max_ps.html">core_arch::x86::avx::_mm256_max_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_min_pd.html">core_arch::x86::avx::_mm256_min_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_min_ps.html">core_arch::x86::avx::_mm256_min_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_movedup_pd.html">core_arch::x86::avx::_mm256_movedup_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_movehdup_ps.html">core_arch::x86::avx::_mm256_movehdup_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_moveldup_ps.html">core_arch::x86::avx::_mm256_moveldup_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_movemask_pd.html">core_arch::x86::avx::_mm256_movemask_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_movemask_ps.html">core_arch::x86::avx::_mm256_movemask_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_mul_pd.html">core_arch::x86::avx::_mm256_mul_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_mul_ps.html">core_arch::x86::avx::_mm256_mul_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_or_pd.html">core_arch::x86::avx::_mm256_or_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_or_ps.html">core_arch::x86::avx::_mm256_or_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_permute2f128_pd.html">core_arch::x86::avx::_mm256_permute2f128_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_permute2f128_ps.html">core_arch::x86::avx::_mm256_permute2f128_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_permute2f128_si256.html">core_arch::x86::avx::_mm256_permute2f128_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_permute_pd.html">core_arch::x86::avx::_mm256_permute_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_permute_ps.html">core_arch::x86::avx::_mm256_permute_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_permutevar_pd.html">core_arch::x86::avx::_mm256_permutevar_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_permutevar_ps.html">core_arch::x86::avx::_mm256_permutevar_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_rcp_ps.html">core_arch::x86::avx::_mm256_rcp_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_round_pd.html">core_arch::x86::avx::_mm256_round_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_round_ps.html">core_arch::x86::avx::_mm256_round_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_rsqrt_ps.html">core_arch::x86::avx::_mm256_rsqrt_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_set1_epi16.html">core_arch::x86::avx::_mm256_set1_epi16</a></li><li><a href="core_arch/x86/avx/fn._mm256_set1_epi32.html">core_arch::x86::avx::_mm256_set1_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_set1_epi64x.html">core_arch::x86::avx::_mm256_set1_epi64x</a></li><li><a href="core_arch/x86/avx/fn._mm256_set1_epi8.html">core_arch::x86::avx::_mm256_set1_epi8</a></li><li><a href="core_arch/x86/avx/fn._mm256_set1_pd.html">core_arch::x86::avx::_mm256_set1_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_set1_ps.html">core_arch::x86::avx::_mm256_set1_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_epi16.html">core_arch::x86::avx::_mm256_set_epi16</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_epi32.html">core_arch::x86::avx::_mm256_set_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_epi64x.html">core_arch::x86::avx::_mm256_set_epi64x</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_epi8.html">core_arch::x86::avx::_mm256_set_epi8</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_m128.html">core_arch::x86::avx::_mm256_set_m128</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_m128d.html">core_arch::x86::avx::_mm256_set_m128d</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_m128i.html">core_arch::x86::avx::_mm256_set_m128i</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_pd.html">core_arch::x86::avx::_mm256_set_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_set_ps.html">core_arch::x86::avx::_mm256_set_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_epi16.html">core_arch::x86::avx::_mm256_setr_epi16</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_epi32.html">core_arch::x86::avx::_mm256_setr_epi32</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_epi64x.html">core_arch::x86::avx::_mm256_setr_epi64x</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_epi8.html">core_arch::x86::avx::_mm256_setr_epi8</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_m128.html">core_arch::x86::avx::_mm256_setr_m128</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_m128d.html">core_arch::x86::avx::_mm256_setr_m128d</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_m128i.html">core_arch::x86::avx::_mm256_setr_m128i</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_pd.html">core_arch::x86::avx::_mm256_setr_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_setr_ps.html">core_arch::x86::avx::_mm256_setr_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_setzero_pd.html">core_arch::x86::avx::_mm256_setzero_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_setzero_ps.html">core_arch::x86::avx::_mm256_setzero_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_setzero_si256.html">core_arch::x86::avx::_mm256_setzero_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_shuffle_pd.html">core_arch::x86::avx::_mm256_shuffle_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_shuffle_ps.html">core_arch::x86::avx::_mm256_shuffle_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_sqrt_pd.html">core_arch::x86::avx::_mm256_sqrt_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_sqrt_ps.html">core_arch::x86::avx::_mm256_sqrt_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_store_pd.html">core_arch::x86::avx::_mm256_store_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_store_ps.html">core_arch::x86::avx::_mm256_store_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_store_si256.html">core_arch::x86::avx::_mm256_store_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_storeu2_m128.html">core_arch::x86::avx::_mm256_storeu2_m128</a></li><li><a href="core_arch/x86/avx/fn._mm256_storeu2_m128d.html">core_arch::x86::avx::_mm256_storeu2_m128d</a></li><li><a href="core_arch/x86/avx/fn._mm256_storeu2_m128i.html">core_arch::x86::avx::_mm256_storeu2_m128i</a></li><li><a href="core_arch/x86/avx/fn._mm256_storeu_pd.html">core_arch::x86::avx::_mm256_storeu_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_storeu_ps.html">core_arch::x86::avx::_mm256_storeu_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_storeu_si256.html">core_arch::x86::avx::_mm256_storeu_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_stream_pd.html">core_arch::x86::avx::_mm256_stream_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_stream_ps.html">core_arch::x86::avx::_mm256_stream_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_stream_si256.html">core_arch::x86::avx::_mm256_stream_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_sub_pd.html">core_arch::x86::avx::_mm256_sub_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_sub_ps.html">core_arch::x86::avx::_mm256_sub_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_testc_pd.html">core_arch::x86::avx::_mm256_testc_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_testc_ps.html">core_arch::x86::avx::_mm256_testc_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_testc_si256.html">core_arch::x86::avx::_mm256_testc_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_testnzc_pd.html">core_arch::x86::avx::_mm256_testnzc_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_testnzc_ps.html">core_arch::x86::avx::_mm256_testnzc_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_testnzc_si256.html">core_arch::x86::avx::_mm256_testnzc_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_testz_pd.html">core_arch::x86::avx::_mm256_testz_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_testz_ps.html">core_arch::x86::avx::_mm256_testz_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_testz_si256.html">core_arch::x86::avx::_mm256_testz_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_undefined_pd.html">core_arch::x86::avx::_mm256_undefined_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_undefined_ps.html">core_arch::x86::avx::_mm256_undefined_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_undefined_si256.html">core_arch::x86::avx::_mm256_undefined_si256</a></li><li><a href="core_arch/x86/avx/fn._mm256_unpackhi_pd.html">core_arch::x86::avx::_mm256_unpackhi_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_unpackhi_ps.html">core_arch::x86::avx::_mm256_unpackhi_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_unpacklo_pd.html">core_arch::x86::avx::_mm256_unpacklo_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_unpacklo_ps.html">core_arch::x86::avx::_mm256_unpacklo_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_xor_pd.html">core_arch::x86::avx::_mm256_xor_pd</a></li><li><a href="core_arch/x86/avx/fn._mm256_xor_ps.html">core_arch::x86::avx::_mm256_xor_ps</a></li><li><a href="core_arch/x86/avx/fn._mm256_zeroall.html">core_arch::x86::avx::_mm256_zeroall</a></li><li><a href="core_arch/x86/avx/fn._mm256_zeroupper.html">core_arch::x86::avx::_mm256_zeroupper</a></li><li><a href="core_arch/x86/avx/fn._mm256_zextpd128_pd256.html">core_arch::x86::avx::_mm256_zextpd128_pd256</a></li><li><a href="core_arch/x86/avx/fn._mm256_zextps128_ps256.html">core_arch::x86::avx::_mm256_zextps128_ps256</a></li><li><a href="core_arch/x86/avx/fn._mm256_zextsi128_si256.html">core_arch::x86::avx::_mm256_zextsi128_si256</a></li><li><a href="core_arch/x86/avx/fn._mm_broadcast_ss.html">core_arch::x86::avx::_mm_broadcast_ss</a></li><li><a href="core_arch/x86/avx/fn._mm_cmp_pd.html">core_arch::x86::avx::_mm_cmp_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_cmp_ps.html">core_arch::x86::avx::_mm_cmp_ps</a></li><li><a href="core_arch/x86/avx/fn._mm_cmp_sd.html">core_arch::x86::avx::_mm_cmp_sd</a></li><li><a href="core_arch/x86/avx/fn._mm_cmp_ss.html">core_arch::x86::avx::_mm_cmp_ss</a></li><li><a href="core_arch/x86/avx/fn._mm_maskload_pd.html">core_arch::x86::avx::_mm_maskload_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_maskload_ps.html">core_arch::x86::avx::_mm_maskload_ps</a></li><li><a href="core_arch/x86/avx/fn._mm_maskstore_pd.html">core_arch::x86::avx::_mm_maskstore_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_maskstore_ps.html">core_arch::x86::avx::_mm_maskstore_ps</a></li><li><a href="core_arch/x86/avx/fn._mm_permute_pd.html">core_arch::x86::avx::_mm_permute_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_permute_ps.html">core_arch::x86::avx::_mm_permute_ps</a></li><li><a href="core_arch/x86/avx/fn._mm_permutevar_pd.html">core_arch::x86::avx::_mm_permutevar_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_permutevar_ps.html">core_arch::x86::avx::_mm_permutevar_ps</a></li><li><a href="core_arch/x86/avx/fn._mm_testc_pd.html">core_arch::x86::avx::_mm_testc_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_testc_ps.html">core_arch::x86::avx::_mm_testc_ps</a></li><li><a href="core_arch/x86/avx/fn._mm_testnzc_pd.html">core_arch::x86::avx::_mm_testnzc_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_testnzc_ps.html">core_arch::x86::avx::_mm_testnzc_ps</a></li><li><a href="core_arch/x86/avx/fn._mm_testz_pd.html">core_arch::x86::avx::_mm_testz_pd</a></li><li><a href="core_arch/x86/avx/fn._mm_testz_ps.html">core_arch::x86::avx::_mm_testz_ps</a></li><li><a href="core_arch/x86/avx/fn.addsubpd256.html">core_arch::x86::avx::addsubpd256</a></li><li><a href="core_arch/x86/avx/fn.addsubps256.html">core_arch::x86::avx::addsubps256</a></li><li><a href="core_arch/x86/avx/fn.maskloadpd.html">core_arch::x86::avx::maskloadpd</a></li><li><a href="core_arch/x86/avx/fn.maskloadpd256.html">core_arch::x86::avx::maskloadpd256</a></li><li><a href="core_arch/x86/avx/fn.maskloadps.html">core_arch::x86::avx::maskloadps</a></li><li><a href="core_arch/x86/avx/fn.maskloadps256.html">core_arch::x86::avx::maskloadps256</a></li><li><a href="core_arch/x86/avx/fn.maskstorepd.html">core_arch::x86::avx::maskstorepd</a></li><li><a href="core_arch/x86/avx/fn.maskstorepd256.html">core_arch::x86::avx::maskstorepd256</a></li><li><a href="core_arch/x86/avx/fn.maskstoreps.html">core_arch::x86::avx::maskstoreps</a></li><li><a href="core_arch/x86/avx/fn.maskstoreps256.html">core_arch::x86::avx::maskstoreps256</a></li><li><a href="core_arch/x86/avx/fn.movmskpd256.html">core_arch::x86::avx::movmskpd256</a></li><li><a href="core_arch/x86/avx/fn.movmskps256.html">core_arch::x86::avx::movmskps256</a></li><li><a href="core_arch/x86/avx/fn.ptestc256.html">core_arch::x86::avx::ptestc256</a></li><li><a href="core_arch/x86/avx/fn.ptestnzc256.html">core_arch::x86::avx::ptestnzc256</a></li><li><a href="core_arch/x86/avx/fn.ptestz256.html">core_arch::x86::avx::ptestz256</a></li><li><a href="core_arch/x86/avx/fn.roundpd256.html">core_arch::x86::avx::roundpd256</a></li><li><a href="core_arch/x86/avx/fn.roundps256.html">core_arch::x86::avx::roundps256</a></li><li><a href="core_arch/x86/avx/fn.sqrtps256.html">core_arch::x86::avx::sqrtps256</a></li><li><a href="core_arch/x86/avx/fn.storeudq256.html">core_arch::x86::avx::storeudq256</a></li><li><a href="core_arch/x86/avx/fn.storeupd256.html">core_arch::x86::avx::storeupd256</a></li><li><a href="core_arch/x86/avx/fn.storeups256.html">core_arch::x86::avx::storeups256</a></li><li><a href="core_arch/x86/avx/fn.vblendvpd.html">core_arch::x86::avx::vblendvpd</a></li><li><a href="core_arch/x86/avx/fn.vblendvps.html">core_arch::x86::avx::vblendvps</a></li><li><a href="core_arch/x86/avx/fn.vbroadcastf128pd256.html">core_arch::x86::avx::vbroadcastf128pd256</a></li><li><a href="core_arch/x86/avx/fn.vbroadcastf128ps256.html">core_arch::x86::avx::vbroadcastf128ps256</a></li><li><a href="core_arch/x86/avx/fn.vcmppd.html">core_arch::x86::avx::vcmppd</a></li><li><a href="core_arch/x86/avx/fn.vcmppd256.html">core_arch::x86::avx::vcmppd256</a></li><li><a href="core_arch/x86/avx/fn.vcmpps.html">core_arch::x86::avx::vcmpps</a></li><li><a href="core_arch/x86/avx/fn.vcmpps256.html">core_arch::x86::avx::vcmpps256</a></li><li><a href="core_arch/x86/avx/fn.vcmpsd.html">core_arch::x86::avx::vcmpsd</a></li><li><a href="core_arch/x86/avx/fn.vcmpss.html">core_arch::x86::avx::vcmpss</a></li><li><a href="core_arch/x86/avx/fn.vcvtdq2ps.html">core_arch::x86::avx::vcvtdq2ps</a></li><li><a href="core_arch/x86/avx/fn.vcvtpd2dq.html">core_arch::x86::avx::vcvtpd2dq</a></li><li><a href="core_arch/x86/avx/fn.vcvtpd2ps.html">core_arch::x86::avx::vcvtpd2ps</a></li><li><a href="core_arch/x86/avx/fn.vcvtps2dq.html">core_arch::x86::avx::vcvtps2dq</a></li><li><a href="core_arch/x86/avx/fn.vcvttpd2dq.html">core_arch::x86::avx::vcvttpd2dq</a></li><li><a href="core_arch/x86/avx/fn.vcvttps2dq.html">core_arch::x86::avx::vcvttps2dq</a></li><li><a href="core_arch/x86/avx/fn.vdpps.html">core_arch::x86::avx::vdpps</a></li><li><a href="core_arch/x86/avx/fn.vhaddpd.html">core_arch::x86::avx::vhaddpd</a></li><li><a href="core_arch/x86/avx/fn.vhaddps.html">core_arch::x86::avx::vhaddps</a></li><li><a href="core_arch/x86/avx/fn.vhsubpd.html">core_arch::x86::avx::vhsubpd</a></li><li><a href="core_arch/x86/avx/fn.vhsubps.html">core_arch::x86::avx::vhsubps</a></li><li><a href="core_arch/x86/avx/fn.vlddqu.html">core_arch::x86::avx::vlddqu</a></li><li><a href="core_arch/x86/avx/fn.vmaxpd.html">core_arch::x86::avx::vmaxpd</a></li><li><a href="core_arch/x86/avx/fn.vmaxps.html">core_arch::x86::avx::vmaxps</a></li><li><a href="core_arch/x86/avx/fn.vminpd.html">core_arch::x86::avx::vminpd</a></li><li><a href="core_arch/x86/avx/fn.vminps.html">core_arch::x86::avx::vminps</a></li><li><a href="core_arch/x86/avx/fn.vperm2f128pd256.html">core_arch::x86::avx::vperm2f128pd256</a></li><li><a href="core_arch/x86/avx/fn.vperm2f128ps256.html">core_arch::x86::avx::vperm2f128ps256</a></li><li><a href="core_arch/x86/avx/fn.vperm2f128si256.html">core_arch::x86::avx::vperm2f128si256</a></li><li><a href="core_arch/x86/avx/fn.vpermilpd.html">core_arch::x86::avx::vpermilpd</a></li><li><a href="core_arch/x86/avx/fn.vpermilpd256.html">core_arch::x86::avx::vpermilpd256</a></li><li><a href="core_arch/x86/avx/fn.vpermilps.html">core_arch::x86::avx::vpermilps</a></li><li><a href="core_arch/x86/avx/fn.vpermilps256.html">core_arch::x86::avx::vpermilps256</a></li><li><a href="core_arch/x86/avx/fn.vrcpps.html">core_arch::x86::avx::vrcpps</a></li><li><a href="core_arch/x86/avx/fn.vrsqrtps.html">core_arch::x86::avx::vrsqrtps</a></li><li><a href="core_arch/x86/avx/fn.vtestcpd.html">core_arch::x86::avx::vtestcpd</a></li><li><a href="core_arch/x86/avx/fn.vtestcpd256.html">core_arch::x86::avx::vtestcpd256</a></li><li><a href="core_arch/x86/avx/fn.vtestcps.html">core_arch::x86::avx::vtestcps</a></li><li><a href="core_arch/x86/avx/fn.vtestcps256.html">core_arch::x86::avx::vtestcps256</a></li><li><a href="core_arch/x86/avx/fn.vtestnzcpd.html">core_arch::x86::avx::vtestnzcpd</a></li><li><a href="core_arch/x86/avx/fn.vtestnzcpd256.html">core_arch::x86::avx::vtestnzcpd256</a></li><li><a href="core_arch/x86/avx/fn.vtestnzcps.html">core_arch::x86::avx::vtestnzcps</a></li><li><a href="core_arch/x86/avx/fn.vtestnzcps256.html">core_arch::x86::avx::vtestnzcps256</a></li><li><a href="core_arch/x86/avx/fn.vtestzpd.html">core_arch::x86::avx::vtestzpd</a></li><li><a href="core_arch/x86/avx/fn.vtestzpd256.html">core_arch::x86::avx::vtestzpd256</a></li><li><a href="core_arch/x86/avx/fn.vtestzps.html">core_arch::x86::avx::vtestzps</a></li><li><a href="core_arch/x86/avx/fn.vtestzps256.html">core_arch::x86::avx::vtestzps256</a></li><li><a href="core_arch/x86/avx/fn.vzeroall.html">core_arch::x86::avx::vzeroall</a></li><li><a href="core_arch/x86/avx/fn.vzeroupper.html">core_arch::x86::avx::vzeroupper</a></li><li><a href="core_arch/x86/bmi1/fn._andn_u32.html">core_arch::x86::bmi1::_andn_u32</a></li><li><a href="core_arch/x86/bmi1/fn._bextr2_u32.html">core_arch::x86::bmi1::_bextr2_u32</a></li><li><a href="core_arch/x86/bmi1/fn._bextr_u32.html">core_arch::x86::bmi1::_bextr_u32</a></li><li><a href="core_arch/x86/bmi1/fn._blsi_u32.html">core_arch::x86::bmi1::_blsi_u32</a></li><li><a href="core_arch/x86/bmi1/fn._blsmsk_u32.html">core_arch::x86::bmi1::_blsmsk_u32</a></li><li><a href="core_arch/x86/bmi1/fn._blsr_u32.html">core_arch::x86::bmi1::_blsr_u32</a></li><li><a href="core_arch/x86/bmi1/fn._mm_tzcnt_32.html">core_arch::x86::bmi1::_mm_tzcnt_32</a></li><li><a href="core_arch/x86/bmi1/fn._tzcnt_u32.html">core_arch::x86::bmi1::_tzcnt_u32</a></li><li><a href="core_arch/x86/bmi1/fn.x86_bmi_bextr_32.html">core_arch::x86::bmi1::x86_bmi_bextr_32</a></li><li><a href="core_arch/x86/bmi2/fn._bzhi_u32.html">core_arch::x86::bmi2::_bzhi_u32</a></li><li><a href="core_arch/x86/bmi2/fn._mulx_u32.html">core_arch::x86::bmi2::_mulx_u32</a></li><li><a href="core_arch/x86/bmi2/fn._pdep_u32.html">core_arch::x86::bmi2::_pdep_u32</a></li><li><a href="core_arch/x86/bmi2/fn._pext_u32.html">core_arch::x86::bmi2::_pext_u32</a></li><li><a href="core_arch/x86/bmi2/fn.x86_bmi2_bzhi_32.html">core_arch::x86::bmi2::x86_bmi2_bzhi_32</a></li><li><a href="core_arch/x86/bmi2/fn.x86_bmi2_pdep_32.html">core_arch::x86::bmi2::x86_bmi2_pdep_32</a></li><li><a href="core_arch/x86/bmi2/fn.x86_bmi2_pext_32.html">core_arch::x86::bmi2::x86_bmi2_pext_32</a></li><li><a href="core_arch/x86/bswap/fn._bswap.html">core_arch::x86::bswap::_bswap</a></li><li><a href="core_arch/x86/bt/fn._bittest.html">core_arch::x86::bt::_bittest</a></li><li><a href="core_arch/x86/bt/fn._bittestandcomplement.html">core_arch::x86::bt::_bittestandcomplement</a></li><li><a href="core_arch/x86/bt/fn._bittestandreset.html">core_arch::x86::bt::_bittestandreset</a></li><li><a href="core_arch/x86/bt/fn._bittestandset.html">core_arch::x86::bt::_bittestandset</a></li><li><a href="core_arch/x86/cpuid/fn.__cpuid.html">core_arch::x86::cpuid::__cpuid</a></li><li><a href="core_arch/x86/cpuid/fn.__cpuid_count.html">core_arch::x86::cpuid::__cpuid_count</a></li><li><a href="core_arch/x86/cpuid/fn.__get_cpuid_max.html">core_arch::x86::cpuid::__get_cpuid_max</a></li><li><a href="core_arch/x86/cpuid/fn.has_cpuid.html">core_arch::x86::cpuid::has_cpuid</a></li><li><a href="core_arch/x86/eflags/fn.__readeflags.html">core_arch::x86::eflags::__readeflags</a></li><li><a href="core_arch/x86/eflags/fn.__writeeflags.html">core_arch::x86::eflags::__writeeflags</a></li><li><a href="core_arch/x86/f16c/fn._mm256_cvtph_ps.html">core_arch::x86::f16c::_mm256_cvtph_ps</a></li><li><a href="core_arch/x86/f16c/fn._mm256_cvtps_ph.html">core_arch::x86::f16c::_mm256_cvtps_ph</a></li><li><a href="core_arch/x86/f16c/fn._mm_cvtph_ps.html">core_arch::x86::f16c::_mm_cvtph_ps</a></li><li><a href="core_arch/x86/f16c/fn._mm_cvtps_ph.html">core_arch::x86::f16c::_mm_cvtps_ph</a></li><li><a href="core_arch/x86/f16c/fn.llvm_vcvtph2ps_128.html">core_arch::x86::f16c::llvm_vcvtph2ps_128</a></li><li><a href="core_arch/x86/f16c/fn.llvm_vcvtph2ps_256.html">core_arch::x86::f16c::llvm_vcvtph2ps_256</a></li><li><a href="core_arch/x86/f16c/fn.llvm_vcvtps2ph_128.html">core_arch::x86::f16c::llvm_vcvtps2ph_128</a></li><li><a href="core_arch/x86/f16c/fn.llvm_vcvtps2ph_256.html">core_arch::x86::f16c::llvm_vcvtps2ph_256</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmadd_pd.html">core_arch::x86::fma::_mm256_fmadd_pd</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmadd_ps.html">core_arch::x86::fma::_mm256_fmadd_ps</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmaddsub_pd.html">core_arch::x86::fma::_mm256_fmaddsub_pd</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmaddsub_ps.html">core_arch::x86::fma::_mm256_fmaddsub_ps</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmsub_pd.html">core_arch::x86::fma::_mm256_fmsub_pd</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmsub_ps.html">core_arch::x86::fma::_mm256_fmsub_ps</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmsubadd_pd.html">core_arch::x86::fma::_mm256_fmsubadd_pd</a></li><li><a href="core_arch/x86/fma/fn._mm256_fmsubadd_ps.html">core_arch::x86::fma::_mm256_fmsubadd_ps</a></li><li><a href="core_arch/x86/fma/fn._mm256_fnmadd_pd.html">core_arch::x86::fma::_mm256_fnmadd_pd</a></li><li><a href="core_arch/x86/fma/fn._mm256_fnmadd_ps.html">core_arch::x86::fma::_mm256_fnmadd_ps</a></li><li><a href="core_arch/x86/fma/fn._mm256_fnmsub_pd.html">core_arch::x86::fma::_mm256_fnmsub_pd</a></li><li><a href="core_arch/x86/fma/fn._mm256_fnmsub_ps.html">core_arch::x86::fma::_mm256_fnmsub_ps</a></li><li><a href="core_arch/x86/fma/fn._mm_fmadd_pd.html">core_arch::x86::fma::_mm_fmadd_pd</a></li><li><a href="core_arch/x86/fma/fn._mm_fmadd_ps.html">core_arch::x86::fma::_mm_fmadd_ps</a></li><li><a href="core_arch/x86/fma/fn._mm_fmadd_sd.html">core_arch::x86::fma::_mm_fmadd_sd</a></li><li><a href="core_arch/x86/fma/fn._mm_fmadd_ss.html">core_arch::x86::fma::_mm_fmadd_ss</a></li><li><a href="core_arch/x86/fma/fn._mm_fmaddsub_pd.html">core_arch::x86::fma::_mm_fmaddsub_pd</a></li><li><a href="core_arch/x86/fma/fn._mm_fmaddsub_ps.html">core_arch::x86::fma::_mm_fmaddsub_ps</a></li><li><a href="core_arch/x86/fma/fn._mm_fmsub_pd.html">core_arch::x86::fma::_mm_fmsub_pd</a></li><li><a href="core_arch/x86/fma/fn._mm_fmsub_ps.html">core_arch::x86::fma::_mm_fmsub_ps</a></li><li><a href="core_arch/x86/fma/fn._mm_fmsub_sd.html">core_arch::x86::fma::_mm_fmsub_sd</a></li><li><a href="core_arch/x86/fma/fn._mm_fmsub_ss.html">core_arch::x86::fma::_mm_fmsub_ss</a></li><li><a href="core_arch/x86/fma/fn._mm_fmsubadd_pd.html">core_arch::x86::fma::_mm_fmsubadd_pd</a></li><li><a href="core_arch/x86/fma/fn._mm_fmsubadd_ps.html">core_arch::x86::fma::_mm_fmsubadd_ps</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmadd_pd.html">core_arch::x86::fma::_mm_fnmadd_pd</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmadd_ps.html">core_arch::x86::fma::_mm_fnmadd_ps</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmadd_sd.html">core_arch::x86::fma::_mm_fnmadd_sd</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmadd_ss.html">core_arch::x86::fma::_mm_fnmadd_ss</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmsub_pd.html">core_arch::x86::fma::_mm_fnmsub_pd</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmsub_ps.html">core_arch::x86::fma::_mm_fnmsub_ps</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmsub_sd.html">core_arch::x86::fma::_mm_fnmsub_sd</a></li><li><a href="core_arch/x86/fma/fn._mm_fnmsub_ss.html">core_arch::x86::fma::_mm_fnmsub_ss</a></li><li><a href="core_arch/x86/fma/fn.vfmaddsd.html">core_arch::x86::fma::vfmaddsd</a></li><li><a href="core_arch/x86/fma/fn.vfmaddss.html">core_arch::x86::fma::vfmaddss</a></li><li><a href="core_arch/x86/fma/fn.vfmaddsubpd.html">core_arch::x86::fma::vfmaddsubpd</a></li><li><a href="core_arch/x86/fma/fn.vfmaddsubpd256.html">core_arch::x86::fma::vfmaddsubpd256</a></li><li><a href="core_arch/x86/fma/fn.vfmaddsubps.html">core_arch::x86::fma::vfmaddsubps</a></li><li><a href="core_arch/x86/fma/fn.vfmaddsubps256.html">core_arch::x86::fma::vfmaddsubps256</a></li><li><a href="core_arch/x86/fma/fn.vfmsubaddpd.html">core_arch::x86::fma::vfmsubaddpd</a></li><li><a href="core_arch/x86/fma/fn.vfmsubaddpd256.html">core_arch::x86::fma::vfmsubaddpd256</a></li><li><a href="core_arch/x86/fma/fn.vfmsubaddps.html">core_arch::x86::fma::vfmsubaddps</a></li><li><a href="core_arch/x86/fma/fn.vfmsubaddps256.html">core_arch::x86::fma::vfmsubaddps256</a></li><li><a href="core_arch/x86/fma/fn.vfmsubpd.html">core_arch::x86::fma::vfmsubpd</a></li><li><a href="core_arch/x86/fma/fn.vfmsubpd256.html">core_arch::x86::fma::vfmsubpd256</a></li><li><a href="core_arch/x86/fma/fn.vfmsubps.html">core_arch::x86::fma::vfmsubps</a></li><li><a href="core_arch/x86/fma/fn.vfmsubps256.html">core_arch::x86::fma::vfmsubps256</a></li><li><a href="core_arch/x86/fma/fn.vfmsubsd.html">core_arch::x86::fma::vfmsubsd</a></li><li><a href="core_arch/x86/fma/fn.vfmsubss.html">core_arch::x86::fma::vfmsubss</a></li><li><a href="core_arch/x86/fma/fn.vfnmaddpd.html">core_arch::x86::fma::vfnmaddpd</a></li><li><a href="core_arch/x86/fma/fn.vfnmaddpd256.html">core_arch::x86::fma::vfnmaddpd256</a></li><li><a href="core_arch/x86/fma/fn.vfnmaddps.html">core_arch::x86::fma::vfnmaddps</a></li><li><a href="core_arch/x86/fma/fn.vfnmaddps256.html">core_arch::x86::fma::vfnmaddps256</a></li><li><a href="core_arch/x86/fma/fn.vfnmaddsd.html">core_arch::x86::fma::vfnmaddsd</a></li><li><a href="core_arch/x86/fma/fn.vfnmaddss.html">core_arch::x86::fma::vfnmaddss</a></li><li><a href="core_arch/x86/fma/fn.vfnmsubpd.html">core_arch::x86::fma::vfnmsubpd</a></li><li><a href="core_arch/x86/fma/fn.vfnmsubpd256.html">core_arch::x86::fma::vfnmsubpd256</a></li><li><a href="core_arch/x86/fma/fn.vfnmsubps.html">core_arch::x86::fma::vfnmsubps</a></li><li><a href="core_arch/x86/fma/fn.vfnmsubps256.html">core_arch::x86::fma::vfnmsubps256</a></li><li><a href="core_arch/x86/fma/fn.vfnmsubsd.html">core_arch::x86::fma::vfnmsubsd</a></li><li><a href="core_arch/x86/fma/fn.vfnmsubss.html">core_arch::x86::fma::vfnmsubss</a></li><li><a href="core_arch/x86/fxsr/fn._fxrstor.html">core_arch::x86::fxsr::_fxrstor</a></li><li><a href="core_arch/x86/fxsr/fn._fxsave.html">core_arch::x86::fxsr::_fxsave</a></li><li><a href="core_arch/x86/fxsr/fn.fxrstor.html">core_arch::x86::fxsr::fxrstor</a></li><li><a href="core_arch/x86/fxsr/fn.fxsave.html">core_arch::x86::fxsr::fxsave</a></li><li><a href="core_arch/x86/gfni/fn._mm256_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm256_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm256_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm256_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_mask_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm256_mask_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_mask_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm256_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_mask_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm256_mask_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_maskz_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm256_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_maskz_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm256_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm256_maskz_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm256_maskz_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm512_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm512_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm512_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_mask_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm512_mask_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_mask_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm512_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_mask_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm512_mask_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_maskz_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm512_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_maskz_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm512_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm512_maskz_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm512_maskz_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_mask_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm_mask_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_mask_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_mask_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm_mask_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_maskz_gf2p8affine_epi64_epi8.html">core_arch::x86::gfni::_mm_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_maskz_gf2p8affineinv_epi64_epi8.html">core_arch::x86::gfni::_mm_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="core_arch/x86/gfni/fn._mm_maskz_gf2p8mul_epi8.html">core_arch::x86::gfni::_mm_maskz_gf2p8mul_epi8</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8affineinvqb_128.html">core_arch::x86::gfni::vgf2p8affineinvqb_128</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8affineinvqb_256.html">core_arch::x86::gfni::vgf2p8affineinvqb_256</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8affineinvqb_512.html">core_arch::x86::gfni::vgf2p8affineinvqb_512</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8affineqb_128.html">core_arch::x86::gfni::vgf2p8affineqb_128</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8affineqb_256.html">core_arch::x86::gfni::vgf2p8affineqb_256</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8affineqb_512.html">core_arch::x86::gfni::vgf2p8affineqb_512</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8mulb_128.html">core_arch::x86::gfni::vgf2p8mulb_128</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8mulb_256.html">core_arch::x86::gfni::vgf2p8mulb_256</a></li><li><a href="core_arch/x86/gfni/fn.vgf2p8mulb_512.html">core_arch::x86::gfni::vgf2p8mulb_512</a></li><li><a href="core_arch/x86/pclmulqdq/fn._mm_clmulepi64_si128.html">core_arch::x86::pclmulqdq::_mm_clmulepi64_si128</a></li><li><a href="core_arch/x86/pclmulqdq/fn.pclmulqdq.html">core_arch::x86::pclmulqdq::pclmulqdq</a></li><li><a href="core_arch/x86/rdrand/fn._rdrand16_step.html">core_arch::x86::rdrand::_rdrand16_step</a></li><li><a href="core_arch/x86/rdrand/fn._rdrand32_step.html">core_arch::x86::rdrand::_rdrand32_step</a></li><li><a href="core_arch/x86/rdrand/fn._rdseed16_step.html">core_arch::x86::rdrand::_rdseed16_step</a></li><li><a href="core_arch/x86/rdrand/fn._rdseed32_step.html">core_arch::x86::rdrand::_rdseed32_step</a></li><li><a href="core_arch/x86/rdrand/fn.x86_rdrand16_step.html">core_arch::x86::rdrand::x86_rdrand16_step</a></li><li><a href="core_arch/x86/rdrand/fn.x86_rdrand32_step.html">core_arch::x86::rdrand::x86_rdrand32_step</a></li><li><a href="core_arch/x86/rdrand/fn.x86_rdseed16_step.html">core_arch::x86::rdrand::x86_rdseed16_step</a></li><li><a href="core_arch/x86/rdrand/fn.x86_rdseed32_step.html">core_arch::x86::rdrand::x86_rdseed32_step</a></li><li><a href="core_arch/x86/rdtsc/fn.__rdtscp.html">core_arch::x86::rdtsc::__rdtscp</a></li><li><a href="core_arch/x86/rdtsc/fn._rdtsc.html">core_arch::x86::rdtsc::_rdtsc</a></li><li><a href="core_arch/x86/rdtsc/fn.rdtsc.html">core_arch::x86::rdtsc::rdtsc</a></li><li><a href="core_arch/x86/rdtsc/fn.rdtscp.html">core_arch::x86::rdtsc::rdtscp</a></li><li><a href="core_arch/x86/rtm/fn._xabort.html">core_arch::x86::rtm::_xabort</a></li><li><a href="core_arch/x86/rtm/fn._xabort_code.html">core_arch::x86::rtm::_xabort_code</a></li><li><a href="core_arch/x86/rtm/fn._xbegin.html">core_arch::x86::rtm::_xbegin</a></li><li><a href="core_arch/x86/rtm/fn._xend.html">core_arch::x86::rtm::_xend</a></li><li><a href="core_arch/x86/rtm/fn._xtest.html">core_arch::x86::rtm::_xtest</a></li><li><a href="core_arch/x86/rtm/fn.x86_xabort.html">core_arch::x86::rtm::x86_xabort</a></li><li><a href="core_arch/x86/rtm/fn.x86_xbegin.html">core_arch::x86::rtm::x86_xbegin</a></li><li><a href="core_arch/x86/rtm/fn.x86_xend.html">core_arch::x86::rtm::x86_xend</a></li><li><a href="core_arch/x86/rtm/fn.x86_xtest.html">core_arch::x86::rtm::x86_xtest</a></li><li><a href="core_arch/x86/sha/fn._mm_sha1msg1_epu32.html">core_arch::x86::sha::_mm_sha1msg1_epu32</a></li><li><a href="core_arch/x86/sha/fn._mm_sha1msg2_epu32.html">core_arch::x86::sha::_mm_sha1msg2_epu32</a></li><li><a href="core_arch/x86/sha/fn._mm_sha1nexte_epu32.html">core_arch::x86::sha::_mm_sha1nexte_epu32</a></li><li><a href="core_arch/x86/sha/fn._mm_sha1rnds4_epu32.html">core_arch::x86::sha::_mm_sha1rnds4_epu32</a></li><li><a href="core_arch/x86/sha/fn._mm_sha256msg1_epu32.html">core_arch::x86::sha::_mm_sha256msg1_epu32</a></li><li><a href="core_arch/x86/sha/fn._mm_sha256msg2_epu32.html">core_arch::x86::sha::_mm_sha256msg2_epu32</a></li><li><a href="core_arch/x86/sha/fn._mm_sha256rnds2_epu32.html">core_arch::x86::sha::_mm_sha256rnds2_epu32</a></li><li><a href="core_arch/x86/sha/fn.sha1msg1.html">core_arch::x86::sha::sha1msg1</a></li><li><a href="core_arch/x86/sha/fn.sha1msg2.html">core_arch::x86::sha::sha1msg2</a></li><li><a href="core_arch/x86/sha/fn.sha1nexte.html">core_arch::x86::sha::sha1nexte</a></li><li><a href="core_arch/x86/sha/fn.sha1rnds4.html">core_arch::x86::sha::sha1rnds4</a></li><li><a href="core_arch/x86/sha/fn.sha256msg1.html">core_arch::x86::sha::sha256msg1</a></li><li><a href="core_arch/x86/sha/fn.sha256msg2.html">core_arch::x86::sha::sha256msg2</a></li><li><a href="core_arch/x86/sha/fn.sha256rnds2.html">core_arch::x86::sha::sha256rnds2</a></li><li><a href="core_arch/x86/sse2/fn._mm_add_epi16.html">core_arch::x86::sse2::_mm_add_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_add_epi32.html">core_arch::x86::sse2::_mm_add_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_add_epi64.html">core_arch::x86::sse2::_mm_add_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_add_epi8.html">core_arch::x86::sse2::_mm_add_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_add_pd.html">core_arch::x86::sse2::_mm_add_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_add_sd.html">core_arch::x86::sse2::_mm_add_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_adds_epi16.html">core_arch::x86::sse2::_mm_adds_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_adds_epi8.html">core_arch::x86::sse2::_mm_adds_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_adds_epu16.html">core_arch::x86::sse2::_mm_adds_epu16</a></li><li><a href="core_arch/x86/sse2/fn._mm_adds_epu8.html">core_arch::x86::sse2::_mm_adds_epu8</a></li><li><a href="core_arch/x86/sse2/fn._mm_and_pd.html">core_arch::x86::sse2::_mm_and_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_and_si128.html">core_arch::x86::sse2::_mm_and_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_andnot_pd.html">core_arch::x86::sse2::_mm_andnot_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_andnot_si128.html">core_arch::x86::sse2::_mm_andnot_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_avg_epu16.html">core_arch::x86::sse2::_mm_avg_epu16</a></li><li><a href="core_arch/x86/sse2/fn._mm_avg_epu8.html">core_arch::x86::sse2::_mm_avg_epu8</a></li><li><a href="core_arch/x86/sse2/fn._mm_bslli_si128.html">core_arch::x86::sse2::_mm_bslli_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_bsrli_si128.html">core_arch::x86::sse2::_mm_bsrli_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_castpd_ps.html">core_arch::x86::sse2::_mm_castpd_ps</a></li><li><a href="core_arch/x86/sse2/fn._mm_castpd_si128.html">core_arch::x86::sse2::_mm_castpd_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_castps_pd.html">core_arch::x86::sse2::_mm_castps_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_castps_si128.html">core_arch::x86::sse2::_mm_castps_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_castsi128_pd.html">core_arch::x86::sse2::_mm_castsi128_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_castsi128_ps.html">core_arch::x86::sse2::_mm_castsi128_ps</a></li><li><a href="core_arch/x86/sse2/fn._mm_clflush.html">core_arch::x86::sse2::_mm_clflush</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpeq_epi16.html">core_arch::x86::sse2::_mm_cmpeq_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpeq_epi32.html">core_arch::x86::sse2::_mm_cmpeq_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpeq_epi8.html">core_arch::x86::sse2::_mm_cmpeq_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpeq_pd.html">core_arch::x86::sse2::_mm_cmpeq_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpeq_sd.html">core_arch::x86::sse2::_mm_cmpeq_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpge_pd.html">core_arch::x86::sse2::_mm_cmpge_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpge_sd.html">core_arch::x86::sse2::_mm_cmpge_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpgt_epi16.html">core_arch::x86::sse2::_mm_cmpgt_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpgt_epi32.html">core_arch::x86::sse2::_mm_cmpgt_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpgt_epi8.html">core_arch::x86::sse2::_mm_cmpgt_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpgt_pd.html">core_arch::x86::sse2::_mm_cmpgt_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpgt_sd.html">core_arch::x86::sse2::_mm_cmpgt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmple_pd.html">core_arch::x86::sse2::_mm_cmple_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmple_sd.html">core_arch::x86::sse2::_mm_cmple_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmplt_epi16.html">core_arch::x86::sse2::_mm_cmplt_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmplt_epi32.html">core_arch::x86::sse2::_mm_cmplt_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmplt_epi8.html">core_arch::x86::sse2::_mm_cmplt_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmplt_pd.html">core_arch::x86::sse2::_mm_cmplt_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmplt_sd.html">core_arch::x86::sse2::_mm_cmplt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpneq_pd.html">core_arch::x86::sse2::_mm_cmpneq_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpneq_sd.html">core_arch::x86::sse2::_mm_cmpneq_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpnge_pd.html">core_arch::x86::sse2::_mm_cmpnge_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpnge_sd.html">core_arch::x86::sse2::_mm_cmpnge_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpngt_pd.html">core_arch::x86::sse2::_mm_cmpngt_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpngt_sd.html">core_arch::x86::sse2::_mm_cmpngt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpnle_pd.html">core_arch::x86::sse2::_mm_cmpnle_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpnle_sd.html">core_arch::x86::sse2::_mm_cmpnle_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpnlt_pd.html">core_arch::x86::sse2::_mm_cmpnlt_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpnlt_sd.html">core_arch::x86::sse2::_mm_cmpnlt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpord_pd.html">core_arch::x86::sse2::_mm_cmpord_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpord_sd.html">core_arch::x86::sse2::_mm_cmpord_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpunord_pd.html">core_arch::x86::sse2::_mm_cmpunord_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cmpunord_sd.html">core_arch::x86::sse2::_mm_cmpunord_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_comieq_sd.html">core_arch::x86::sse2::_mm_comieq_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_comige_sd.html">core_arch::x86::sse2::_mm_comige_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_comigt_sd.html">core_arch::x86::sse2::_mm_comigt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_comile_sd.html">core_arch::x86::sse2::_mm_comile_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_comilt_sd.html">core_arch::x86::sse2::_mm_comilt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_comineq_sd.html">core_arch::x86::sse2::_mm_comineq_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtepi32_pd.html">core_arch::x86::sse2::_mm_cvtepi32_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtepi32_ps.html">core_arch::x86::sse2::_mm_cvtepi32_ps</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtpd_epi32.html">core_arch::x86::sse2::_mm_cvtpd_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtpd_ps.html">core_arch::x86::sse2::_mm_cvtpd_ps</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtps_epi32.html">core_arch::x86::sse2::_mm_cvtps_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtps_pd.html">core_arch::x86::sse2::_mm_cvtps_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtsd_f64.html">core_arch::x86::sse2::_mm_cvtsd_f64</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtsd_si32.html">core_arch::x86::sse2::_mm_cvtsd_si32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtsd_ss.html">core_arch::x86::sse2::_mm_cvtsd_ss</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtsi128_si32.html">core_arch::x86::sse2::_mm_cvtsi128_si32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtsi32_sd.html">core_arch::x86::sse2::_mm_cvtsi32_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtsi32_si128.html">core_arch::x86::sse2::_mm_cvtsi32_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvtss_sd.html">core_arch::x86::sse2::_mm_cvtss_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvttpd_epi32.html">core_arch::x86::sse2::_mm_cvttpd_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvttps_epi32.html">core_arch::x86::sse2::_mm_cvttps_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_cvttsd_si32.html">core_arch::x86::sse2::_mm_cvttsd_si32</a></li><li><a href="core_arch/x86/sse2/fn._mm_div_pd.html">core_arch::x86::sse2::_mm_div_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_div_sd.html">core_arch::x86::sse2::_mm_div_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_extract_epi16.html">core_arch::x86::sse2::_mm_extract_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_insert_epi16.html">core_arch::x86::sse2::_mm_insert_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_lfence.html">core_arch::x86::sse2::_mm_lfence</a></li><li><a href="core_arch/x86/sse2/fn._mm_load1_pd.html">core_arch::x86::sse2::_mm_load1_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_load_pd.html">core_arch::x86::sse2::_mm_load_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_load_pd1.html">core_arch::x86::sse2::_mm_load_pd1</a></li><li><a href="core_arch/x86/sse2/fn._mm_load_sd.html">core_arch::x86::sse2::_mm_load_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_load_si128.html">core_arch::x86::sse2::_mm_load_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_loadh_pd.html">core_arch::x86::sse2::_mm_loadh_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_loadl_epi64.html">core_arch::x86::sse2::_mm_loadl_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_loadl_pd.html">core_arch::x86::sse2::_mm_loadl_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_loadr_pd.html">core_arch::x86::sse2::_mm_loadr_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_loadu_pd.html">core_arch::x86::sse2::_mm_loadu_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_loadu_si128.html">core_arch::x86::sse2::_mm_loadu_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_madd_epi16.html">core_arch::x86::sse2::_mm_madd_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_maskmoveu_si128.html">core_arch::x86::sse2::_mm_maskmoveu_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_max_epi16.html">core_arch::x86::sse2::_mm_max_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_max_epu8.html">core_arch::x86::sse2::_mm_max_epu8</a></li><li><a href="core_arch/x86/sse2/fn._mm_max_pd.html">core_arch::x86::sse2::_mm_max_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_max_sd.html">core_arch::x86::sse2::_mm_max_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_mfence.html">core_arch::x86::sse2::_mm_mfence</a></li><li><a href="core_arch/x86/sse2/fn._mm_min_epi16.html">core_arch::x86::sse2::_mm_min_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_min_epu8.html">core_arch::x86::sse2::_mm_min_epu8</a></li><li><a href="core_arch/x86/sse2/fn._mm_min_pd.html">core_arch::x86::sse2::_mm_min_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_min_sd.html">core_arch::x86::sse2::_mm_min_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_move_epi64.html">core_arch::x86::sse2::_mm_move_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_move_sd.html">core_arch::x86::sse2::_mm_move_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_movemask_epi8.html">core_arch::x86::sse2::_mm_movemask_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_movemask_pd.html">core_arch::x86::sse2::_mm_movemask_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_mul_epu32.html">core_arch::x86::sse2::_mm_mul_epu32</a></li><li><a href="core_arch/x86/sse2/fn._mm_mul_pd.html">core_arch::x86::sse2::_mm_mul_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_mul_sd.html">core_arch::x86::sse2::_mm_mul_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_mulhi_epi16.html">core_arch::x86::sse2::_mm_mulhi_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_mulhi_epu16.html">core_arch::x86::sse2::_mm_mulhi_epu16</a></li><li><a href="core_arch/x86/sse2/fn._mm_mullo_epi16.html">core_arch::x86::sse2::_mm_mullo_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_or_pd.html">core_arch::x86::sse2::_mm_or_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_or_si128.html">core_arch::x86::sse2::_mm_or_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_packs_epi16.html">core_arch::x86::sse2::_mm_packs_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_packs_epi32.html">core_arch::x86::sse2::_mm_packs_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_packus_epi16.html">core_arch::x86::sse2::_mm_packus_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_pause.html">core_arch::x86::sse2::_mm_pause</a></li><li><a href="core_arch/x86/sse2/fn._mm_sad_epu8.html">core_arch::x86::sse2::_mm_sad_epu8</a></li><li><a href="core_arch/x86/sse2/fn._mm_set1_epi16.html">core_arch::x86::sse2::_mm_set1_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_set1_epi32.html">core_arch::x86::sse2::_mm_set1_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_set1_epi64x.html">core_arch::x86::sse2::_mm_set1_epi64x</a></li><li><a href="core_arch/x86/sse2/fn._mm_set1_epi8.html">core_arch::x86::sse2::_mm_set1_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_set1_pd.html">core_arch::x86::sse2::_mm_set1_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_set_epi16.html">core_arch::x86::sse2::_mm_set_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_set_epi32.html">core_arch::x86::sse2::_mm_set_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_set_epi64x.html">core_arch::x86::sse2::_mm_set_epi64x</a></li><li><a href="core_arch/x86/sse2/fn._mm_set_epi8.html">core_arch::x86::sse2::_mm_set_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_set_pd.html">core_arch::x86::sse2::_mm_set_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_set_pd1.html">core_arch::x86::sse2::_mm_set_pd1</a></li><li><a href="core_arch/x86/sse2/fn._mm_set_sd.html">core_arch::x86::sse2::_mm_set_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_setr_epi16.html">core_arch::x86::sse2::_mm_setr_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_setr_epi32.html">core_arch::x86::sse2::_mm_setr_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_setr_epi8.html">core_arch::x86::sse2::_mm_setr_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_setr_pd.html">core_arch::x86::sse2::_mm_setr_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_setzero_pd.html">core_arch::x86::sse2::_mm_setzero_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_setzero_si128.html">core_arch::x86::sse2::_mm_setzero_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_shuffle_epi32.html">core_arch::x86::sse2::_mm_shuffle_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_shuffle_pd.html">core_arch::x86::sse2::_mm_shuffle_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_shufflehi_epi16.html">core_arch::x86::sse2::_mm_shufflehi_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_shufflelo_epi16.html">core_arch::x86::sse2::_mm_shufflelo_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_sll_epi16.html">core_arch::x86::sse2::_mm_sll_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_sll_epi32.html">core_arch::x86::sse2::_mm_sll_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_sll_epi64.html">core_arch::x86::sse2::_mm_sll_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_slli_epi16.html">core_arch::x86::sse2::_mm_slli_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_slli_epi32.html">core_arch::x86::sse2::_mm_slli_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_slli_epi64.html">core_arch::x86::sse2::_mm_slli_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_slli_si128.html">core_arch::x86::sse2::_mm_slli_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_slli_si128_impl.html">core_arch::x86::sse2::_mm_slli_si128_impl</a></li><li><a href="core_arch/x86/sse2/fn._mm_sqrt_pd.html">core_arch::x86::sse2::_mm_sqrt_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_sqrt_sd.html">core_arch::x86::sse2::_mm_sqrt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_sra_epi16.html">core_arch::x86::sse2::_mm_sra_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_sra_epi32.html">core_arch::x86::sse2::_mm_sra_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_srai_epi16.html">core_arch::x86::sse2::_mm_srai_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_srai_epi32.html">core_arch::x86::sse2::_mm_srai_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_srl_epi16.html">core_arch::x86::sse2::_mm_srl_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_srl_epi32.html">core_arch::x86::sse2::_mm_srl_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_srl_epi64.html">core_arch::x86::sse2::_mm_srl_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_srli_epi16.html">core_arch::x86::sse2::_mm_srli_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_srli_epi32.html">core_arch::x86::sse2::_mm_srli_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_srli_epi64.html">core_arch::x86::sse2::_mm_srli_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_srli_si128.html">core_arch::x86::sse2::_mm_srli_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_srli_si128_impl.html">core_arch::x86::sse2::_mm_srli_si128_impl</a></li><li><a href="core_arch/x86/sse2/fn._mm_store1_pd.html">core_arch::x86::sse2::_mm_store1_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_store_pd.html">core_arch::x86::sse2::_mm_store_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_store_pd1.html">core_arch::x86::sse2::_mm_store_pd1</a></li><li><a href="core_arch/x86/sse2/fn._mm_store_sd.html">core_arch::x86::sse2::_mm_store_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_store_si128.html">core_arch::x86::sse2::_mm_store_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_storeh_pd.html">core_arch::x86::sse2::_mm_storeh_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_storel_epi64.html">core_arch::x86::sse2::_mm_storel_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_storel_pd.html">core_arch::x86::sse2::_mm_storel_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_storer_pd.html">core_arch::x86::sse2::_mm_storer_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_storeu_pd.html">core_arch::x86::sse2::_mm_storeu_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_storeu_si128.html">core_arch::x86::sse2::_mm_storeu_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_stream_pd.html">core_arch::x86::sse2::_mm_stream_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_stream_si128.html">core_arch::x86::sse2::_mm_stream_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_stream_si32.html">core_arch::x86::sse2::_mm_stream_si32</a></li><li><a href="core_arch/x86/sse2/fn._mm_sub_epi16.html">core_arch::x86::sse2::_mm_sub_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_sub_epi32.html">core_arch::x86::sse2::_mm_sub_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_sub_epi64.html">core_arch::x86::sse2::_mm_sub_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_sub_epi8.html">core_arch::x86::sse2::_mm_sub_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_sub_pd.html">core_arch::x86::sse2::_mm_sub_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_sub_sd.html">core_arch::x86::sse2::_mm_sub_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_subs_epi16.html">core_arch::x86::sse2::_mm_subs_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_subs_epi8.html">core_arch::x86::sse2::_mm_subs_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_subs_epu16.html">core_arch::x86::sse2::_mm_subs_epu16</a></li><li><a href="core_arch/x86/sse2/fn._mm_subs_epu8.html">core_arch::x86::sse2::_mm_subs_epu8</a></li><li><a href="core_arch/x86/sse2/fn._mm_ucomieq_sd.html">core_arch::x86::sse2::_mm_ucomieq_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_ucomige_sd.html">core_arch::x86::sse2::_mm_ucomige_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_ucomigt_sd.html">core_arch::x86::sse2::_mm_ucomigt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_ucomile_sd.html">core_arch::x86::sse2::_mm_ucomile_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_ucomilt_sd.html">core_arch::x86::sse2::_mm_ucomilt_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_ucomineq_sd.html">core_arch::x86::sse2::_mm_ucomineq_sd</a></li><li><a href="core_arch/x86/sse2/fn._mm_undefined_pd.html">core_arch::x86::sse2::_mm_undefined_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_undefined_si128.html">core_arch::x86::sse2::_mm_undefined_si128</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpackhi_epi16.html">core_arch::x86::sse2::_mm_unpackhi_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpackhi_epi32.html">core_arch::x86::sse2::_mm_unpackhi_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpackhi_epi64.html">core_arch::x86::sse2::_mm_unpackhi_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpackhi_epi8.html">core_arch::x86::sse2::_mm_unpackhi_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpackhi_pd.html">core_arch::x86::sse2::_mm_unpackhi_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpacklo_epi16.html">core_arch::x86::sse2::_mm_unpacklo_epi16</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpacklo_epi32.html">core_arch::x86::sse2::_mm_unpacklo_epi32</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpacklo_epi64.html">core_arch::x86::sse2::_mm_unpacklo_epi64</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpacklo_epi8.html">core_arch::x86::sse2::_mm_unpacklo_epi8</a></li><li><a href="core_arch/x86/sse2/fn._mm_unpacklo_pd.html">core_arch::x86::sse2::_mm_unpacklo_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_xor_pd.html">core_arch::x86::sse2::_mm_xor_pd</a></li><li><a href="core_arch/x86/sse2/fn._mm_xor_si128.html">core_arch::x86::sse2::_mm_xor_si128</a></li><li><a href="core_arch/x86/sse2/fn.clflush.html">core_arch::x86::sse2::clflush</a></li><li><a href="core_arch/x86/sse2/fn.cmppd.html">core_arch::x86::sse2::cmppd</a></li><li><a href="core_arch/x86/sse2/fn.cmpsd.html">core_arch::x86::sse2::cmpsd</a></li><li><a href="core_arch/x86/sse2/fn.comieqsd.html">core_arch::x86::sse2::comieqsd</a></li><li><a href="core_arch/x86/sse2/fn.comigesd.html">core_arch::x86::sse2::comigesd</a></li><li><a href="core_arch/x86/sse2/fn.comigtsd.html">core_arch::x86::sse2::comigtsd</a></li><li><a href="core_arch/x86/sse2/fn.comilesd.html">core_arch::x86::sse2::comilesd</a></li><li><a href="core_arch/x86/sse2/fn.comiltsd.html">core_arch::x86::sse2::comiltsd</a></li><li><a href="core_arch/x86/sse2/fn.comineqsd.html">core_arch::x86::sse2::comineqsd</a></li><li><a href="core_arch/x86/sse2/fn.cvtdq2ps.html">core_arch::x86::sse2::cvtdq2ps</a></li><li><a href="core_arch/x86/sse2/fn.cvtpd2dq.html">core_arch::x86::sse2::cvtpd2dq</a></li><li><a href="core_arch/x86/sse2/fn.cvtpd2ps.html">core_arch::x86::sse2::cvtpd2ps</a></li><li><a href="core_arch/x86/sse2/fn.cvtps2dq.html">core_arch::x86::sse2::cvtps2dq</a></li><li><a href="core_arch/x86/sse2/fn.cvtps2pd.html">core_arch::x86::sse2::cvtps2pd</a></li><li><a href="core_arch/x86/sse2/fn.cvtsd2si.html">core_arch::x86::sse2::cvtsd2si</a></li><li><a href="core_arch/x86/sse2/fn.cvtsd2ss.html">core_arch::x86::sse2::cvtsd2ss</a></li><li><a href="core_arch/x86/sse2/fn.cvtss2sd.html">core_arch::x86::sse2::cvtss2sd</a></li><li><a href="core_arch/x86/sse2/fn.cvttpd2dq.html">core_arch::x86::sse2::cvttpd2dq</a></li><li><a href="core_arch/x86/sse2/fn.cvttps2dq.html">core_arch::x86::sse2::cvttps2dq</a></li><li><a href="core_arch/x86/sse2/fn.cvttsd2si.html">core_arch::x86::sse2::cvttsd2si</a></li><li><a href="core_arch/x86/sse2/fn.lfence.html">core_arch::x86::sse2::lfence</a></li><li><a href="core_arch/x86/sse2/fn.maskmovdqu.html">core_arch::x86::sse2::maskmovdqu</a></li><li><a href="core_arch/x86/sse2/fn.maxpd.html">core_arch::x86::sse2::maxpd</a></li><li><a href="core_arch/x86/sse2/fn.maxsd.html">core_arch::x86::sse2::maxsd</a></li><li><a href="core_arch/x86/sse2/fn.mfence.html">core_arch::x86::sse2::mfence</a></li><li><a href="core_arch/x86/sse2/fn.minpd.html">core_arch::x86::sse2::minpd</a></li><li><a href="core_arch/x86/sse2/fn.minsd.html">core_arch::x86::sse2::minsd</a></li><li><a href="core_arch/x86/sse2/fn.movmskpd.html">core_arch::x86::sse2::movmskpd</a></li><li><a href="core_arch/x86/sse2/fn.packssdw.html">core_arch::x86::sse2::packssdw</a></li><li><a href="core_arch/x86/sse2/fn.packsswb.html">core_arch::x86::sse2::packsswb</a></li><li><a href="core_arch/x86/sse2/fn.packuswb.html">core_arch::x86::sse2::packuswb</a></li><li><a href="core_arch/x86/sse2/fn.pause.html">core_arch::x86::sse2::pause</a></li><li><a href="core_arch/x86/sse2/fn.pavgb.html">core_arch::x86::sse2::pavgb</a></li><li><a href="core_arch/x86/sse2/fn.pavgw.html">core_arch::x86::sse2::pavgw</a></li><li><a href="core_arch/x86/sse2/fn.pmaddwd.html">core_arch::x86::sse2::pmaddwd</a></li><li><a href="core_arch/x86/sse2/fn.pmulhuw.html">core_arch::x86::sse2::pmulhuw</a></li><li><a href="core_arch/x86/sse2/fn.pmulhw.html">core_arch::x86::sse2::pmulhw</a></li><li><a href="core_arch/x86/sse2/fn.pmuludq.html">core_arch::x86::sse2::pmuludq</a></li><li><a href="core_arch/x86/sse2/fn.psadbw.html">core_arch::x86::sse2::psadbw</a></li><li><a href="core_arch/x86/sse2/fn.pslld.html">core_arch::x86::sse2::pslld</a></li><li><a href="core_arch/x86/sse2/fn.psllid.html">core_arch::x86::sse2::psllid</a></li><li><a href="core_arch/x86/sse2/fn.pslliq.html">core_arch::x86::sse2::pslliq</a></li><li><a href="core_arch/x86/sse2/fn.pslliw.html">core_arch::x86::sse2::pslliw</a></li><li><a href="core_arch/x86/sse2/fn.psllq.html">core_arch::x86::sse2::psllq</a></li><li><a href="core_arch/x86/sse2/fn.psllw.html">core_arch::x86::sse2::psllw</a></li><li><a href="core_arch/x86/sse2/fn.psrad.html">core_arch::x86::sse2::psrad</a></li><li><a href="core_arch/x86/sse2/fn.psraid.html">core_arch::x86::sse2::psraid</a></li><li><a href="core_arch/x86/sse2/fn.psraiw.html">core_arch::x86::sse2::psraiw</a></li><li><a href="core_arch/x86/sse2/fn.psraw.html">core_arch::x86::sse2::psraw</a></li><li><a href="core_arch/x86/sse2/fn.psrld.html">core_arch::x86::sse2::psrld</a></li><li><a href="core_arch/x86/sse2/fn.psrlid.html">core_arch::x86::sse2::psrlid</a></li><li><a href="core_arch/x86/sse2/fn.psrliq.html">core_arch::x86::sse2::psrliq</a></li><li><a href="core_arch/x86/sse2/fn.psrliw.html">core_arch::x86::sse2::psrliw</a></li><li><a href="core_arch/x86/sse2/fn.psrlq.html">core_arch::x86::sse2::psrlq</a></li><li><a href="core_arch/x86/sse2/fn.psrlw.html">core_arch::x86::sse2::psrlw</a></li><li><a href="core_arch/x86/sse2/fn.sqrtpd.html">core_arch::x86::sse2::sqrtpd</a></li><li><a href="core_arch/x86/sse2/fn.sqrtsd.html">core_arch::x86::sse2::sqrtsd</a></li><li><a href="core_arch/x86/sse2/fn.storeudq.html">core_arch::x86::sse2::storeudq</a></li><li><a href="core_arch/x86/sse2/fn.storeupd.html">core_arch::x86::sse2::storeupd</a></li><li><a href="core_arch/x86/sse2/fn.ucomieqsd.html">core_arch::x86::sse2::ucomieqsd</a></li><li><a href="core_arch/x86/sse2/fn.ucomigesd.html">core_arch::x86::sse2::ucomigesd</a></li><li><a href="core_arch/x86/sse2/fn.ucomigtsd.html">core_arch::x86::sse2::ucomigtsd</a></li><li><a href="core_arch/x86/sse2/fn.ucomilesd.html">core_arch::x86::sse2::ucomilesd</a></li><li><a href="core_arch/x86/sse2/fn.ucomiltsd.html">core_arch::x86::sse2::ucomiltsd</a></li><li><a href="core_arch/x86/sse2/fn.ucomineqsd.html">core_arch::x86::sse2::ucomineqsd</a></li><li><a href="core_arch/x86/sse3/fn._mm_addsub_pd.html">core_arch::x86::sse3::_mm_addsub_pd</a></li><li><a href="core_arch/x86/sse3/fn._mm_addsub_ps.html">core_arch::x86::sse3::_mm_addsub_ps</a></li><li><a href="core_arch/x86/sse3/fn._mm_hadd_pd.html">core_arch::x86::sse3::_mm_hadd_pd</a></li><li><a href="core_arch/x86/sse3/fn._mm_hadd_ps.html">core_arch::x86::sse3::_mm_hadd_ps</a></li><li><a href="core_arch/x86/sse3/fn._mm_hsub_pd.html">core_arch::x86::sse3::_mm_hsub_pd</a></li><li><a href="core_arch/x86/sse3/fn._mm_hsub_ps.html">core_arch::x86::sse3::_mm_hsub_ps</a></li><li><a href="core_arch/x86/sse3/fn._mm_lddqu_si128.html">core_arch::x86::sse3::_mm_lddqu_si128</a></li><li><a href="core_arch/x86/sse3/fn._mm_loaddup_pd.html">core_arch::x86::sse3::_mm_loaddup_pd</a></li><li><a href="core_arch/x86/sse3/fn._mm_movedup_pd.html">core_arch::x86::sse3::_mm_movedup_pd</a></li><li><a href="core_arch/x86/sse3/fn._mm_movehdup_ps.html">core_arch::x86::sse3::_mm_movehdup_ps</a></li><li><a href="core_arch/x86/sse3/fn._mm_moveldup_ps.html">core_arch::x86::sse3::_mm_moveldup_ps</a></li><li><a href="core_arch/x86/sse3/fn.addsubpd.html">core_arch::x86::sse3::addsubpd</a></li><li><a href="core_arch/x86/sse3/fn.addsubps.html">core_arch::x86::sse3::addsubps</a></li><li><a href="core_arch/x86/sse3/fn.haddpd.html">core_arch::x86::sse3::haddpd</a></li><li><a href="core_arch/x86/sse3/fn.haddps.html">core_arch::x86::sse3::haddps</a></li><li><a href="core_arch/x86/sse3/fn.hsubpd.html">core_arch::x86::sse3::hsubpd</a></li><li><a href="core_arch/x86/sse3/fn.hsubps.html">core_arch::x86::sse3::hsubps</a></li><li><a href="core_arch/x86/sse3/fn.lddqu.html">core_arch::x86::sse3::lddqu</a></li><li><a href="core_arch/x86/sse41/fn._mm_blend_epi16.html">core_arch::x86::sse41::_mm_blend_epi16</a></li><li><a href="core_arch/x86/sse41/fn._mm_blend_pd.html">core_arch::x86::sse41::_mm_blend_pd</a></li><li><a href="core_arch/x86/sse41/fn._mm_blend_ps.html">core_arch::x86::sse41::_mm_blend_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_blendv_epi8.html">core_arch::x86::sse41::_mm_blendv_epi8</a></li><li><a href="core_arch/x86/sse41/fn._mm_blendv_pd.html">core_arch::x86::sse41::_mm_blendv_pd</a></li><li><a href="core_arch/x86/sse41/fn._mm_blendv_ps.html">core_arch::x86::sse41::_mm_blendv_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_ceil_pd.html">core_arch::x86::sse41::_mm_ceil_pd</a></li><li><a href="core_arch/x86/sse41/fn._mm_ceil_ps.html">core_arch::x86::sse41::_mm_ceil_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_ceil_sd.html">core_arch::x86::sse41::_mm_ceil_sd</a></li><li><a href="core_arch/x86/sse41/fn._mm_ceil_ss.html">core_arch::x86::sse41::_mm_ceil_ss</a></li><li><a href="core_arch/x86/sse41/fn._mm_cmpeq_epi64.html">core_arch::x86::sse41::_mm_cmpeq_epi64</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepi16_epi32.html">core_arch::x86::sse41::_mm_cvtepi16_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepi16_epi64.html">core_arch::x86::sse41::_mm_cvtepi16_epi64</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepi32_epi64.html">core_arch::x86::sse41::_mm_cvtepi32_epi64</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepi8_epi16.html">core_arch::x86::sse41::_mm_cvtepi8_epi16</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepi8_epi32.html">core_arch::x86::sse41::_mm_cvtepi8_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepi8_epi64.html">core_arch::x86::sse41::_mm_cvtepi8_epi64</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepu16_epi32.html">core_arch::x86::sse41::_mm_cvtepu16_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepu16_epi64.html">core_arch::x86::sse41::_mm_cvtepu16_epi64</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepu32_epi64.html">core_arch::x86::sse41::_mm_cvtepu32_epi64</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepu8_epi16.html">core_arch::x86::sse41::_mm_cvtepu8_epi16</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepu8_epi32.html">core_arch::x86::sse41::_mm_cvtepu8_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_cvtepu8_epi64.html">core_arch::x86::sse41::_mm_cvtepu8_epi64</a></li><li><a href="core_arch/x86/sse41/fn._mm_dp_pd.html">core_arch::x86::sse41::_mm_dp_pd</a></li><li><a href="core_arch/x86/sse41/fn._mm_dp_ps.html">core_arch::x86::sse41::_mm_dp_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_extract_epi32.html">core_arch::x86::sse41::_mm_extract_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_extract_epi8.html">core_arch::x86::sse41::_mm_extract_epi8</a></li><li><a href="core_arch/x86/sse41/fn._mm_extract_ps.html">core_arch::x86::sse41::_mm_extract_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_floor_pd.html">core_arch::x86::sse41::_mm_floor_pd</a></li><li><a href="core_arch/x86/sse41/fn._mm_floor_ps.html">core_arch::x86::sse41::_mm_floor_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_floor_sd.html">core_arch::x86::sse41::_mm_floor_sd</a></li><li><a href="core_arch/x86/sse41/fn._mm_floor_ss.html">core_arch::x86::sse41::_mm_floor_ss</a></li><li><a href="core_arch/x86/sse41/fn._mm_insert_epi32.html">core_arch::x86::sse41::_mm_insert_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_insert_epi8.html">core_arch::x86::sse41::_mm_insert_epi8</a></li><li><a href="core_arch/x86/sse41/fn._mm_insert_ps.html">core_arch::x86::sse41::_mm_insert_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_max_epi32.html">core_arch::x86::sse41::_mm_max_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_max_epi8.html">core_arch::x86::sse41::_mm_max_epi8</a></li><li><a href="core_arch/x86/sse41/fn._mm_max_epu16.html">core_arch::x86::sse41::_mm_max_epu16</a></li><li><a href="core_arch/x86/sse41/fn._mm_max_epu32.html">core_arch::x86::sse41::_mm_max_epu32</a></li><li><a href="core_arch/x86/sse41/fn._mm_min_epi32.html">core_arch::x86::sse41::_mm_min_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_min_epi8.html">core_arch::x86::sse41::_mm_min_epi8</a></li><li><a href="core_arch/x86/sse41/fn._mm_min_epu16.html">core_arch::x86::sse41::_mm_min_epu16</a></li><li><a href="core_arch/x86/sse41/fn._mm_min_epu32.html">core_arch::x86::sse41::_mm_min_epu32</a></li><li><a href="core_arch/x86/sse41/fn._mm_minpos_epu16.html">core_arch::x86::sse41::_mm_minpos_epu16</a></li><li><a href="core_arch/x86/sse41/fn._mm_mpsadbw_epu8.html">core_arch::x86::sse41::_mm_mpsadbw_epu8</a></li><li><a href="core_arch/x86/sse41/fn._mm_mul_epi32.html">core_arch::x86::sse41::_mm_mul_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_mullo_epi32.html">core_arch::x86::sse41::_mm_mullo_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_packus_epi32.html">core_arch::x86::sse41::_mm_packus_epi32</a></li><li><a href="core_arch/x86/sse41/fn._mm_round_pd.html">core_arch::x86::sse41::_mm_round_pd</a></li><li><a href="core_arch/x86/sse41/fn._mm_round_ps.html">core_arch::x86::sse41::_mm_round_ps</a></li><li><a href="core_arch/x86/sse41/fn._mm_round_sd.html">core_arch::x86::sse41::_mm_round_sd</a></li><li><a href="core_arch/x86/sse41/fn._mm_round_ss.html">core_arch::x86::sse41::_mm_round_ss</a></li><li><a href="core_arch/x86/sse41/fn._mm_test_all_ones.html">core_arch::x86::sse41::_mm_test_all_ones</a></li><li><a href="core_arch/x86/sse41/fn._mm_test_all_zeros.html">core_arch::x86::sse41::_mm_test_all_zeros</a></li><li><a href="core_arch/x86/sse41/fn._mm_test_mix_ones_zeros.html">core_arch::x86::sse41::_mm_test_mix_ones_zeros</a></li><li><a href="core_arch/x86/sse41/fn._mm_testc_si128.html">core_arch::x86::sse41::_mm_testc_si128</a></li><li><a href="core_arch/x86/sse41/fn._mm_testnzc_si128.html">core_arch::x86::sse41::_mm_testnzc_si128</a></li><li><a href="core_arch/x86/sse41/fn._mm_testz_si128.html">core_arch::x86::sse41::_mm_testz_si128</a></li><li><a href="core_arch/x86/sse41/fn.blendpd.html">core_arch::x86::sse41::blendpd</a></li><li><a href="core_arch/x86/sse41/fn.blendps.html">core_arch::x86::sse41::blendps</a></li><li><a href="core_arch/x86/sse41/fn.blendvpd.html">core_arch::x86::sse41::blendvpd</a></li><li><a href="core_arch/x86/sse41/fn.blendvps.html">core_arch::x86::sse41::blendvps</a></li><li><a href="core_arch/x86/sse41/fn.dppd.html">core_arch::x86::sse41::dppd</a></li><li><a href="core_arch/x86/sse41/fn.dpps.html">core_arch::x86::sse41::dpps</a></li><li><a href="core_arch/x86/sse41/fn.insertps.html">core_arch::x86::sse41::insertps</a></li><li><a href="core_arch/x86/sse41/fn.mpsadbw.html">core_arch::x86::sse41::mpsadbw</a></li><li><a href="core_arch/x86/sse41/fn.packusdw.html">core_arch::x86::sse41::packusdw</a></li><li><a href="core_arch/x86/sse41/fn.pblendvb.html">core_arch::x86::sse41::pblendvb</a></li><li><a href="core_arch/x86/sse41/fn.pblendw.html">core_arch::x86::sse41::pblendw</a></li><li><a href="core_arch/x86/sse41/fn.phminposuw.html">core_arch::x86::sse41::phminposuw</a></li><li><a href="core_arch/x86/sse41/fn.pmuldq.html">core_arch::x86::sse41::pmuldq</a></li><li><a href="core_arch/x86/sse41/fn.ptestc.html">core_arch::x86::sse41::ptestc</a></li><li><a href="core_arch/x86/sse41/fn.ptestnzc.html">core_arch::x86::sse41::ptestnzc</a></li><li><a href="core_arch/x86/sse41/fn.ptestz.html">core_arch::x86::sse41::ptestz</a></li><li><a href="core_arch/x86/sse41/fn.roundpd.html">core_arch::x86::sse41::roundpd</a></li><li><a href="core_arch/x86/sse41/fn.roundps.html">core_arch::x86::sse41::roundps</a></li><li><a href="core_arch/x86/sse41/fn.roundsd.html">core_arch::x86::sse41::roundsd</a></li><li><a href="core_arch/x86/sse41/fn.roundss.html">core_arch::x86::sse41::roundss</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpestra.html">core_arch::x86::sse42::_mm_cmpestra</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpestrc.html">core_arch::x86::sse42::_mm_cmpestrc</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpestri.html">core_arch::x86::sse42::_mm_cmpestri</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpestrm.html">core_arch::x86::sse42::_mm_cmpestrm</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpestro.html">core_arch::x86::sse42::_mm_cmpestro</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpestrs.html">core_arch::x86::sse42::_mm_cmpestrs</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpestrz.html">core_arch::x86::sse42::_mm_cmpestrz</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpgt_epi64.html">core_arch::x86::sse42::_mm_cmpgt_epi64</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpistra.html">core_arch::x86::sse42::_mm_cmpistra</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpistrc.html">core_arch::x86::sse42::_mm_cmpistrc</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpistri.html">core_arch::x86::sse42::_mm_cmpistri</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpistrm.html">core_arch::x86::sse42::_mm_cmpistrm</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpistro.html">core_arch::x86::sse42::_mm_cmpistro</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpistrs.html">core_arch::x86::sse42::_mm_cmpistrs</a></li><li><a href="core_arch/x86/sse42/fn._mm_cmpistrz.html">core_arch::x86::sse42::_mm_cmpistrz</a></li><li><a href="core_arch/x86/sse42/fn._mm_crc32_u16.html">core_arch::x86::sse42::_mm_crc32_u16</a></li><li><a href="core_arch/x86/sse42/fn._mm_crc32_u32.html">core_arch::x86::sse42::_mm_crc32_u32</a></li><li><a href="core_arch/x86/sse42/fn._mm_crc32_u8.html">core_arch::x86::sse42::_mm_crc32_u8</a></li><li><a href="core_arch/x86/sse42/fn.crc32_32_16.html">core_arch::x86::sse42::crc32_32_16</a></li><li><a href="core_arch/x86/sse42/fn.crc32_32_32.html">core_arch::x86::sse42::crc32_32_32</a></li><li><a href="core_arch/x86/sse42/fn.crc32_32_8.html">core_arch::x86::sse42::crc32_32_8</a></li><li><a href="core_arch/x86/sse42/fn.pcmpestri128.html">core_arch::x86::sse42::pcmpestri128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpestria128.html">core_arch::x86::sse42::pcmpestria128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpestric128.html">core_arch::x86::sse42::pcmpestric128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpestrio128.html">core_arch::x86::sse42::pcmpestrio128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpestris128.html">core_arch::x86::sse42::pcmpestris128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpestriz128.html">core_arch::x86::sse42::pcmpestriz128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpestrm128.html">core_arch::x86::sse42::pcmpestrm128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpistri128.html">core_arch::x86::sse42::pcmpistri128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpistria128.html">core_arch::x86::sse42::pcmpistria128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpistric128.html">core_arch::x86::sse42::pcmpistric128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpistrio128.html">core_arch::x86::sse42::pcmpistrio128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpistris128.html">core_arch::x86::sse42::pcmpistris128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpistriz128.html">core_arch::x86::sse42::pcmpistriz128</a></li><li><a href="core_arch/x86/sse42/fn.pcmpistrm128.html">core_arch::x86::sse42::pcmpistrm128</a></li><li><a href="core_arch/x86/sse4a/fn._mm_extract_si64.html">core_arch::x86::sse4a::_mm_extract_si64</a></li><li><a href="core_arch/x86/sse4a/fn._mm_insert_si64.html">core_arch::x86::sse4a::_mm_insert_si64</a></li><li><a href="core_arch/x86/sse4a/fn._mm_stream_sd.html">core_arch::x86::sse4a::_mm_stream_sd</a></li><li><a href="core_arch/x86/sse4a/fn._mm_stream_ss.html">core_arch::x86::sse4a::_mm_stream_ss</a></li><li><a href="core_arch/x86/sse4a/fn.extrq.html">core_arch::x86::sse4a::extrq</a></li><li><a href="core_arch/x86/sse4a/fn.insertq.html">core_arch::x86::sse4a::insertq</a></li><li><a href="core_arch/x86/sse4a/fn.movntsd.html">core_arch::x86::sse4a::movntsd</a></li><li><a href="core_arch/x86/sse4a/fn.movntss.html">core_arch::x86::sse4a::movntss</a></li><li><a href="core_arch/x86/sse/fn._MM_GET_EXCEPTION_MASK.html">core_arch::x86::sse::_MM_GET_EXCEPTION_MASK</a></li><li><a href="core_arch/x86/sse/fn._MM_GET_EXCEPTION_STATE.html">core_arch::x86::sse::_MM_GET_EXCEPTION_STATE</a></li><li><a href="core_arch/x86/sse/fn._MM_GET_FLUSH_ZERO_MODE.html">core_arch::x86::sse::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href="core_arch/x86/sse/fn._MM_GET_ROUNDING_MODE.html">core_arch::x86::sse::_MM_GET_ROUNDING_MODE</a></li><li><a href="core_arch/x86/sse/fn._MM_SET_EXCEPTION_MASK.html">core_arch::x86::sse::_MM_SET_EXCEPTION_MASK</a></li><li><a href="core_arch/x86/sse/fn._MM_SET_EXCEPTION_STATE.html">core_arch::x86::sse::_MM_SET_EXCEPTION_STATE</a></li><li><a href="core_arch/x86/sse/fn._MM_SET_FLUSH_ZERO_MODE.html">core_arch::x86::sse::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href="core_arch/x86/sse/fn._MM_SET_ROUNDING_MODE.html">core_arch::x86::sse::_MM_SET_ROUNDING_MODE</a></li><li><a href="core_arch/x86/sse/fn._MM_SHUFFLE.html">core_arch::x86::sse::_MM_SHUFFLE</a></li><li><a href="core_arch/x86/sse/fn._MM_TRANSPOSE4_PS.html">core_arch::x86::sse::_MM_TRANSPOSE4_PS</a></li><li><a href="core_arch/x86/sse/fn._mm_add_ps.html">core_arch::x86::sse::_mm_add_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_add_ss.html">core_arch::x86::sse::_mm_add_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_and_ps.html">core_arch::x86::sse::_mm_and_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_andnot_ps.html">core_arch::x86::sse::_mm_andnot_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpeq_ps.html">core_arch::x86::sse::_mm_cmpeq_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpeq_ss.html">core_arch::x86::sse::_mm_cmpeq_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpge_ps.html">core_arch::x86::sse::_mm_cmpge_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpge_ss.html">core_arch::x86::sse::_mm_cmpge_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpgt_ps.html">core_arch::x86::sse::_mm_cmpgt_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpgt_ss.html">core_arch::x86::sse::_mm_cmpgt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmple_ps.html">core_arch::x86::sse::_mm_cmple_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmple_ss.html">core_arch::x86::sse::_mm_cmple_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmplt_ps.html">core_arch::x86::sse::_mm_cmplt_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmplt_ss.html">core_arch::x86::sse::_mm_cmplt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpneq_ps.html">core_arch::x86::sse::_mm_cmpneq_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpneq_ss.html">core_arch::x86::sse::_mm_cmpneq_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpnge_ps.html">core_arch::x86::sse::_mm_cmpnge_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpnge_ss.html">core_arch::x86::sse::_mm_cmpnge_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpngt_ps.html">core_arch::x86::sse::_mm_cmpngt_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpngt_ss.html">core_arch::x86::sse::_mm_cmpngt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpnle_ps.html">core_arch::x86::sse::_mm_cmpnle_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpnle_ss.html">core_arch::x86::sse::_mm_cmpnle_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpnlt_ps.html">core_arch::x86::sse::_mm_cmpnlt_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpnlt_ss.html">core_arch::x86::sse::_mm_cmpnlt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpord_ps.html">core_arch::x86::sse::_mm_cmpord_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpord_ss.html">core_arch::x86::sse::_mm_cmpord_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpunord_ps.html">core_arch::x86::sse::_mm_cmpunord_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_cmpunord_ss.html">core_arch::x86::sse::_mm_cmpunord_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_comieq_ss.html">core_arch::x86::sse::_mm_comieq_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_comige_ss.html">core_arch::x86::sse::_mm_comige_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_comigt_ss.html">core_arch::x86::sse::_mm_comigt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_comile_ss.html">core_arch::x86::sse::_mm_comile_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_comilt_ss.html">core_arch::x86::sse::_mm_comilt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_comineq_ss.html">core_arch::x86::sse::_mm_comineq_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cvt_si2ss.html">core_arch::x86::sse::_mm_cvt_si2ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cvt_ss2si.html">core_arch::x86::sse::_mm_cvt_ss2si</a></li><li><a href="core_arch/x86/sse/fn._mm_cvtsi32_ss.html">core_arch::x86::sse::_mm_cvtsi32_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_cvtss_f32.html">core_arch::x86::sse::_mm_cvtss_f32</a></li><li><a href="core_arch/x86/sse/fn._mm_cvtss_si32.html">core_arch::x86::sse::_mm_cvtss_si32</a></li><li><a href="core_arch/x86/sse/fn._mm_cvtt_ss2si.html">core_arch::x86::sse::_mm_cvtt_ss2si</a></li><li><a href="core_arch/x86/sse/fn._mm_cvttss_si32.html">core_arch::x86::sse::_mm_cvttss_si32</a></li><li><a href="core_arch/x86/sse/fn._mm_div_ps.html">core_arch::x86::sse::_mm_div_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_div_ss.html">core_arch::x86::sse::_mm_div_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_getcsr.html">core_arch::x86::sse::_mm_getcsr</a></li><li><a href="core_arch/x86/sse/fn._mm_load1_ps.html">core_arch::x86::sse::_mm_load1_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_load_ps.html">core_arch::x86::sse::_mm_load_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_load_ps1.html">core_arch::x86::sse::_mm_load_ps1</a></li><li><a href="core_arch/x86/sse/fn._mm_load_ss.html">core_arch::x86::sse::_mm_load_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_loadr_ps.html">core_arch::x86::sse::_mm_loadr_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_loadu_ps.html">core_arch::x86::sse::_mm_loadu_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_loadu_si64.html">core_arch::x86::sse::_mm_loadu_si64</a></li><li><a href="core_arch/x86/sse/fn._mm_max_ps.html">core_arch::x86::sse::_mm_max_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_max_ss.html">core_arch::x86::sse::_mm_max_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_min_ps.html">core_arch::x86::sse::_mm_min_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_min_ss.html">core_arch::x86::sse::_mm_min_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_move_ss.html">core_arch::x86::sse::_mm_move_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_movehl_ps.html">core_arch::x86::sse::_mm_movehl_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_movelh_ps.html">core_arch::x86::sse::_mm_movelh_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_movemask_ps.html">core_arch::x86::sse::_mm_movemask_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_mul_ps.html">core_arch::x86::sse::_mm_mul_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_mul_ss.html">core_arch::x86::sse::_mm_mul_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_or_ps.html">core_arch::x86::sse::_mm_or_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_prefetch.html">core_arch::x86::sse::_mm_prefetch</a></li><li><a href="core_arch/x86/sse/fn._mm_rcp_ps.html">core_arch::x86::sse::_mm_rcp_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_rcp_ss.html">core_arch::x86::sse::_mm_rcp_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_rsqrt_ps.html">core_arch::x86::sse::_mm_rsqrt_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_rsqrt_ss.html">core_arch::x86::sse::_mm_rsqrt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_set1_ps.html">core_arch::x86::sse::_mm_set1_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_set_ps.html">core_arch::x86::sse::_mm_set_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_set_ps1.html">core_arch::x86::sse::_mm_set_ps1</a></li><li><a href="core_arch/x86/sse/fn._mm_set_ss.html">core_arch::x86::sse::_mm_set_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_setcsr.html">core_arch::x86::sse::_mm_setcsr</a></li><li><a href="core_arch/x86/sse/fn._mm_setr_ps.html">core_arch::x86::sse::_mm_setr_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_setzero_ps.html">core_arch::x86::sse::_mm_setzero_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_sfence.html">core_arch::x86::sse::_mm_sfence</a></li><li><a href="core_arch/x86/sse/fn._mm_shuffle_ps.html">core_arch::x86::sse::_mm_shuffle_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_sqrt_ps.html">core_arch::x86::sse::_mm_sqrt_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_sqrt_ss.html">core_arch::x86::sse::_mm_sqrt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_store1_ps.html">core_arch::x86::sse::_mm_store1_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_store_ps.html">core_arch::x86::sse::_mm_store_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_store_ps1.html">core_arch::x86::sse::_mm_store_ps1</a></li><li><a href="core_arch/x86/sse/fn._mm_store_ss.html">core_arch::x86::sse::_mm_store_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_storer_ps.html">core_arch::x86::sse::_mm_storer_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_storeu_ps.html">core_arch::x86::sse::_mm_storeu_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_stream_ps.html">core_arch::x86::sse::_mm_stream_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_sub_ps.html">core_arch::x86::sse::_mm_sub_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_sub_ss.html">core_arch::x86::sse::_mm_sub_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_ucomieq_ss.html">core_arch::x86::sse::_mm_ucomieq_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_ucomige_ss.html">core_arch::x86::sse::_mm_ucomige_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_ucomigt_ss.html">core_arch::x86::sse::_mm_ucomigt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_ucomile_ss.html">core_arch::x86::sse::_mm_ucomile_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_ucomilt_ss.html">core_arch::x86::sse::_mm_ucomilt_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_ucomineq_ss.html">core_arch::x86::sse::_mm_ucomineq_ss</a></li><li><a href="core_arch/x86/sse/fn._mm_undefined_ps.html">core_arch::x86::sse::_mm_undefined_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_unpackhi_ps.html">core_arch::x86::sse::_mm_unpackhi_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_unpacklo_ps.html">core_arch::x86::sse::_mm_unpacklo_ps</a></li><li><a href="core_arch/x86/sse/fn._mm_xor_ps.html">core_arch::x86::sse::_mm_xor_ps</a></li><li><a href="core_arch/x86/sse/fn.addss.html">core_arch::x86::sse::addss</a></li><li><a href="core_arch/x86/sse/fn.cmpps.html">core_arch::x86::sse::cmpps</a></li><li><a href="core_arch/x86/sse/fn.cmpss.html">core_arch::x86::sse::cmpss</a></li><li><a href="core_arch/x86/sse/fn.comieq_ss.html">core_arch::x86::sse::comieq_ss</a></li><li><a href="core_arch/x86/sse/fn.comige_ss.html">core_arch::x86::sse::comige_ss</a></li><li><a href="core_arch/x86/sse/fn.comigt_ss.html">core_arch::x86::sse::comigt_ss</a></li><li><a href="core_arch/x86/sse/fn.comile_ss.html">core_arch::x86::sse::comile_ss</a></li><li><a href="core_arch/x86/sse/fn.comilt_ss.html">core_arch::x86::sse::comilt_ss</a></li><li><a href="core_arch/x86/sse/fn.comineq_ss.html">core_arch::x86::sse::comineq_ss</a></li><li><a href="core_arch/x86/sse/fn.cvtsi2ss.html">core_arch::x86::sse::cvtsi2ss</a></li><li><a href="core_arch/x86/sse/fn.cvtss2si.html">core_arch::x86::sse::cvtss2si</a></li><li><a href="core_arch/x86/sse/fn.cvttss2si.html">core_arch::x86::sse::cvttss2si</a></li><li><a href="core_arch/x86/sse/fn.divss.html">core_arch::x86::sse::divss</a></li><li><a href="core_arch/x86/sse/fn.ldmxcsr.html">core_arch::x86::sse::ldmxcsr</a></li><li><a href="core_arch/x86/sse/fn.maxps.html">core_arch::x86::sse::maxps</a></li><li><a href="core_arch/x86/sse/fn.maxss.html">core_arch::x86::sse::maxss</a></li><li><a href="core_arch/x86/sse/fn.minps.html">core_arch::x86::sse::minps</a></li><li><a href="core_arch/x86/sse/fn.minss.html">core_arch::x86::sse::minss</a></li><li><a href="core_arch/x86/sse/fn.movmskps.html">core_arch::x86::sse::movmskps</a></li><li><a href="core_arch/x86/sse/fn.mulss.html">core_arch::x86::sse::mulss</a></li><li><a href="core_arch/x86/sse/fn.prefetch.html">core_arch::x86::sse::prefetch</a></li><li><a href="core_arch/x86/sse/fn.rcpps.html">core_arch::x86::sse::rcpps</a></li><li><a href="core_arch/x86/sse/fn.rcpss.html">core_arch::x86::sse::rcpss</a></li><li><a href="core_arch/x86/sse/fn.rsqrtps.html">core_arch::x86::sse::rsqrtps</a></li><li><a href="core_arch/x86/sse/fn.rsqrtss.html">core_arch::x86::sse::rsqrtss</a></li><li><a href="core_arch/x86/sse/fn.sfence.html">core_arch::x86::sse::sfence</a></li><li><a href="core_arch/x86/sse/fn.sqrtps.html">core_arch::x86::sse::sqrtps</a></li><li><a href="core_arch/x86/sse/fn.sqrtss.html">core_arch::x86::sse::sqrtss</a></li><li><a href="core_arch/x86/sse/fn.stmxcsr.html">core_arch::x86::sse::stmxcsr</a></li><li><a href="core_arch/x86/sse/fn.subss.html">core_arch::x86::sse::subss</a></li><li><a href="core_arch/x86/sse/fn.ucomieq_ss.html">core_arch::x86::sse::ucomieq_ss</a></li><li><a href="core_arch/x86/sse/fn.ucomige_ss.html">core_arch::x86::sse::ucomige_ss</a></li><li><a href="core_arch/x86/sse/fn.ucomigt_ss.html">core_arch::x86::sse::ucomigt_ss</a></li><li><a href="core_arch/x86/sse/fn.ucomile_ss.html">core_arch::x86::sse::ucomile_ss</a></li><li><a href="core_arch/x86/sse/fn.ucomilt_ss.html">core_arch::x86::sse::ucomilt_ss</a></li><li><a href="core_arch/x86/sse/fn.ucomineq_ss.html">core_arch::x86::sse::ucomineq_ss</a></li><li><a href="core_arch/x86/ssse3/fn._mm_abs_epi16.html">core_arch::x86::ssse3::_mm_abs_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_abs_epi32.html">core_arch::x86::ssse3::_mm_abs_epi32</a></li><li><a href="core_arch/x86/ssse3/fn._mm_abs_epi8.html">core_arch::x86::ssse3::_mm_abs_epi8</a></li><li><a href="core_arch/x86/ssse3/fn._mm_alignr_epi8.html">core_arch::x86::ssse3::_mm_alignr_epi8</a></li><li><a href="core_arch/x86/ssse3/fn._mm_hadd_epi16.html">core_arch::x86::ssse3::_mm_hadd_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_hadd_epi32.html">core_arch::x86::ssse3::_mm_hadd_epi32</a></li><li><a href="core_arch/x86/ssse3/fn._mm_hadds_epi16.html">core_arch::x86::ssse3::_mm_hadds_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_hsub_epi16.html">core_arch::x86::ssse3::_mm_hsub_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_hsub_epi32.html">core_arch::x86::ssse3::_mm_hsub_epi32</a></li><li><a href="core_arch/x86/ssse3/fn._mm_hsubs_epi16.html">core_arch::x86::ssse3::_mm_hsubs_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_maddubs_epi16.html">core_arch::x86::ssse3::_mm_maddubs_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_mulhrs_epi16.html">core_arch::x86::ssse3::_mm_mulhrs_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_shuffle_epi8.html">core_arch::x86::ssse3::_mm_shuffle_epi8</a></li><li><a href="core_arch/x86/ssse3/fn._mm_sign_epi16.html">core_arch::x86::ssse3::_mm_sign_epi16</a></li><li><a href="core_arch/x86/ssse3/fn._mm_sign_epi32.html">core_arch::x86::ssse3::_mm_sign_epi32</a></li><li><a href="core_arch/x86/ssse3/fn._mm_sign_epi8.html">core_arch::x86::ssse3::_mm_sign_epi8</a></li><li><a href="core_arch/x86/ssse3/fn.pabsb128.html">core_arch::x86::ssse3::pabsb128</a></li><li><a href="core_arch/x86/ssse3/fn.pabsd128.html">core_arch::x86::ssse3::pabsd128</a></li><li><a href="core_arch/x86/ssse3/fn.pabsw128.html">core_arch::x86::ssse3::pabsw128</a></li><li><a href="core_arch/x86/ssse3/fn.phaddd128.html">core_arch::x86::ssse3::phaddd128</a></li><li><a href="core_arch/x86/ssse3/fn.phaddsw128.html">core_arch::x86::ssse3::phaddsw128</a></li><li><a href="core_arch/x86/ssse3/fn.phaddw128.html">core_arch::x86::ssse3::phaddw128</a></li><li><a href="core_arch/x86/ssse3/fn.phsubd128.html">core_arch::x86::ssse3::phsubd128</a></li><li><a href="core_arch/x86/ssse3/fn.phsubsw128.html">core_arch::x86::ssse3::phsubsw128</a></li><li><a href="core_arch/x86/ssse3/fn.phsubw128.html">core_arch::x86::ssse3::phsubw128</a></li><li><a href="core_arch/x86/ssse3/fn.pmaddubsw128.html">core_arch::x86::ssse3::pmaddubsw128</a></li><li><a href="core_arch/x86/ssse3/fn.pmulhrsw128.html">core_arch::x86::ssse3::pmulhrsw128</a></li><li><a href="core_arch/x86/ssse3/fn.pshufb128.html">core_arch::x86::ssse3::pshufb128</a></li><li><a href="core_arch/x86/ssse3/fn.psignb128.html">core_arch::x86::ssse3::psignb128</a></li><li><a href="core_arch/x86/ssse3/fn.psignd128.html">core_arch::x86::ssse3::psignd128</a></li><li><a href="core_arch/x86/ssse3/fn.psignw128.html">core_arch::x86::ssse3::psignw128</a></li><li><a href="core_arch/x86/tbm/fn._blcfill_u32.html">core_arch::x86::tbm::_blcfill_u32</a></li><li><a href="core_arch/x86/tbm/fn._blcfill_u64.html">core_arch::x86::tbm::_blcfill_u64</a></li><li><a href="core_arch/x86/tbm/fn._blci_u32.html">core_arch::x86::tbm::_blci_u32</a></li><li><a href="core_arch/x86/tbm/fn._blci_u64.html">core_arch::x86::tbm::_blci_u64</a></li><li><a href="core_arch/x86/tbm/fn._blcic_u32.html">core_arch::x86::tbm::_blcic_u32</a></li><li><a href="core_arch/x86/tbm/fn._blcic_u64.html">core_arch::x86::tbm::_blcic_u64</a></li><li><a href="core_arch/x86/tbm/fn._blcmsk_u32.html">core_arch::x86::tbm::_blcmsk_u32</a></li><li><a href="core_arch/x86/tbm/fn._blcmsk_u64.html">core_arch::x86::tbm::_blcmsk_u64</a></li><li><a href="core_arch/x86/tbm/fn._blcs_u32.html">core_arch::x86::tbm::_blcs_u32</a></li><li><a href="core_arch/x86/tbm/fn._blcs_u64.html">core_arch::x86::tbm::_blcs_u64</a></li><li><a href="core_arch/x86/tbm/fn._blsfill_u32.html">core_arch::x86::tbm::_blsfill_u32</a></li><li><a href="core_arch/x86/tbm/fn._blsfill_u64.html">core_arch::x86::tbm::_blsfill_u64</a></li><li><a href="core_arch/x86/tbm/fn._blsic_u32.html">core_arch::x86::tbm::_blsic_u32</a></li><li><a href="core_arch/x86/tbm/fn._blsic_u64.html">core_arch::x86::tbm::_blsic_u64</a></li><li><a href="core_arch/x86/tbm/fn._t1mskc_u32.html">core_arch::x86::tbm::_t1mskc_u32</a></li><li><a href="core_arch/x86/tbm/fn._t1mskc_u64.html">core_arch::x86::tbm::_t1mskc_u64</a></li><li><a href="core_arch/x86/tbm/fn._tzmsk_u32.html">core_arch::x86::tbm::_tzmsk_u32</a></li><li><a href="core_arch/x86/tbm/fn._tzmsk_u64.html">core_arch::x86::tbm::_tzmsk_u64</a></li><li><a href="core_arch/x86/fn.ud2.html">core_arch::x86::ud2</a></li><li><a href="core_arch/x86/vaes/fn._mm256_aesdec_epi128.html">core_arch::x86::vaes::_mm256_aesdec_epi128</a></li><li><a href="core_arch/x86/vaes/fn._mm256_aesdeclast_epi128.html">core_arch::x86::vaes::_mm256_aesdeclast_epi128</a></li><li><a href="core_arch/x86/vaes/fn._mm256_aesenc_epi128.html">core_arch::x86::vaes::_mm256_aesenc_epi128</a></li><li><a href="core_arch/x86/vaes/fn._mm256_aesenclast_epi128.html">core_arch::x86::vaes::_mm256_aesenclast_epi128</a></li><li><a href="core_arch/x86/vaes/fn._mm512_aesdec_epi128.html">core_arch::x86::vaes::_mm512_aesdec_epi128</a></li><li><a href="core_arch/x86/vaes/fn._mm512_aesdeclast_epi128.html">core_arch::x86::vaes::_mm512_aesdeclast_epi128</a></li><li><a href="core_arch/x86/vaes/fn._mm512_aesenc_epi128.html">core_arch::x86::vaes::_mm512_aesenc_epi128</a></li><li><a href="core_arch/x86/vaes/fn._mm512_aesenclast_epi128.html">core_arch::x86::vaes::_mm512_aesenclast_epi128</a></li><li><a href="core_arch/x86/vaes/fn.aesdec_256.html">core_arch::x86::vaes::aesdec_256</a></li><li><a href="core_arch/x86/vaes/fn.aesdec_512.html">core_arch::x86::vaes::aesdec_512</a></li><li><a href="core_arch/x86/vaes/fn.aesdeclast_256.html">core_arch::x86::vaes::aesdeclast_256</a></li><li><a href="core_arch/x86/vaes/fn.aesdeclast_512.html">core_arch::x86::vaes::aesdeclast_512</a></li><li><a href="core_arch/x86/vaes/fn.aesenc_256.html">core_arch::x86::vaes::aesenc_256</a></li><li><a href="core_arch/x86/vaes/fn.aesenc_512.html">core_arch::x86::vaes::aesenc_512</a></li><li><a href="core_arch/x86/vaes/fn.aesenclast_256.html">core_arch::x86::vaes::aesenclast_256</a></li><li><a href="core_arch/x86/vaes/fn.aesenclast_512.html">core_arch::x86::vaes::aesenclast_512</a></li><li><a href="core_arch/x86/vpclmulqdq/fn._mm256_clmulepi64_epi128.html">core_arch::x86::vpclmulqdq::_mm256_clmulepi64_epi128</a></li><li><a href="core_arch/x86/vpclmulqdq/fn._mm512_clmulepi64_epi128.html">core_arch::x86::vpclmulqdq::_mm512_clmulepi64_epi128</a></li><li><a href="core_arch/x86/vpclmulqdq/fn.pclmulqdq_256.html">core_arch::x86::vpclmulqdq::pclmulqdq_256</a></li><li><a href="core_arch/x86/vpclmulqdq/fn.pclmulqdq_512.html">core_arch::x86::vpclmulqdq::pclmulqdq_512</a></li><li><a href="core_arch/x86/xsave/fn._xgetbv.html">core_arch::x86::xsave::_xgetbv</a></li><li><a href="core_arch/x86/xsave/fn._xrstor.html">core_arch::x86::xsave::_xrstor</a></li><li><a href="core_arch/x86/xsave/fn._xrstors.html">core_arch::x86::xsave::_xrstors</a></li><li><a href="core_arch/x86/xsave/fn._xsave.html">core_arch::x86::xsave::_xsave</a></li><li><a href="core_arch/x86/xsave/fn._xsavec.html">core_arch::x86::xsave::_xsavec</a></li><li><a href="core_arch/x86/xsave/fn._xsaveopt.html">core_arch::x86::xsave::_xsaveopt</a></li><li><a href="core_arch/x86/xsave/fn._xsaves.html">core_arch::x86::xsave::_xsaves</a></li><li><a href="core_arch/x86/xsave/fn._xsetbv.html">core_arch::x86::xsave::_xsetbv</a></li><li><a href="core_arch/x86/xsave/fn.xgetbv.html">core_arch::x86::xsave::xgetbv</a></li><li><a href="core_arch/x86/xsave/fn.xrstor.html">core_arch::x86::xsave::xrstor</a></li><li><a href="core_arch/x86/xsave/fn.xrstors.html">core_arch::x86::xsave::xrstors</a></li><li><a href="core_arch/x86/xsave/fn.xsave.html">core_arch::x86::xsave::xsave</a></li><li><a href="core_arch/x86/xsave/fn.xsavec.html">core_arch::x86::xsave::xsavec</a></li><li><a href="core_arch/x86/xsave/fn.xsaveopt.html">core_arch::x86::xsave::xsaveopt</a></li><li><a href="core_arch/x86/xsave/fn.xsaves.html">core_arch::x86::xsave::xsaves</a></li><li><a href="core_arch/x86/xsave/fn.xsetbv.html">core_arch::x86::xsave::xsetbv</a></li><li><a href="core_arch/x86_64/abm/fn._lzcnt_u64.html">core_arch::x86_64::abm::_lzcnt_u64</a></li><li><a href="core_arch/x86_64/abm/fn._popcnt64.html">core_arch::x86_64::abm::_popcnt64</a></li><li><a href="core_arch/x86_64/adx/fn._addcarry_u64.html">core_arch::x86_64::adx::_addcarry_u64</a></li><li><a href="core_arch/x86_64/adx/fn._addcarryx_u64.html">core_arch::x86_64::adx::_addcarryx_u64</a></li><li><a href="core_arch/x86_64/adx/fn._subborrow_u64.html">core_arch::x86_64::adx::_subborrow_u64</a></li><li><a href="core_arch/x86_64/adx/fn.llvm_addcarry_u64.html">core_arch::x86_64::adx::llvm_addcarry_u64</a></li><li><a href="core_arch/x86_64/adx/fn.llvm_addcarryx_u64.html">core_arch::x86_64::adx::llvm_addcarryx_u64</a></li><li><a href="core_arch/x86_64/adx/fn.llvm_subborrow_u64.html">core_arch::x86_64::adx::llvm_subborrow_u64</a></li><li><a href="core_arch/x86_64/avx2/fn._mm256_extract_epi64.html">core_arch::x86_64::avx2::_mm256_extract_epi64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundi64_sd.html">core_arch::x86_64::avx512f::_mm_cvt_roundi64_sd</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundi64_ss.html">core_arch::x86_64::avx512f::_mm_cvt_roundi64_ss</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundsd_i64.html">core_arch::x86_64::avx512f::_mm_cvt_roundsd_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundsd_si64.html">core_arch::x86_64::avx512f::_mm_cvt_roundsd_si64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundsd_u64.html">core_arch::x86_64::avx512f::_mm_cvt_roundsd_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundsi64_sd.html">core_arch::x86_64::avx512f::_mm_cvt_roundsi64_sd</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundsi64_ss.html">core_arch::x86_64::avx512f::_mm_cvt_roundsi64_ss</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundss_i64.html">core_arch::x86_64::avx512f::_mm_cvt_roundss_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundss_si64.html">core_arch::x86_64::avx512f::_mm_cvt_roundss_si64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundss_u64.html">core_arch::x86_64::avx512f::_mm_cvt_roundss_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundu64_sd.html">core_arch::x86_64::avx512f::_mm_cvt_roundu64_sd</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvt_roundu64_ss.html">core_arch::x86_64::avx512f::_mm_cvt_roundu64_ss</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvti64_sd.html">core_arch::x86_64::avx512f::_mm_cvti64_sd</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvti64_ss.html">core_arch::x86_64::avx512f::_mm_cvti64_ss</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtsd_i64.html">core_arch::x86_64::avx512f::_mm_cvtsd_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtsd_u64.html">core_arch::x86_64::avx512f::_mm_cvtsd_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtss_i64.html">core_arch::x86_64::avx512f::_mm_cvtss_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtss_u64.html">core_arch::x86_64::avx512f::_mm_cvtss_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtt_roundsd_i64.html">core_arch::x86_64::avx512f::_mm_cvtt_roundsd_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtt_roundsd_si64.html">core_arch::x86_64::avx512f::_mm_cvtt_roundsd_si64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtt_roundsd_u64.html">core_arch::x86_64::avx512f::_mm_cvtt_roundsd_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtt_roundss_i64.html">core_arch::x86_64::avx512f::_mm_cvtt_roundss_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtt_roundss_si64.html">core_arch::x86_64::avx512f::_mm_cvtt_roundss_si64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtt_roundss_u64.html">core_arch::x86_64::avx512f::_mm_cvtt_roundss_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvttsd_i64.html">core_arch::x86_64::avx512f::_mm_cvttsd_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvttsd_u64.html">core_arch::x86_64::avx512f::_mm_cvttsd_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvttss_i64.html">core_arch::x86_64::avx512f::_mm_cvttss_i64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvttss_u64.html">core_arch::x86_64::avx512f::_mm_cvttss_u64</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtu64_sd.html">core_arch::x86_64::avx512f::_mm_cvtu64_sd</a></li><li><a href="core_arch/x86_64/avx512f/fn._mm_cvtu64_ss.html">core_arch::x86_64::avx512f::_mm_cvtu64_ss</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtsd2si64.html">core_arch::x86_64::avx512f::vcvtsd2si64</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtsd2usi64.html">core_arch::x86_64::avx512f::vcvtsd2usi64</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtsi2sd64.html">core_arch::x86_64::avx512f::vcvtsi2sd64</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtsi2ss64.html">core_arch::x86_64::avx512f::vcvtsi2ss64</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtss2si64.html">core_arch::x86_64::avx512f::vcvtss2si64</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtss2usi64.html">core_arch::x86_64::avx512f::vcvtss2usi64</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtusi2sd64.html">core_arch::x86_64::avx512f::vcvtusi2sd64</a></li><li><a href="core_arch/x86_64/avx512f/fn.vcvtusi2ss64.html">core_arch::x86_64::avx512f::vcvtusi2ss64</a></li><li><a href="core_arch/x86_64/avx/fn._mm256_insert_epi64.html">core_arch::x86_64::avx::_mm256_insert_epi64</a></li><li><a href="core_arch/x86_64/bmi2/fn._bzhi_u64.html">core_arch::x86_64::bmi2::_bzhi_u64</a></li><li><a href="core_arch/x86_64/bmi2/fn._mulx_u64.html">core_arch::x86_64::bmi2::_mulx_u64</a></li><li><a href="core_arch/x86_64/bmi2/fn._pdep_u64.html">core_arch::x86_64::bmi2::_pdep_u64</a></li><li><a href="core_arch/x86_64/bmi2/fn._pext_u64.html">core_arch::x86_64::bmi2::_pext_u64</a></li><li><a href="core_arch/x86_64/bmi2/fn.x86_bmi2_bzhi_64.html">core_arch::x86_64::bmi2::x86_bmi2_bzhi_64</a></li><li><a href="core_arch/x86_64/bmi2/fn.x86_bmi2_pdep_64.html">core_arch::x86_64::bmi2::x86_bmi2_pdep_64</a></li><li><a href="core_arch/x86_64/bmi2/fn.x86_bmi2_pext_64.html">core_arch::x86_64::bmi2::x86_bmi2_pext_64</a></li><li><a href="core_arch/x86_64/bmi/fn._andn_u64.html">core_arch::x86_64::bmi::_andn_u64</a></li><li><a href="core_arch/x86_64/bmi/fn._bextr2_u64.html">core_arch::x86_64::bmi::_bextr2_u64</a></li><li><a href="core_arch/x86_64/bmi/fn._bextr_u64.html">core_arch::x86_64::bmi::_bextr_u64</a></li><li><a href="core_arch/x86_64/bmi/fn._blsi_u64.html">core_arch::x86_64::bmi::_blsi_u64</a></li><li><a href="core_arch/x86_64/bmi/fn._blsmsk_u64.html">core_arch::x86_64::bmi::_blsmsk_u64</a></li><li><a href="core_arch/x86_64/bmi/fn._blsr_u64.html">core_arch::x86_64::bmi::_blsr_u64</a></li><li><a href="core_arch/x86_64/bmi/fn._mm_tzcnt_64.html">core_arch::x86_64::bmi::_mm_tzcnt_64</a></li><li><a href="core_arch/x86_64/bmi/fn._tzcnt_u64.html">core_arch::x86_64::bmi::_tzcnt_u64</a></li><li><a href="core_arch/x86_64/bmi/fn.x86_bmi_bextr_64.html">core_arch::x86_64::bmi::x86_bmi_bextr_64</a></li><li><a href="core_arch/x86_64/bswap/fn._bswap64.html">core_arch::x86_64::bswap::_bswap64</a></li><li><a href="core_arch/x86_64/bt/fn._bittest64.html">core_arch::x86_64::bt::_bittest64</a></li><li><a href="core_arch/x86_64/bt/fn._bittestandcomplement64.html">core_arch::x86_64::bt::_bittestandcomplement64</a></li><li><a href="core_arch/x86_64/bt/fn._bittestandreset64.html">core_arch::x86_64::bt::_bittestandreset64</a></li><li><a href="core_arch/x86_64/bt/fn._bittestandset64.html">core_arch::x86_64::bt::_bittestandset64</a></li><li><a href="core_arch/x86_64/cmpxchg16b/fn.cmpxchg16b.html">core_arch::x86_64::cmpxchg16b::cmpxchg16b</a></li><li><a href="core_arch/x86_64/fxsr/fn._fxrstor64.html">core_arch::x86_64::fxsr::_fxrstor64</a></li><li><a href="core_arch/x86_64/fxsr/fn._fxsave64.html">core_arch::x86_64::fxsr::_fxsave64</a></li><li><a href="core_arch/x86_64/fxsr/fn.fxrstor64.html">core_arch::x86_64::fxsr::fxrstor64</a></li><li><a href="core_arch/x86_64/fxsr/fn.fxsave64.html">core_arch::x86_64::fxsr::fxsave64</a></li><li><a href="core_arch/x86_64/rdrand/fn._rdrand64_step.html">core_arch::x86_64::rdrand::_rdrand64_step</a></li><li><a href="core_arch/x86_64/rdrand/fn._rdseed64_step.html">core_arch::x86_64::rdrand::_rdseed64_step</a></li><li><a href="core_arch/x86_64/rdrand/fn.x86_rdrand64_step.html">core_arch::x86_64::rdrand::x86_rdrand64_step</a></li><li><a href="core_arch/x86_64/rdrand/fn.x86_rdseed64_step.html">core_arch::x86_64::rdrand::x86_rdseed64_step</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsd_si64.html">core_arch::x86_64::sse2::_mm_cvtsd_si64</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsd_si64x.html">core_arch::x86_64::sse2::_mm_cvtsd_si64x</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsi128_si64.html">core_arch::x86_64::sse2::_mm_cvtsi128_si64</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsi128_si64x.html">core_arch::x86_64::sse2::_mm_cvtsi128_si64x</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsi64_sd.html">core_arch::x86_64::sse2::_mm_cvtsi64_sd</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsi64_si128.html">core_arch::x86_64::sse2::_mm_cvtsi64_si128</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsi64x_sd.html">core_arch::x86_64::sse2::_mm_cvtsi64x_sd</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvtsi64x_si128.html">core_arch::x86_64::sse2::_mm_cvtsi64x_si128</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvttsd_si64.html">core_arch::x86_64::sse2::_mm_cvttsd_si64</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_cvttsd_si64x.html">core_arch::x86_64::sse2::_mm_cvttsd_si64x</a></li><li><a href="core_arch/x86_64/sse2/fn._mm_stream_si64.html">core_arch::x86_64::sse2::_mm_stream_si64</a></li><li><a href="core_arch/x86_64/sse2/fn.cvtsd2si64.html">core_arch::x86_64::sse2::cvtsd2si64</a></li><li><a href="core_arch/x86_64/sse2/fn.cvttsd2si64.html">core_arch::x86_64::sse2::cvttsd2si64</a></li><li><a href="core_arch/x86_64/sse41/fn._mm_extract_epi64.html">core_arch::x86_64::sse41::_mm_extract_epi64</a></li><li><a href="core_arch/x86_64/sse41/fn._mm_insert_epi64.html">core_arch::x86_64::sse41::_mm_insert_epi64</a></li><li><a href="core_arch/x86_64/sse42/fn._mm_crc32_u64.html">core_arch::x86_64::sse42::_mm_crc32_u64</a></li><li><a href="core_arch/x86_64/sse42/fn.crc32_64_64.html">core_arch::x86_64::sse42::crc32_64_64</a></li><li><a href="core_arch/x86_64/sse/fn._mm_cvtsi64_ss.html">core_arch::x86_64::sse::_mm_cvtsi64_ss</a></li><li><a href="core_arch/x86_64/sse/fn._mm_cvtss_si64.html">core_arch::x86_64::sse::_mm_cvtss_si64</a></li><li><a href="core_arch/x86_64/sse/fn._mm_cvttss_si64.html">core_arch::x86_64::sse::_mm_cvttss_si64</a></li><li><a href="core_arch/x86_64/sse/fn.cvtsi642ss.html">core_arch::x86_64::sse::cvtsi642ss</a></li><li><a href="core_arch/x86_64/sse/fn.cvtss2si64.html">core_arch::x86_64::sse::cvtss2si64</a></li><li><a href="core_arch/x86_64/sse/fn.cvttss2si64.html">core_arch::x86_64::sse::cvttss2si64</a></li><li><a href="core_arch/x86_64/xsave/fn._xrstor64.html">core_arch::x86_64::xsave::_xrstor64</a></li><li><a href="core_arch/x86_64/xsave/fn._xrstors64.html">core_arch::x86_64::xsave::_xrstors64</a></li><li><a href="core_arch/x86_64/xsave/fn._xsave64.html">core_arch::x86_64::xsave::_xsave64</a></li><li><a href="core_arch/x86_64/xsave/fn._xsavec64.html">core_arch::x86_64::xsave::_xsavec64</a></li><li><a href="core_arch/x86_64/xsave/fn._xsaveopt64.html">core_arch::x86_64::xsave::_xsaveopt64</a></li><li><a href="core_arch/x86_64/xsave/fn._xsaves64.html">core_arch::x86_64::xsave::_xsaves64</a></li><li><a href="core_arch/x86_64/xsave/fn.xrstor64.html">core_arch::x86_64::xsave::xrstor64</a></li><li><a href="core_arch/x86_64/xsave/fn.xrstors64.html">core_arch::x86_64::xsave::xrstors64</a></li><li><a href="core_arch/x86_64/xsave/fn.xsave64.html">core_arch::x86_64::xsave::xsave64</a></li><li><a href="core_arch/x86_64/xsave/fn.xsavec64.html">core_arch::x86_64::xsave::xsavec64</a></li><li><a href="core_arch/x86_64/xsave/fn.xsaveopt64.html">core_arch::x86_64::xsave::xsaveopt64</a></li><li><a href="core_arch/x86_64/xsave/fn.xsaves64.html">core_arch::x86_64::xsave::xsaves64</a></li><li><a href="core_simd/intrinsics/fn.simd_add.html">core_simd::intrinsics::simd_add</a></li><li><a href="core_simd/intrinsics/fn.simd_and.html">core_simd::intrinsics::simd_and</a></li><li><a href="core_simd/intrinsics/fn.simd_arith_offset.html">core_simd::intrinsics::simd_arith_offset</a></li><li><a href="core_simd/intrinsics/fn.simd_as.html">core_simd::intrinsics::simd_as</a></li><li><a href="core_simd/intrinsics/fn.simd_bitmask.html">core_simd::intrinsics::simd_bitmask</a></li><li><a href="core_simd/intrinsics/fn.simd_cast.html">core_simd::intrinsics::simd_cast</a></li><li><a href="core_simd/intrinsics/fn.simd_cast_ptr.html">core_simd::intrinsics::simd_cast_ptr</a></li><li><a href="core_simd/intrinsics/fn.simd_div.html">core_simd::intrinsics::simd_div</a></li><li><a href="core_simd/intrinsics/fn.simd_eq.html">core_simd::intrinsics::simd_eq</a></li><li><a href="core_simd/intrinsics/fn.simd_expose_addr.html">core_simd::intrinsics::simd_expose_addr</a></li><li><a href="core_simd/intrinsics/fn.simd_fabs.html">core_simd::intrinsics::simd_fabs</a></li><li><a href="core_simd/intrinsics/fn.simd_fmax.html">core_simd::intrinsics::simd_fmax</a></li><li><a href="core_simd/intrinsics/fn.simd_fmin.html">core_simd::intrinsics::simd_fmin</a></li><li><a href="core_simd/intrinsics/fn.simd_from_exposed_addr.html">core_simd::intrinsics::simd_from_exposed_addr</a></li><li><a href="core_simd/intrinsics/fn.simd_gather.html">core_simd::intrinsics::simd_gather</a></li><li><a href="core_simd/intrinsics/fn.simd_ge.html">core_simd::intrinsics::simd_ge</a></li><li><a href="core_simd/intrinsics/fn.simd_gt.html">core_simd::intrinsics::simd_gt</a></li><li><a href="core_simd/intrinsics/fn.simd_le.html">core_simd::intrinsics::simd_le</a></li><li><a href="core_simd/intrinsics/fn.simd_lt.html">core_simd::intrinsics::simd_lt</a></li><li><a href="core_simd/intrinsics/fn.simd_mul.html">core_simd::intrinsics::simd_mul</a></li><li><a href="core_simd/intrinsics/fn.simd_ne.html">core_simd::intrinsics::simd_ne</a></li><li><a href="core_simd/intrinsics/fn.simd_neg.html">core_simd::intrinsics::simd_neg</a></li><li><a href="core_simd/intrinsics/fn.simd_or.html">core_simd::intrinsics::simd_or</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_add_ordered.html">core_simd::intrinsics::simd_reduce_add_ordered</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_all.html">core_simd::intrinsics::simd_reduce_all</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_and.html">core_simd::intrinsics::simd_reduce_and</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_any.html">core_simd::intrinsics::simd_reduce_any</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_max.html">core_simd::intrinsics::simd_reduce_max</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_min.html">core_simd::intrinsics::simd_reduce_min</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_mul_ordered.html">core_simd::intrinsics::simd_reduce_mul_ordered</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_or.html">core_simd::intrinsics::simd_reduce_or</a></li><li><a href="core_simd/intrinsics/fn.simd_reduce_xor.html">core_simd::intrinsics::simd_reduce_xor</a></li><li><a href="core_simd/intrinsics/fn.simd_rem.html">core_simd::intrinsics::simd_rem</a></li><li><a href="core_simd/intrinsics/fn.simd_saturating_add.html">core_simd::intrinsics::simd_saturating_add</a></li><li><a href="core_simd/intrinsics/fn.simd_saturating_sub.html">core_simd::intrinsics::simd_saturating_sub</a></li><li><a href="core_simd/intrinsics/fn.simd_scatter.html">core_simd::intrinsics::simd_scatter</a></li><li><a href="core_simd/intrinsics/fn.simd_select.html">core_simd::intrinsics::simd_select</a></li><li><a href="core_simd/intrinsics/fn.simd_select_bitmask.html">core_simd::intrinsics::simd_select_bitmask</a></li><li><a href="core_simd/intrinsics/fn.simd_shl.html">core_simd::intrinsics::simd_shl</a></li><li><a href="core_simd/intrinsics/fn.simd_shr.html">core_simd::intrinsics::simd_shr</a></li><li><a href="core_simd/intrinsics/fn.simd_shuffle.html">core_simd::intrinsics::simd_shuffle</a></li><li><a href="core_simd/intrinsics/fn.simd_sub.html">core_simd::intrinsics::simd_sub</a></li><li><a href="core_simd/intrinsics/fn.simd_xor.html">core_simd::intrinsics::simd_xor</a></li><li><a href="core_simd/swizzle_dyn/fn.avx2_pshufb.html">core_simd::swizzle_dyn::avx2_pshufb</a></li><li><a href="core_simd/swizzle_dyn/fn.transize.html">core_simd::swizzle_dyn::transize</a></li><li><a href="core_simd/swizzle_dyn/fn.transize_raw.html">core_simd::swizzle_dyn::transize_raw</a></li><li><a href="core_simd/swizzle_dyn/fn.zeroing_idxs.html">core_simd::swizzle_dyn::zeroing_idxs</a></li><li><a href="default/fn.default.html">default::default</a></li><li><a href="escape/fn.escape_ascii_into.html">escape::escape_ascii_into</a></li><li><a href="escape/fn.escape_unicode_into.html">escape::escape_unicode_into</a></li><li><a href="ffi/fn.va_arg.html">ffi::va_arg</a></li><li><a href="ffi/fn.va_copy.html">ffi::va_copy</a></li><li><a href="ffi/fn.va_end.html">ffi::va_end</a></li><li><a href="fmt/builders/fn.debug_list_new.html">fmt::builders::debug_list_new</a></li><li><a href="fmt/builders/fn.debug_map_new.html">fmt::builders::debug_map_new</a></li><li><a href="fmt/builders/fn.debug_set_new.html">fmt::builders::debug_set_new</a></li><li><a href="fmt/builders/fn.debug_struct_new.html">fmt::builders::debug_struct_new</a></li><li><a href="fmt/builders/fn.debug_tuple_new.html">fmt::builders::debug_tuple_new</a></li><li><a href="fmt/float/fn.float_to_decimal_common_exact.html">fmt::float::float_to_decimal_common_exact</a></li><li><a href="fmt/float/fn.float_to_decimal_common_shortest.html">fmt::float::float_to_decimal_common_shortest</a></li><li><a href="fmt/float/fn.float_to_decimal_display.html">fmt::float::float_to_decimal_display</a></li><li><a href="fmt/float/fn.float_to_exponential_common.html">fmt::float::float_to_exponential_common</a></li><li><a href="fmt/float/fn.float_to_exponential_common_exact.html">fmt::float::float_to_exponential_common_exact</a></li><li><a href="fmt/float/fn.float_to_exponential_common_shortest.html">fmt::float::float_to_exponential_common_shortest</a></li><li><a href="fmt/float/fn.float_to_general_debug.html">fmt::float::float_to_general_debug</a></li><li><a href="fmt/fn.getcount.html">fmt::getcount</a></li><li><a href="fmt/num/fn.exp_u128.html">fmt::num::exp_u128</a></li><li><a href="fmt/num/fn.fmt_u128.html">fmt::num::fmt_u128</a></li><li><a href="fmt/num/imp/fn.exp_u64.html">fmt::num::imp::exp_u64</a></li><li><a href="fmt/num/imp/fn.fmt_u64.html">fmt::num::imp::fmt_u64</a></li><li><a href="fmt/num/fn.parse_u64_into.html">fmt::num::parse_u64_into</a></li><li><a href="fmt/num/fn.u128_mulhi.html">fmt::num::u128_mulhi</a></li><li><a href="fmt/num/fn.udiv_1e19.html">fmt::num::udiv_1e19</a></li><li><a href="fmt/fn.pointer_fmt_inner.html">fmt::pointer_fmt_inner</a></li><li><a href="fmt/fn.run.html">fmt::run</a></li><li><a href="fmt/fn.write.html">fmt::write</a></li><li><a href="future/fn.get_context.html">future::get_context</a></li><li><a href="future/fn.pending.html">future::pending</a></li><li><a href="future/pending/fn.pending.html">future::pending::pending</a></li><li><a href="future/fn.poll_fn.html">future::poll_fn</a></li><li><a href="future/poll_fn/fn.poll_fn.html">future::poll_fn::poll_fn</a></li><li><a href="future/fn.ready.html">future::ready</a></li><li><a href="future/ready/fn.ready.html">future::ready::ready</a></li><li><a href="hash/sip/fn.u8to64_le.html">hash::sip::u8to64_le</a></li><li><a href="hint/fn.black_box.html">hint::black_box</a></li><li><a href="hint/fn.must_use.html">hint::must_use</a></li><li><a href="hint/fn.spin_loop.html">hint::spin_loop</a></li><li><a href="hint/fn.unreachable_unchecked.html">hint::unreachable_unchecked</a></li><li><a href="intrinsics/fn.abort.html">intrinsics::abort</a></li><li><a href="intrinsics/fn.add_with_overflow.html">intrinsics::add_with_overflow</a></li><li><a href="intrinsics/fn.arith_offset.html">intrinsics::arith_offset</a></li><li><a href="intrinsics/fn.assert_inhabited.html">intrinsics::assert_inhabited</a></li><li><a href="intrinsics/fn.assert_mem_uninitialized_valid.html">intrinsics::assert_mem_uninitialized_valid</a></li><li><a href="intrinsics/fn.assert_zero_valid.html">intrinsics::assert_zero_valid</a></li><li><a href="intrinsics/fn.assume.html">intrinsics::assume</a></li><li><a href="intrinsics/fn.atomic_and_acqrel.html">intrinsics::atomic_and_acqrel</a></li><li><a href="intrinsics/fn.atomic_and_acquire.html">intrinsics::atomic_and_acquire</a></li><li><a href="intrinsics/fn.atomic_and_relaxed.html">intrinsics::atomic_and_relaxed</a></li><li><a href="intrinsics/fn.atomic_and_release.html">intrinsics::atomic_and_release</a></li><li><a href="intrinsics/fn.atomic_and_seqcst.html">intrinsics::atomic_and_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchg_acqrel_acquire.html">intrinsics::atomic_cxchg_acqrel_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchg_acqrel_relaxed.html">intrinsics::atomic_cxchg_acqrel_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_acqrel_seqcst.html">intrinsics::atomic_cxchg_acqrel_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchg_acquire_acquire.html">intrinsics::atomic_cxchg_acquire_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchg_acquire_relaxed.html">intrinsics::atomic_cxchg_acquire_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_acquire_seqcst.html">intrinsics::atomic_cxchg_acquire_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchg_relaxed_acquire.html">intrinsics::atomic_cxchg_relaxed_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchg_relaxed_relaxed.html">intrinsics::atomic_cxchg_relaxed_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_relaxed_seqcst.html">intrinsics::atomic_cxchg_relaxed_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchg_release_acquire.html">intrinsics::atomic_cxchg_release_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchg_release_relaxed.html">intrinsics::atomic_cxchg_release_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_release_seqcst.html">intrinsics::atomic_cxchg_release_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchg_seqcst_acquire.html">intrinsics::atomic_cxchg_seqcst_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchg_seqcst_relaxed.html">intrinsics::atomic_cxchg_seqcst_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_seqcst_seqcst.html">intrinsics::atomic_cxchg_seqcst_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acqrel_acquire.html">intrinsics::atomic_cxchgweak_acqrel_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acqrel_relaxed.html">intrinsics::atomic_cxchgweak_acqrel_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acqrel_seqcst.html">intrinsics::atomic_cxchgweak_acqrel_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acquire_acquire.html">intrinsics::atomic_cxchgweak_acquire_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acquire_relaxed.html">intrinsics::atomic_cxchgweak_acquire_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acquire_seqcst.html">intrinsics::atomic_cxchgweak_acquire_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_relaxed_acquire.html">intrinsics::atomic_cxchgweak_relaxed_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_relaxed_relaxed.html">intrinsics::atomic_cxchgweak_relaxed_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_relaxed_seqcst.html">intrinsics::atomic_cxchgweak_relaxed_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_release_acquire.html">intrinsics::atomic_cxchgweak_release_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_release_relaxed.html">intrinsics::atomic_cxchgweak_release_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_release_seqcst.html">intrinsics::atomic_cxchgweak_release_seqcst</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_seqcst_acquire.html">intrinsics::atomic_cxchgweak_seqcst_acquire</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_seqcst_relaxed.html">intrinsics::atomic_cxchgweak_seqcst_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_seqcst_seqcst.html">intrinsics::atomic_cxchgweak_seqcst_seqcst</a></li><li><a href="intrinsics/fn.atomic_fence_acqrel.html">intrinsics::atomic_fence_acqrel</a></li><li><a href="intrinsics/fn.atomic_fence_acquire.html">intrinsics::atomic_fence_acquire</a></li><li><a href="intrinsics/fn.atomic_fence_release.html">intrinsics::atomic_fence_release</a></li><li><a href="intrinsics/fn.atomic_fence_seqcst.html">intrinsics::atomic_fence_seqcst</a></li><li><a href="intrinsics/fn.atomic_load_acquire.html">intrinsics::atomic_load_acquire</a></li><li><a href="intrinsics/fn.atomic_load_relaxed.html">intrinsics::atomic_load_relaxed</a></li><li><a href="intrinsics/fn.atomic_load_seqcst.html">intrinsics::atomic_load_seqcst</a></li><li><a href="intrinsics/fn.atomic_load_unordered.html">intrinsics::atomic_load_unordered</a></li><li><a href="intrinsics/fn.atomic_max_acqrel.html">intrinsics::atomic_max_acqrel</a></li><li><a href="intrinsics/fn.atomic_max_acquire.html">intrinsics::atomic_max_acquire</a></li><li><a href="intrinsics/fn.atomic_max_relaxed.html">intrinsics::atomic_max_relaxed</a></li><li><a href="intrinsics/fn.atomic_max_release.html">intrinsics::atomic_max_release</a></li><li><a href="intrinsics/fn.atomic_max_seqcst.html">intrinsics::atomic_max_seqcst</a></li><li><a href="intrinsics/fn.atomic_min_acqrel.html">intrinsics::atomic_min_acqrel</a></li><li><a href="intrinsics/fn.atomic_min_acquire.html">intrinsics::atomic_min_acquire</a></li><li><a href="intrinsics/fn.atomic_min_relaxed.html">intrinsics::atomic_min_relaxed</a></li><li><a href="intrinsics/fn.atomic_min_release.html">intrinsics::atomic_min_release</a></li><li><a href="intrinsics/fn.atomic_min_seqcst.html">intrinsics::atomic_min_seqcst</a></li><li><a href="intrinsics/fn.atomic_nand_acqrel.html">intrinsics::atomic_nand_acqrel</a></li><li><a href="intrinsics/fn.atomic_nand_acquire.html">intrinsics::atomic_nand_acquire</a></li><li><a href="intrinsics/fn.atomic_nand_relaxed.html">intrinsics::atomic_nand_relaxed</a></li><li><a href="intrinsics/fn.atomic_nand_release.html">intrinsics::atomic_nand_release</a></li><li><a href="intrinsics/fn.atomic_nand_seqcst.html">intrinsics::atomic_nand_seqcst</a></li><li><a href="intrinsics/fn.atomic_or_acqrel.html">intrinsics::atomic_or_acqrel</a></li><li><a href="intrinsics/fn.atomic_or_acquire.html">intrinsics::atomic_or_acquire</a></li><li><a href="intrinsics/fn.atomic_or_relaxed.html">intrinsics::atomic_or_relaxed</a></li><li><a href="intrinsics/fn.atomic_or_release.html">intrinsics::atomic_or_release</a></li><li><a href="intrinsics/fn.atomic_or_seqcst.html">intrinsics::atomic_or_seqcst</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence_acqrel.html">intrinsics::atomic_singlethreadfence_acqrel</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence_acquire.html">intrinsics::atomic_singlethreadfence_acquire</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence_release.html">intrinsics::atomic_singlethreadfence_release</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence_seqcst.html">intrinsics::atomic_singlethreadfence_seqcst</a></li><li><a href="intrinsics/fn.atomic_store_relaxed.html">intrinsics::atomic_store_relaxed</a></li><li><a href="intrinsics/fn.atomic_store_release.html">intrinsics::atomic_store_release</a></li><li><a href="intrinsics/fn.atomic_store_seqcst.html">intrinsics::atomic_store_seqcst</a></li><li><a href="intrinsics/fn.atomic_store_unordered.html">intrinsics::atomic_store_unordered</a></li><li><a href="intrinsics/fn.atomic_umax_acqrel.html">intrinsics::atomic_umax_acqrel</a></li><li><a href="intrinsics/fn.atomic_umax_acquire.html">intrinsics::atomic_umax_acquire</a></li><li><a href="intrinsics/fn.atomic_umax_relaxed.html">intrinsics::atomic_umax_relaxed</a></li><li><a href="intrinsics/fn.atomic_umax_release.html">intrinsics::atomic_umax_release</a></li><li><a href="intrinsics/fn.atomic_umax_seqcst.html">intrinsics::atomic_umax_seqcst</a></li><li><a href="intrinsics/fn.atomic_umin_acqrel.html">intrinsics::atomic_umin_acqrel</a></li><li><a href="intrinsics/fn.atomic_umin_acquire.html">intrinsics::atomic_umin_acquire</a></li><li><a href="intrinsics/fn.atomic_umin_relaxed.html">intrinsics::atomic_umin_relaxed</a></li><li><a href="intrinsics/fn.atomic_umin_release.html">intrinsics::atomic_umin_release</a></li><li><a href="intrinsics/fn.atomic_umin_seqcst.html">intrinsics::atomic_umin_seqcst</a></li><li><a href="intrinsics/fn.atomic_xadd_acqrel.html">intrinsics::atomic_xadd_acqrel</a></li><li><a href="intrinsics/fn.atomic_xadd_acquire.html">intrinsics::atomic_xadd_acquire</a></li><li><a href="intrinsics/fn.atomic_xadd_relaxed.html">intrinsics::atomic_xadd_relaxed</a></li><li><a href="intrinsics/fn.atomic_xadd_release.html">intrinsics::atomic_xadd_release</a></li><li><a href="intrinsics/fn.atomic_xadd_seqcst.html">intrinsics::atomic_xadd_seqcst</a></li><li><a href="intrinsics/fn.atomic_xchg_acqrel.html">intrinsics::atomic_xchg_acqrel</a></li><li><a href="intrinsics/fn.atomic_xchg_acquire.html">intrinsics::atomic_xchg_acquire</a></li><li><a href="intrinsics/fn.atomic_xchg_relaxed.html">intrinsics::atomic_xchg_relaxed</a></li><li><a href="intrinsics/fn.atomic_xchg_release.html">intrinsics::atomic_xchg_release</a></li><li><a href="intrinsics/fn.atomic_xchg_seqcst.html">intrinsics::atomic_xchg_seqcst</a></li><li><a href="intrinsics/fn.atomic_xor_acqrel.html">intrinsics::atomic_xor_acqrel</a></li><li><a href="intrinsics/fn.atomic_xor_acquire.html">intrinsics::atomic_xor_acquire</a></li><li><a href="intrinsics/fn.atomic_xor_relaxed.html">intrinsics::atomic_xor_relaxed</a></li><li><a href="intrinsics/fn.atomic_xor_release.html">intrinsics::atomic_xor_release</a></li><li><a href="intrinsics/fn.atomic_xor_seqcst.html">intrinsics::atomic_xor_seqcst</a></li><li><a href="intrinsics/fn.atomic_xsub_acqrel.html">intrinsics::atomic_xsub_acqrel</a></li><li><a href="intrinsics/fn.atomic_xsub_acquire.html">intrinsics::atomic_xsub_acquire</a></li><li><a href="intrinsics/fn.atomic_xsub_relaxed.html">intrinsics::atomic_xsub_relaxed</a></li><li><a href="intrinsics/fn.atomic_xsub_release.html">intrinsics::atomic_xsub_release</a></li><li><a href="intrinsics/fn.atomic_xsub_seqcst.html">intrinsics::atomic_xsub_seqcst</a></li><li><a href="intrinsics/fn.bitreverse.html">intrinsics::bitreverse</a></li><li><a href="intrinsics/fn.black_box.html">intrinsics::black_box</a></li><li><a href="intrinsics/fn.breakpoint.html">intrinsics::breakpoint</a></li><li><a href="intrinsics/fn.bswap.html">intrinsics::bswap</a></li><li><a href="intrinsics/fn.caller_location.html">intrinsics::caller_location</a></li><li><a href="intrinsics/fn.ceilf32.html">intrinsics::ceilf32</a></li><li><a href="intrinsics/fn.ceilf64.html">intrinsics::ceilf64</a></li><li><a href="intrinsics/fn.const_allocate.html">intrinsics::const_allocate</a></li><li><a href="intrinsics/fn.const_deallocate.html">intrinsics::const_deallocate</a></li><li><a href="intrinsics/fn.const_eval_select.html">intrinsics::const_eval_select</a></li><li><a href="intrinsics/fn.copy.html">intrinsics::copy</a></li><li><a href="intrinsics/fn.copy_nonoverlapping.html">intrinsics::copy_nonoverlapping</a></li><li><a href="intrinsics/fn.copysignf32.html">intrinsics::copysignf32</a></li><li><a href="intrinsics/fn.copysignf64.html">intrinsics::copysignf64</a></li><li><a href="intrinsics/fn.cosf32.html">intrinsics::cosf32</a></li><li><a href="intrinsics/fn.cosf64.html">intrinsics::cosf64</a></li><li><a href="intrinsics/fn.ctlz.html">intrinsics::ctlz</a></li><li><a href="intrinsics/fn.ctlz_nonzero.html">intrinsics::ctlz_nonzero</a></li><li><a href="intrinsics/fn.ctpop.html">intrinsics::ctpop</a></li><li><a href="intrinsics/fn.cttz.html">intrinsics::cttz</a></li><li><a href="intrinsics/fn.cttz_nonzero.html">intrinsics::cttz_nonzero</a></li><li><a href="intrinsics/fn.discriminant_value.html">intrinsics::discriminant_value</a></li><li><a href="intrinsics/fn.drop_in_place.html">intrinsics::drop_in_place</a></li><li><a href="intrinsics/fn.exact_div.html">intrinsics::exact_div</a></li><li><a href="intrinsics/fn.exp2f32.html">intrinsics::exp2f32</a></li><li><a href="intrinsics/fn.exp2f64.html">intrinsics::exp2f64</a></li><li><a href="intrinsics/fn.expf32.html">intrinsics::expf32</a></li><li><a href="intrinsics/fn.expf64.html">intrinsics::expf64</a></li><li><a href="intrinsics/fn.fabsf32.html">intrinsics::fabsf32</a></li><li><a href="intrinsics/fn.fabsf64.html">intrinsics::fabsf64</a></li><li><a href="intrinsics/fn.fadd_fast.html">intrinsics::fadd_fast</a></li><li><a href="intrinsics/fn.fdiv_fast.html">intrinsics::fdiv_fast</a></li><li><a href="intrinsics/fn.float_to_int_unchecked.html">intrinsics::float_to_int_unchecked</a></li><li><a href="intrinsics/fn.floorf32.html">intrinsics::floorf32</a></li><li><a href="intrinsics/fn.floorf64.html">intrinsics::floorf64</a></li><li><a href="intrinsics/fn.fmaf32.html">intrinsics::fmaf32</a></li><li><a href="intrinsics/fn.fmaf64.html">intrinsics::fmaf64</a></li><li><a href="intrinsics/fn.fmul_fast.html">intrinsics::fmul_fast</a></li><li><a href="intrinsics/fn.forget.html">intrinsics::forget</a></li><li><a href="intrinsics/fn.frem_fast.html">intrinsics::frem_fast</a></li><li><a href="intrinsics/fn.fsub_fast.html">intrinsics::fsub_fast</a></li><li><a href="intrinsics/fn.is_aligned_and_not_null.html">intrinsics::is_aligned_and_not_null</a></li><li><a href="intrinsics/fn.is_nonoverlapping.html">intrinsics::is_nonoverlapping</a></li><li><a href="intrinsics/fn.is_valid_allocation_size.html">intrinsics::is_valid_allocation_size</a></li><li><a href="intrinsics/fn.likely.html">intrinsics::likely</a></li><li><a href="intrinsics/fn.log10f32.html">intrinsics::log10f32</a></li><li><a href="intrinsics/fn.log10f64.html">intrinsics::log10f64</a></li><li><a href="intrinsics/fn.log2f32.html">intrinsics::log2f32</a></li><li><a href="intrinsics/fn.log2f64.html">intrinsics::log2f64</a></li><li><a href="intrinsics/fn.logf32.html">intrinsics::logf32</a></li><li><a href="intrinsics/fn.logf64.html">intrinsics::logf64</a></li><li><a href="intrinsics/fn.maxnumf32.html">intrinsics::maxnumf32</a></li><li><a href="intrinsics/fn.maxnumf64.html">intrinsics::maxnumf64</a></li><li><a href="intrinsics/fn.min_align_of.html">intrinsics::min_align_of</a></li><li><a href="intrinsics/fn.min_align_of_val.html">intrinsics::min_align_of_val</a></li><li><a href="intrinsics/fn.minnumf32.html">intrinsics::minnumf32</a></li><li><a href="intrinsics/fn.minnumf64.html">intrinsics::minnumf64</a></li><li><a href="intrinsics/mir/fn.Call.html">intrinsics::mir::Call</a></li><li><a href="intrinsics/mir/fn.CastTransmute.html">intrinsics::mir::CastTransmute</a></li><li><a href="intrinsics/mir/fn.Checked.html">intrinsics::mir::Checked</a></li><li><a href="intrinsics/mir/fn.CopyForDeref.html">intrinsics::mir::CopyForDeref</a></li><li><a href="intrinsics/mir/fn.Deinit.html">intrinsics::mir::Deinit</a></li><li><a href="intrinsics/mir/fn.Discriminant.html">intrinsics::mir::Discriminant</a></li><li><a href="intrinsics/mir/fn.Drop.html">intrinsics::mir::Drop</a></li><li><a href="intrinsics/mir/fn.Field.html">intrinsics::mir::Field</a></li><li><a href="intrinsics/mir/fn.Goto.html">intrinsics::mir::Goto</a></li><li><a href="intrinsics/mir/fn.Len.html">intrinsics::mir::Len</a></li><li><a href="intrinsics/mir/fn.Move.html">intrinsics::mir::Move</a></li><li><a href="intrinsics/mir/fn.Offset.html">intrinsics::mir::Offset</a></li><li><a href="intrinsics/mir/fn.Retag.html">intrinsics::mir::Retag</a></li><li><a href="intrinsics/mir/fn.Return.html">intrinsics::mir::Return</a></li><li><a href="intrinsics/mir/fn.SetDiscriminant.html">intrinsics::mir::SetDiscriminant</a></li><li><a href="intrinsics/mir/fn.Static.html">intrinsics::mir::Static</a></li><li><a href="intrinsics/mir/fn.StaticMut.html">intrinsics::mir::StaticMut</a></li><li><a href="intrinsics/mir/fn.StorageDead.html">intrinsics::mir::StorageDead</a></li><li><a href="intrinsics/mir/fn.StorageLive.html">intrinsics::mir::StorageLive</a></li><li><a href="intrinsics/mir/fn.Unreachable.html">intrinsics::mir::Unreachable</a></li><li><a href="intrinsics/mir/fn.Variant.html">intrinsics::mir::Variant</a></li><li><a href="intrinsics/mir/fn.__internal_make_place.html">intrinsics::mir::__internal_make_place</a></li><li><a href="intrinsics/fn.mul_with_overflow.html">intrinsics::mul_with_overflow</a></li><li><a href="intrinsics/fn.nearbyintf32.html">intrinsics::nearbyintf32</a></li><li><a href="intrinsics/fn.nearbyintf64.html">intrinsics::nearbyintf64</a></li><li><a href="intrinsics/fn.needs_drop.html">intrinsics::needs_drop</a></li><li><a href="intrinsics/fn.nontemporal_store.html">intrinsics::nontemporal_store</a></li><li><a href="intrinsics/fn.offset.html">intrinsics::offset</a></li><li><a href="intrinsics/fn.option_payload_ptr.html">intrinsics::option_payload_ptr</a></li><li><a href="intrinsics/fn.powf32.html">intrinsics::powf32</a></li><li><a href="intrinsics/fn.powf64.html">intrinsics::powf64</a></li><li><a href="intrinsics/fn.powif32.html">intrinsics::powif32</a></li><li><a href="intrinsics/fn.powif64.html">intrinsics::powif64</a></li><li><a href="intrinsics/fn.pref_align_of.html">intrinsics::pref_align_of</a></li><li><a href="intrinsics/fn.prefetch_read_data.html">intrinsics::prefetch_read_data</a></li><li><a href="intrinsics/fn.prefetch_read_instruction.html">intrinsics::prefetch_read_instruction</a></li><li><a href="intrinsics/fn.prefetch_write_data.html">intrinsics::prefetch_write_data</a></li><li><a href="intrinsics/fn.prefetch_write_instruction.html">intrinsics::prefetch_write_instruction</a></li><li><a href="intrinsics/fn.ptr_guaranteed_cmp.html">intrinsics::ptr_guaranteed_cmp</a></li><li><a href="intrinsics/fn.ptr_mask.html">intrinsics::ptr_mask</a></li><li><a href="intrinsics/fn.ptr_offset_from.html">intrinsics::ptr_offset_from</a></li><li><a href="intrinsics/fn.ptr_offset_from_unsigned.html">intrinsics::ptr_offset_from_unsigned</a></li><li><a href="intrinsics/fn.raw_eq.html">intrinsics::raw_eq</a></li><li><a href="intrinsics/fn.read_via_copy.html">intrinsics::read_via_copy</a></li><li><a href="intrinsics/fn.rintf32.html">intrinsics::rintf32</a></li><li><a href="intrinsics/fn.rintf64.html">intrinsics::rintf64</a></li><li><a href="intrinsics/fn.rotate_left.html">intrinsics::rotate_left</a></li><li><a href="intrinsics/fn.rotate_right.html">intrinsics::rotate_right</a></li><li><a href="intrinsics/fn.roundevenf32.html">intrinsics::roundevenf32</a></li><li><a href="intrinsics/fn.roundevenf64.html">intrinsics::roundevenf64</a></li><li><a href="intrinsics/fn.roundf32.html">intrinsics::roundf32</a></li><li><a href="intrinsics/fn.roundf64.html">intrinsics::roundf64</a></li><li><a href="intrinsics/fn.rustc_peek.html">intrinsics::rustc_peek</a></li><li><a href="intrinsics/fn.saturating_add.html">intrinsics::saturating_add</a></li><li><a href="intrinsics/fn.saturating_sub.html">intrinsics::saturating_sub</a></li><li><a href="intrinsics/fn.sinf32.html">intrinsics::sinf32</a></li><li><a href="intrinsics/fn.sinf64.html">intrinsics::sinf64</a></li><li><a href="intrinsics/fn.size_of.html">intrinsics::size_of</a></li><li><a href="intrinsics/fn.size_of_val.html">intrinsics::size_of_val</a></li><li><a href="intrinsics/fn.sqrtf32.html">intrinsics::sqrtf32</a></li><li><a href="intrinsics/fn.sqrtf64.html">intrinsics::sqrtf64</a></li><li><a href="intrinsics/fn.sub_with_overflow.html">intrinsics::sub_with_overflow</a></li><li><a href="intrinsics/fn.transmute.html">intrinsics::transmute</a></li><li><a href="intrinsics/fn.transmute_unchecked.html">intrinsics::transmute_unchecked</a></li><li><a href="intrinsics/fn.truncf32.html">intrinsics::truncf32</a></li><li><a href="intrinsics/fn.truncf64.html">intrinsics::truncf64</a></li><li><a href="intrinsics/fn.try.html">intrinsics::try</a></li><li><a href="intrinsics/fn.type_id.html">intrinsics::type_id</a></li><li><a href="intrinsics/fn.type_name.html">intrinsics::type_name</a></li><li><a href="intrinsics/fn.unaligned_volatile_load.html">intrinsics::unaligned_volatile_load</a></li><li><a href="intrinsics/fn.unaligned_volatile_store.html">intrinsics::unaligned_volatile_store</a></li><li><a href="intrinsics/fn.unchecked_add.html">intrinsics::unchecked_add</a></li><li><a href="intrinsics/fn.unchecked_div.html">intrinsics::unchecked_div</a></li><li><a href="intrinsics/fn.unchecked_mul.html">intrinsics::unchecked_mul</a></li><li><a href="intrinsics/fn.unchecked_rem.html">intrinsics::unchecked_rem</a></li><li><a href="intrinsics/fn.unchecked_shl.html">intrinsics::unchecked_shl</a></li><li><a href="intrinsics/fn.unchecked_shr.html">intrinsics::unchecked_shr</a></li><li><a href="intrinsics/fn.unchecked_sub.html">intrinsics::unchecked_sub</a></li><li><a href="intrinsics/fn.unlikely.html">intrinsics::unlikely</a></li><li><a href="intrinsics/fn.unreachable.html">intrinsics::unreachable</a></li><li><a href="intrinsics/fn.variant_count.html">intrinsics::variant_count</a></li><li><a href="intrinsics/fn.volatile_copy_memory.html">intrinsics::volatile_copy_memory</a></li><li><a href="intrinsics/fn.volatile_copy_nonoverlapping_memory.html">intrinsics::volatile_copy_nonoverlapping_memory</a></li><li><a href="intrinsics/fn.volatile_load.html">intrinsics::volatile_load</a></li><li><a href="intrinsics/fn.volatile_set_memory.html">intrinsics::volatile_set_memory</a></li><li><a href="intrinsics/fn.volatile_store.html">intrinsics::volatile_store</a></li><li><a href="intrinsics/fn.vtable_align.html">intrinsics::vtable_align</a></li><li><a href="intrinsics/fn.vtable_size.html">intrinsics::vtable_size</a></li><li><a href="intrinsics/fn.wrapping_add.html">intrinsics::wrapping_add</a></li><li><a href="intrinsics/fn.wrapping_mul.html">intrinsics::wrapping_mul</a></li><li><a href="intrinsics/fn.wrapping_sub.html">intrinsics::wrapping_sub</a></li><li><a href="intrinsics/fn.write_bytes.html">intrinsics::write_bytes</a></li><li><a href="intrinsics/fn.write_via_move.html">intrinsics::write_via_move</a></li><li><a href="iter/adapters/chain/fn.and_then_or_clear.html">iter::adapters::chain::and_then_or_clear</a></li><li><a href="iter/adapters/cloned/fn.clone_try_fold.html">iter::adapters::cloned::clone_try_fold</a></li><li><a href="iter/adapters/copied/fn.copy_fold.html">iter::adapters::copied::copy_fold</a></li><li><a href="iter/adapters/copied/fn.copy_try_fold.html">iter::adapters::copied::copy_try_fold</a></li><li><a href="iter/adapters/filter/fn.filter_fold.html">iter::adapters::filter::filter_fold</a></li><li><a href="iter/adapters/filter/fn.filter_try_fold.html">iter::adapters::filter::filter_try_fold</a></li><li><a href="iter/adapters/filter_map/fn.filter_map_fold.html">iter::adapters::filter_map::filter_map_fold</a></li><li><a href="iter/adapters/filter_map/fn.filter_map_try_fold.html">iter::adapters::filter_map::filter_map_try_fold</a></li><li><a href="iter/adapters/flatten/fn.and_then_or_clear.html">iter::adapters::flatten::and_then_or_clear</a></li><li><a href="iter/adapters/fuse/fn.and_then_or_clear.html">iter::adapters::fuse::and_then_or_clear</a></li><li><a href="iter/adapters/inspect/fn.inspect_fold.html">iter::adapters::inspect::inspect_fold</a></li><li><a href="iter/adapters/inspect/fn.inspect_try_fold.html">iter::adapters::inspect::inspect_try_fold</a></li><li><a href="iter/adapters/intersperse/fn.intersperse_fold.html">iter::adapters::intersperse::intersperse_fold</a></li><li><a href="iter/adapters/intersperse/fn.intersperse_size_hint.html">iter::adapters::intersperse::intersperse_size_hint</a></li><li><a href="iter/adapters/map/fn.map_fold.html">iter::adapters::map::map_fold</a></li><li><a href="iter/adapters/map/fn.map_try_fold.html">iter::adapters::map::map_try_fold</a></li><li><a href="iter/adapters/fn.try_process.html">iter::adapters::try_process</a></li><li><a href="iter/adapters/zip/fn.try_get_unchecked.html">iter::adapters::zip::try_get_unchecked</a></li><li><a href="iter/adapters/zip/fn.zip.html">iter::adapters::zip::zip</a></li><li><a href="iter/fn.empty.html">iter::empty</a></li><li><a href="iter/fn.from_fn.html">iter::from_fn</a></li><li><a href="iter/fn.from_generator.html">iter::from_generator</a></li><li><a href="iter/fn.once.html">iter::once</a></li><li><a href="iter/fn.once_with.html">iter::once_with</a></li><li><a href="iter/fn.repeat.html">iter::repeat</a></li><li><a href="iter/fn.repeat_with.html">iter::repeat_with</a></li><li><a href="iter/sources/empty/fn.empty.html">iter::sources::empty::empty</a></li><li><a href="iter/sources/from_fn/fn.from_fn.html">iter::sources::from_fn::from_fn</a></li><li><a href="iter/sources/from_generator/fn.from_generator.html">iter::sources::from_generator::from_generator</a></li><li><a href="iter/sources/once/fn.once.html">iter::sources::once::once</a></li><li><a href="iter/sources/once_with/fn.once_with.html">iter::sources::once_with::once_with</a></li><li><a href="iter/sources/repeat/fn.repeat.html">iter::sources::repeat::repeat</a></li><li><a href="iter/sources/repeat_n/fn.repeat_n.html">iter::sources::repeat_n::repeat_n</a></li><li><a href="iter/sources/repeat_with/fn.repeat_with.html">iter::sources::repeat_with::repeat_with</a></li><li><a href="iter/sources/successors/fn.successors.html">iter::sources::successors::successors</a></li><li><a href="iter/fn.successors.html">iter::successors</a></li><li><a href="iter/traits/iterator/fn._assert_is_object_safe.html">iter::traits::iterator::_assert_is_object_safe</a></li><li><a href="iter/traits/iterator/fn.iter_compare.html">iter::traits::iterator::iter_compare</a></li><li><a href="iter/fn.zip.html">iter::zip</a></li><li><a href="mem/fn.align_of.html">mem::align_of</a></li><li><a href="mem/fn.align_of_val.html">mem::align_of_val</a></li><li><a href="mem/fn.align_of_val_raw.html">mem::align_of_val_raw</a></li><li><a href="mem/fn.copy.html">mem::copy</a></li><li><a href="mem/fn.discriminant.html">mem::discriminant</a></li><li><a href="mem/fn.drop.html">mem::drop</a></li><li><a href="mem/fn.forget.html">mem::forget</a></li><li><a href="mem/fn.forget_unsized.html">mem::forget_unsized</a></li><li><a href="mem/fn.min_align_of.html">mem::min_align_of</a></li><li><a href="mem/fn.min_align_of_val.html">mem::min_align_of_val</a></li><li><a href="mem/fn.needs_drop.html">mem::needs_drop</a></li><li><a href="mem/fn.replace.html">mem::replace</a></li><li><a href="mem/fn.size_of.html">mem::size_of</a></li><li><a href="mem/fn.size_of_val.html">mem::size_of_val</a></li><li><a href="mem/fn.size_of_val_raw.html">mem::size_of_val_raw</a></li><li><a href="mem/fn.swap.html">mem::swap</a></li><li><a href="mem/fn.swap_simple.html">mem::swap_simple</a></li><li><a href="mem/fn.take.html">mem::take</a></li><li><a href="mem/fn.transmute.html">mem::transmute</a></li><li><a href="mem/fn.transmute_copy.html">mem::transmute_copy</a></li><li><a href="mem/fn.uninitialized.html">mem::uninitialized</a></li><li><a href="mem/fn.variant_count.html">mem::variant_count</a></li><li><a href="mem/fn.zeroed.html">mem::zeroed</a></li><li><a href="num/fn.can_not_overflow.html">num::can_not_overflow</a></li><li><a href="num/dec2flt/fn.biased_fp_to_float.html">num::dec2flt::biased_fp_to_float</a></li><li><a href="num/dec2flt/common/fn.is_8digits.html">num::dec2flt::common::is_8digits</a></li><li><a href="num/dec2flt/fn.dec2flt.html">num::dec2flt::dec2flt</a></li><li><a href="num/dec2flt/decimal/fn.number_of_digits_decimal_left_shift.html">num::dec2flt::decimal::number_of_digits_decimal_left_shift</a></li><li><a href="num/dec2flt/decimal/fn.parse_decimal.html">num::dec2flt::decimal::parse_decimal</a></li><li><a href="num/dec2flt/fpu/fpu_precision/fn.set_precision.html">num::dec2flt::fpu::fpu_precision::set_precision</a></li><li><a href="num/dec2flt/lemire/fn.compute_float.html">num::dec2flt::lemire::compute_float</a></li><li><a href="num/dec2flt/lemire/fn.compute_product_approx.html">num::dec2flt::lemire::compute_product_approx</a></li><li><a href="num/dec2flt/lemire/fn.full_multiplication.html">num::dec2flt::lemire::full_multiplication</a></li><li><a href="num/dec2flt/lemire/fn.power.html">num::dec2flt::lemire::power</a></li><li><a href="num/dec2flt/parse/fn.parse_8digits.html">num::dec2flt::parse::parse_8digits</a></li><li><a href="num/dec2flt/parse/fn.parse_inf_nan.html">num::dec2flt::parse::parse_inf_nan</a></li><li><a href="num/dec2flt/parse/fn.parse_number.html">num::dec2flt::parse::parse_number</a></li><li><a href="num/dec2flt/parse/fn.parse_partial_number.html">num::dec2flt::parse::parse_partial_number</a></li><li><a href="num/dec2flt/parse/fn.parse_scientific.html">num::dec2flt::parse::parse_scientific</a></li><li><a href="num/dec2flt/parse/fn.try_parse_19digits.html">num::dec2flt::parse::try_parse_19digits</a></li><li><a href="num/dec2flt/parse/fn.try_parse_digits.html">num::dec2flt::parse::try_parse_digits</a></li><li><a href="num/dec2flt/fn.pfe_empty.html">num::dec2flt::pfe_empty</a></li><li><a href="num/dec2flt/fn.pfe_invalid.html">num::dec2flt::pfe_invalid</a></li><li><a href="num/dec2flt/slow/fn.parse_long_mantissa.html">num::dec2flt::slow::parse_long_mantissa</a></li><li><a href="num/flt2dec/fn.decode.html">num::flt2dec::decode</a></li><li><a href="num/flt2dec/decoder/fn.decode.html">num::flt2dec::decoder::decode</a></li><li><a href="num/flt2dec/fn.determine_sign.html">num::flt2dec::determine_sign</a></li><li><a href="num/flt2dec/fn.digits_to_dec_str.html">num::flt2dec::digits_to_dec_str</a></li><li><a href="num/flt2dec/fn.digits_to_exp_str.html">num::flt2dec::digits_to_exp_str</a></li><li><a href="num/flt2dec/fn.estimate_max_buf_len.html">num::flt2dec::estimate_max_buf_len</a></li><li><a href="num/flt2dec/estimator/fn.estimate_scaling_factor.html">num::flt2dec::estimator::estimate_scaling_factor</a></li><li><a href="num/flt2dec/fn.round_up.html">num::flt2dec::round_up</a></li><li><a href="num/flt2dec/strategy/dragon/fn.div_2pow10.html">num::flt2dec::strategy::dragon::div_2pow10</a></li><li><a href="num/flt2dec/strategy/dragon/fn.div_rem_upto_16.html">num::flt2dec::strategy::dragon::div_rem_upto_16</a></li><li><a href="num/flt2dec/strategy/dragon/fn.format_exact.html">num::flt2dec::strategy::dragon::format_exact</a></li><li><a href="num/flt2dec/strategy/dragon/fn.format_shortest.html">num::flt2dec::strategy::dragon::format_shortest</a></li><li><a href="num/flt2dec/strategy/dragon/fn.mul_pow10.html">num::flt2dec::strategy::dragon::mul_pow10</a></li><li><a href="num/flt2dec/strategy/grisu/fn.cached_power.html">num::flt2dec::strategy::grisu::cached_power</a></li><li><a href="num/flt2dec/strategy/grisu/fn.format_exact.html">num::flt2dec::strategy::grisu::format_exact</a></li><li><a href="num/flt2dec/strategy/grisu/fn.format_exact_opt.html">num::flt2dec::strategy::grisu::format_exact_opt</a></li><li><a href="num/flt2dec/strategy/grisu/fn.format_shortest.html">num::flt2dec::strategy::grisu::format_shortest</a></li><li><a href="num/flt2dec/strategy/grisu/fn.format_shortest_opt.html">num::flt2dec::strategy::grisu::format_shortest_opt</a></li><li><a href="num/flt2dec/strategy/grisu/fn.max_pow10_no_more_than.html">num::flt2dec::strategy::grisu::max_pow10_no_more_than</a></li><li><a href="num/flt2dec/fn.to_exact_exp_str.html">num::flt2dec::to_exact_exp_str</a></li><li><a href="num/flt2dec/fn.to_exact_fixed_str.html">num::flt2dec::to_exact_fixed_str</a></li><li><a href="num/flt2dec/fn.to_shortest_exp_str.html">num::flt2dec::to_shortest_exp_str</a></li><li><a href="num/flt2dec/fn.to_shortest_str.html">num::flt2dec::to_shortest_str</a></li><li><a href="num/fn.from_str_radix.html">num::from_str_radix</a></li><li><a href="num/int_log10/fn.i128.html">num::int_log10::i128</a></li><li><a href="num/int_log10/fn.i16.html">num::int_log10::i16</a></li><li><a href="num/int_log10/fn.i32.html">num::int_log10::i32</a></li><li><a href="num/int_log10/fn.i64.html">num::int_log10::i64</a></li><li><a href="num/int_log10/fn.i8.html">num::int_log10::i8</a></li><li><a href="num/int_log10/fn.less_than_5.html">num::int_log10::less_than_5</a></li><li><a href="num/int_log10/fn.panic_for_nonpositive_argument.html">num::int_log10::panic_for_nonpositive_argument</a></li><li><a href="num/int_log10/fn.u128.html">num::int_log10::u128</a></li><li><a href="num/int_log10/fn.u16.html">num::int_log10::u16</a></li><li><a href="num/int_log10/fn.u32.html">num::int_log10::u32</a></li><li><a href="num/int_log10/fn.u64.html">num::int_log10::u64</a></li><li><a href="num/int_log10/fn.u8.html">num::int_log10::u8</a></li><li><a href="num/int_log10/fn.usize.html">num::int_log10::usize</a></li><li><a href="ops/try_trait/fn.from_yeet.html">ops::try_trait::from_yeet</a></li><li><a href="option/fn.expect_failed.html">option::expect_failed</a></li><li><a href="panicking/fn.assert_failed.html">panicking::assert_failed</a></li><li><a href="panicking/fn.assert_failed_inner.html">panicking::assert_failed_inner</a></li><li><a href="panicking/fn.assert_matches_failed.html">panicking::assert_matches_failed</a></li><li><a href="panicking/fn.const_panic_fmt.html">panicking::const_panic_fmt</a></li><li><a href="panicking/fn.panic.html">panicking::panic</a></li><li><a href="panicking/fn.panic_bounds_check.html">panicking::panic_bounds_check</a></li><li><a href="panicking/fn.panic_cannot_unwind.html">panicking::panic_cannot_unwind</a></li><li><a href="panicking/fn.panic_display.html">panicking::panic_display</a></li><li><a href="panicking/fn.panic_fmt.html">panicking::panic_fmt</a></li><li><a href="panicking/fn.panic_misaligned_pointer_dereference.html">panicking::panic_misaligned_pointer_dereference</a></li><li><a href="panicking/fn.panic_nounwind.html">panicking::panic_nounwind</a></li><li><a href="panicking/fn.panic_nounwind_fmt.html">panicking::panic_nounwind_fmt</a></li><li><a href="panicking/fn.panic_str.html">panicking::panic_str</a></li><li><a href="panicking/fn.unreachable_display.html">panicking::unreachable_display</a></li><li><a href="ptr/fn.align_offset.html">ptr::align_offset</a></li><li><a href="ptr/alignment/fn._alignment_can_be_structurally_matched.html">ptr::alignment::_alignment_can_be_structurally_matched</a></li><li><a href="ptr/fn.copy.html">ptr::copy</a></li><li><a href="ptr/fn.copy_nonoverlapping.html">ptr::copy_nonoverlapping</a></li><li><a href="ptr/fn.drop_in_place.html">ptr::drop_in_place</a></li><li><a href="ptr/fn.eq.html">ptr::eq</a></li><li><a href="ptr/fn.from_exposed_addr.html">ptr::from_exposed_addr</a></li><li><a href="ptr/fn.from_exposed_addr_mut.html">ptr::from_exposed_addr_mut</a></li><li><a href="ptr/fn.from_mut.html">ptr::from_mut</a></li><li><a href="ptr/fn.from_raw_parts.html">ptr::from_raw_parts</a></li><li><a href="ptr/fn.from_raw_parts_mut.html">ptr::from_raw_parts_mut</a></li><li><a href="ptr/fn.from_ref.html">ptr::from_ref</a></li><li><a href="ptr/fn.hash.html">ptr::hash</a></li><li><a href="ptr/fn.invalid.html">ptr::invalid</a></li><li><a href="ptr/fn.invalid_mut.html">ptr::invalid_mut</a></li><li><a href="ptr/fn.metadata.html">ptr::metadata</a></li><li><a href="ptr/metadata/fn.from_raw_parts.html">ptr::metadata::from_raw_parts</a></li><li><a href="ptr/metadata/fn.from_raw_parts_mut.html">ptr::metadata::from_raw_parts_mut</a></li><li><a href="ptr/metadata/fn.metadata.html">ptr::metadata::metadata</a></li><li><a href="ptr/fn.null.html">ptr::null</a></li><li><a href="ptr/fn.null_mut.html">ptr::null_mut</a></li><li><a href="ptr/fn.read.html">ptr::read</a></li><li><a href="ptr/fn.read_unaligned.html">ptr::read_unaligned</a></li><li><a href="ptr/fn.read_volatile.html">ptr::read_volatile</a></li><li><a href="ptr/fn.replace.html">ptr::replace</a></li><li><a href="ptr/fn.slice_from_raw_parts.html">ptr::slice_from_raw_parts</a></li><li><a href="ptr/fn.slice_from_raw_parts_mut.html">ptr::slice_from_raw_parts_mut</a></li><li><a href="ptr/fn.swap.html">ptr::swap</a></li><li><a href="ptr/fn.swap_nonoverlapping.html">ptr::swap_nonoverlapping</a></li><li><a href="ptr/fn.swap_nonoverlapping_simple_untyped.html">ptr::swap_nonoverlapping_simple_untyped</a></li><li><a href="ptr/fn.write.html">ptr::write</a></li><li><a href="ptr/fn.write_bytes.html">ptr::write_bytes</a></li><li><a href="ptr/fn.write_unaligned.html">ptr::write_unaligned</a></li><li><a href="ptr/fn.write_volatile.html">ptr::write_volatile</a></li><li><a href="result/fn.unwrap_failed.html">result::unwrap_failed</a></li><li><a href="slice/ascii/fn.contains_nonascii.html">slice::ascii::contains_nonascii</a></li><li><a href="slice/ascii/fn.is_ascii.html">slice::ascii::is_ascii</a></li><li><a href="slice/ascii/fn.is_ascii_simple.html">slice::ascii::is_ascii_simple</a></li><li><a href="slice/cmp/fn.memcmp.html">slice::cmp::memcmp</a></li><li><a href="slice/fn.from_mut.html">slice::from_mut</a></li><li><a href="slice/fn.from_mut_ptr_range.html">slice::from_mut_ptr_range</a></li><li><a href="slice/fn.from_ptr_range.html">slice::from_ptr_range</a></li><li><a href="slice/fn.from_raw_parts.html">slice::from_raw_parts</a></li><li><a href="slice/fn.from_raw_parts_mut.html">slice::from_raw_parts_mut</a></li><li><a href="slice/fn.from_ref.html">slice::from_ref</a></li><li><a href="slice/fn.get_many_check_valid.html">slice::get_many_check_valid</a></li><li><a href="slice/index/fn.into_range.html">slice::index::into_range</a></li><li><a href="slice/index/fn.into_range_unchecked.html">slice::index::into_range_unchecked</a></li><li><a href="slice/index/fn.into_slice_range.html">slice::index::into_slice_range</a></li><li><a href="slice/index/fn.range.html">slice::index::range</a></li><li><a href="slice/index/fn.slice_end_index_len_fail.html">slice::index::slice_end_index_len_fail</a></li><li><a href="slice/index/fn.slice_end_index_len_fail_ct.html">slice::index::slice_end_index_len_fail_ct</a></li><li><a href="slice/index/fn.slice_end_index_len_fail_rt.html">slice::index::slice_end_index_len_fail_rt</a></li><li><a href="slice/index/fn.slice_end_index_overflow_fail.html">slice::index::slice_end_index_overflow_fail</a></li><li><a href="slice/index/fn.slice_index_order_fail.html">slice::index::slice_index_order_fail</a></li><li><a href="slice/index/fn.slice_index_order_fail_ct.html">slice::index::slice_index_order_fail_ct</a></li><li><a href="slice/index/fn.slice_index_order_fail_rt.html">slice::index::slice_index_order_fail_rt</a></li><li><a href="slice/index/fn.slice_start_index_len_fail.html">slice::index::slice_start_index_len_fail</a></li><li><a href="slice/index/fn.slice_start_index_len_fail_ct.html">slice::index::slice_start_index_len_fail_ct</a></li><li><a href="slice/index/fn.slice_start_index_len_fail_rt.html">slice::index::slice_start_index_len_fail_rt</a></li><li><a href="slice/index/fn.slice_start_index_overflow_fail.html">slice::index::slice_start_index_overflow_fail</a></li><li><a href="slice/memchr/fn.contains_zero_byte.html">slice::memchr::contains_zero_byte</a></li><li><a href="slice/memchr/fn.memchr.html">slice::memchr::memchr</a></li><li><a href="slice/memchr/fn.memchr_aligned.html">slice::memchr::memchr_aligned</a></li><li><a href="slice/memchr/fn.memchr_naive.html">slice::memchr::memchr_naive</a></li><li><a href="slice/memchr/fn.memrchr.html">slice::memchr::memrchr</a></li><li><a href="slice/memchr/fn.repeat_byte.html">slice::memchr::repeat_byte</a></li><li><a href="slice/fn.range.html">slice::range</a></li><li><a href="slice/raw/fn.from_mut.html">slice::raw::from_mut</a></li><li><a href="slice/raw/fn.from_mut_ptr_range.html">slice::raw::from_mut_ptr_range</a></li><li><a href="slice/raw/fn.from_ptr_range.html">slice::raw::from_ptr_range</a></li><li><a href="slice/raw/fn.from_raw_parts.html">slice::raw::from_raw_parts</a></li><li><a href="slice/raw/fn.from_raw_parts_mut.html">slice::raw::from_raw_parts_mut</a></li><li><a href="slice/raw/fn.from_ref.html">slice::raw::from_ref</a></li><li><a href="slice/rotate/fn.ptr_rotate.html">slice::rotate::ptr_rotate</a></li><li><a href="slice/select/fn.max_index.html">slice::select::max_index</a></li><li><a href="slice/select/fn.median_idx.html">slice::select::median_idx</a></li><li><a href="slice/select/fn.median_of_medians.html">slice::select::median_of_medians</a></li><li><a href="slice/select/fn.median_of_ninthers.html">slice::select::median_of_ninthers</a></li><li><a href="slice/select/fn.min_index.html">slice::select::min_index</a></li><li><a href="slice/select/fn.ninther.html">slice::select::ninther</a></li><li><a href="slice/select/fn.partition_at_index.html">slice::select::partition_at_index</a></li><li><a href="slice/select/fn.partition_at_index_loop.html">slice::select::partition_at_index_loop</a></li><li><a href="slice/sort/fn.break_patterns.html">slice::sort::break_patterns</a></li><li><a href="slice/sort/fn.choose_pivot.html">slice::sort::choose_pivot</a></li><li><a href="slice/sort/fn.find_streak.html">slice::sort::find_streak</a></li><li><a href="slice/sort/fn.heapsort.html">slice::sort::heapsort</a></li><li><a href="slice/sort/fn.insert_head.html">slice::sort::insert_head</a></li><li><a href="slice/sort/fn.insert_tail.html">slice::sort::insert_tail</a></li><li><a href="slice/sort/fn.insertion_sort_shift_left.html">slice::sort::insertion_sort_shift_left</a></li><li><a href="slice/sort/fn.insertion_sort_shift_right.html">slice::sort::insertion_sort_shift_right</a></li><li><a href="slice/sort/fn.merge.html">slice::sort::merge</a></li><li><a href="slice/sort/fn.merge_sort.html">slice::sort::merge_sort</a></li><li><a href="slice/sort/fn.partial_insertion_sort.html">slice::sort::partial_insertion_sort</a></li><li><a href="slice/sort/fn.partition.html">slice::sort::partition</a></li><li><a href="slice/sort/fn.partition_equal.html">slice::sort::partition_equal</a></li><li><a href="slice/sort/fn.partition_in_blocks.html">slice::sort::partition_in_blocks</a></li><li><a href="slice/sort/fn.provide_sorted_batch.html">slice::sort::provide_sorted_batch</a></li><li><a href="slice/sort/fn.quicksort.html">slice::sort::quicksort</a></li><li><a href="slice/sort/fn.recurse.html">slice::sort::recurse</a></li><li><a href="slice/fn.split_point_of.html">slice::split_point_of</a></li><li><a href="str/converts/fn.from_utf8.html">str::converts::from_utf8</a></li><li><a href="str/converts/fn.from_utf8_mut.html">str::converts::from_utf8_mut</a></li><li><a href="str/converts/fn.from_utf8_unchecked.html">str::converts::from_utf8_unchecked</a></li><li><a href="str/converts/fn.from_utf8_unchecked_mut.html">str::converts::from_utf8_unchecked_mut</a></li><li><a href="str/count/fn.char_count_general_case.html">str::count::char_count_general_case</a></li><li><a href="str/count/fn.contains_non_continuation_byte.html">str::count::contains_non_continuation_byte</a></li><li><a href="str/count/fn.count_chars.html">str::count::count_chars</a></li><li><a href="str/count/fn.do_count_chars.html">str::count::do_count_chars</a></li><li><a href="str/count/fn.sum_bytes_in_usize.html">str::count::sum_bytes_in_usize</a></li><li><a href="str/fn.from_utf8.html">str::from_utf8</a></li><li><a href="str/fn.from_utf8_mut.html">str::from_utf8_mut</a></li><li><a href="str/fn.from_utf8_unchecked.html">str::from_utf8_unchecked</a></li><li><a href="str/fn.from_utf8_unchecked_mut.html">str::from_utf8_unchecked_mut</a></li><li><a href="str/fn.next_code_point.html">str::next_code_point</a></li><li><a href="str/pattern/fn.simd_contains.html">str::pattern::simd_contains</a></li><li><a href="str/pattern/fn.small_slice_eq.html">str::pattern::small_slice_eq</a></li><li><a href="str/fn.slice_error_fail.html">str::slice_error_fail</a></li><li><a href="str/fn.slice_error_fail_ct.html">str::slice_error_fail_ct</a></li><li><a href="str/fn.slice_error_fail_rt.html">str::slice_error_fail_rt</a></li><li><a href="str/traits/fn.str_index_overflow_fail.html">str::traits::str_index_overflow_fail</a></li><li><a href="str/fn.utf8_char_width.html">str::utf8_char_width</a></li><li><a href="str/validations/fn.contains_nonascii.html">str::validations::contains_nonascii</a></li><li><a href="str/validations/fn.next_code_point.html">str::validations::next_code_point</a></li><li><a href="str/validations/fn.next_code_point_reverse.html">str::validations::next_code_point_reverse</a></li><li><a href="str/validations/fn.run_utf8_validation.html">str::validations::run_utf8_validation</a></li><li><a href="str/validations/fn.utf8_acc_cont_byte.html">str::validations::utf8_acc_cont_byte</a></li><li><a href="str/validations/fn.utf8_char_width.html">str::validations::utf8_char_width</a></li><li><a href="str/validations/fn.utf8_first_byte.html">str::validations::utf8_first_byte</a></li><li><a href="str/validations/fn.utf8_is_cont_byte.html">str::validations::utf8_is_cont_byte</a></li><li><a href="sync/atomic/fn.atomic_add.html">sync::atomic::atomic_add</a></li><li><a href="sync/atomic/fn.atomic_and.html">sync::atomic::atomic_and</a></li><li><a href="sync/atomic/fn.atomic_compare_exchange.html">sync::atomic::atomic_compare_exchange</a></li><li><a href="sync/atomic/fn.atomic_compare_exchange_weak.html">sync::atomic::atomic_compare_exchange_weak</a></li><li><a href="sync/atomic/fn.atomic_load.html">sync::atomic::atomic_load</a></li><li><a href="sync/atomic/fn.atomic_max.html">sync::atomic::atomic_max</a></li><li><a href="sync/atomic/fn.atomic_min.html">sync::atomic::atomic_min</a></li><li><a href="sync/atomic/fn.atomic_nand.html">sync::atomic::atomic_nand</a></li><li><a href="sync/atomic/fn.atomic_or.html">sync::atomic::atomic_or</a></li><li><a href="sync/atomic/fn.atomic_store.html">sync::atomic::atomic_store</a></li><li><a href="sync/atomic/fn.atomic_sub.html">sync::atomic::atomic_sub</a></li><li><a href="sync/atomic/fn.atomic_swap.html">sync::atomic::atomic_swap</a></li><li><a href="sync/atomic/fn.atomic_umax.html">sync::atomic::atomic_umax</a></li><li><a href="sync/atomic/fn.atomic_umin.html">sync::atomic::atomic_umin</a></li><li><a href="sync/atomic/fn.atomic_xor.html">sync::atomic::atomic_xor</a></li><li><a href="sync/atomic/fn.compiler_fence.html">sync::atomic::compiler_fence</a></li><li><a href="sync/atomic/fn.fence.html">sync::atomic::fence</a></li><li><a href="sync/atomic/fn.spin_loop_hint.html">sync::atomic::spin_loop_hint</a></li><li><a href="sync/atomic/fn.strongest_failure_ordering.html">sync::atomic::strongest_failure_ordering</a></li><li><a href="tuple/fn.ordering_is_some.html">tuple::ordering_is_some</a></li><li><a href="unicode/fn.Case_Ignorable.html">unicode::Case_Ignorable</a></li><li><a href="unicode/fn.Cased.html">unicode::Cased</a></li><li><a href="unicode/conversions/fn.to_lower.html">unicode::conversions::to_lower</a></li><li><a href="unicode/conversions/fn.to_upper.html">unicode::conversions::to_upper</a></li><li><a href="unicode/printable/fn.check.html">unicode::printable::check</a></li><li><a href="unicode/printable/fn.is_printable.html">unicode::printable::is_printable</a></li><li><a href="unicode/unicode_data/alphabetic/fn.lookup.html">unicode::unicode_data::alphabetic::lookup</a></li><li><a href="unicode/unicode_data/fn.bitset_search.html">unicode::unicode_data::bitset_search</a></li><li><a href="unicode/unicode_data/case_ignorable/fn.lookup.html">unicode::unicode_data::case_ignorable::lookup</a></li><li><a href="unicode/unicode_data/cased/fn.lookup.html">unicode::unicode_data::cased::lookup</a></li><li><a href="unicode/unicode_data/cc/fn.lookup.html">unicode::unicode_data::cc::lookup</a></li><li><a href="unicode/unicode_data/conversions/fn.to_lower.html">unicode::unicode_data::conversions::to_lower</a></li><li><a href="unicode/unicode_data/conversions/fn.to_upper.html">unicode::unicode_data::conversions::to_upper</a></li><li><a href="unicode/unicode_data/fn.decode_length.html">unicode::unicode_data::decode_length</a></li><li><a href="unicode/unicode_data/fn.decode_prefix_sum.html">unicode::unicode_data::decode_prefix_sum</a></li><li><a href="unicode/unicode_data/grapheme_extend/fn.lookup.html">unicode::unicode_data::grapheme_extend::lookup</a></li><li><a href="unicode/unicode_data/lowercase/fn.lookup.html">unicode::unicode_data::lowercase::lookup</a></li><li><a href="unicode/unicode_data/n/fn.lookup.html">unicode::unicode_data::n::lookup</a></li><li><a href="unicode/unicode_data/fn.skip_search.html">unicode::unicode_data::skip_search</a></li><li><a href="unicode/unicode_data/uppercase/fn.lookup.html">unicode::unicode_data::uppercase::lookup</a></li><li><a href="unicode/unicode_data/white_space/fn.lookup.html">unicode::unicode_data::white_space::lookup</a></li></ul><h3 id="types">Type Definitions</h3><ul class="all-items"><li><a href="alloc/type.LayoutErr.html">alloc::LayoutErr</a></li><li><a href="alloc/layout/type.LayoutErr.html">alloc::layout::LayoutErr</a></li><li><a href="arch/x86/type._MM_CMPINT_ENUM.html">arch::x86::_MM_CMPINT_ENUM</a></li><li><a href="arch/x86/type._MM_MANTISSA_NORM_ENUM.html">arch::x86::_MM_MANTISSA_NORM_ENUM</a></li><li><a href="arch/x86/type._MM_MANTISSA_SIGN_ENUM.html">arch::x86::_MM_MANTISSA_SIGN_ENUM</a></li><li><a href="arch/x86/type._MM_PERM_ENUM.html">arch::x86::_MM_PERM_ENUM</a></li><li><a href="arch/x86/type.__mmask16.html">arch::x86::__mmask16</a></li><li><a href="arch/x86/type.__mmask32.html">arch::x86::__mmask32</a></li><li><a href="arch/x86/type.__mmask64.html">arch::x86::__mmask64</a></li><li><a href="arch/x86/type.__mmask8.html">arch::x86::__mmask8</a></li><li><a href="arch/x86_64/type._MM_CMPINT_ENUM.html">arch::x86_64::_MM_CMPINT_ENUM</a></li><li><a href="arch/x86_64/type._MM_MANTISSA_NORM_ENUM.html">arch::x86_64::_MM_MANTISSA_NORM_ENUM</a></li><li><a href="arch/x86_64/type._MM_MANTISSA_SIGN_ENUM.html">arch::x86_64::_MM_MANTISSA_SIGN_ENUM</a></li><li><a href="arch/x86_64/type._MM_PERM_ENUM.html">arch::x86_64::_MM_PERM_ENUM</a></li><li><a href="arch/x86_64/type.__mmask16.html">arch::x86_64::__mmask16</a></li><li><a href="arch/x86_64/type.__mmask32.html">arch::x86_64::__mmask32</a></li><li><a href="arch/x86_64/type.__mmask64.html">arch::x86_64::__mmask64</a></li><li><a href="arch/x86_64/type.__mmask8.html">arch::x86_64::__mmask8</a></li><li><a href="cell/type.BorrowFlag.html">cell::BorrowFlag</a></li><li><a href="core_arch/arm/neon/type.p16.html">core_arch::arm::neon::p16</a></li><li><a href="core_arch/arm/neon/type.p8.html">core_arch::arm::neon::p8</a></li><li><a href="core_arch/arm_shared/neon/type.p128.html">core_arch::arm_shared::neon::p128</a></li><li><a href="core_arch/arm_shared/neon/type.p16.html">core_arch::arm_shared::neon::p16</a></li><li><a href="core_arch/arm_shared/neon/type.p64.html">core_arch::arm_shared::neon::p64</a></li><li><a href="core_arch/arm_shared/neon/type.p8.html">core_arch::arm_shared::neon::p8</a></li><li><a href="core_arch/x86/type._MM_CMPINT_ENUM.html">core_arch::x86::_MM_CMPINT_ENUM</a></li><li><a href="core_arch/x86/type._MM_MANTISSA_NORM_ENUM.html">core_arch::x86::_MM_MANTISSA_NORM_ENUM</a></li><li><a href="core_arch/x86/type._MM_MANTISSA_SIGN_ENUM.html">core_arch::x86::_MM_MANTISSA_SIGN_ENUM</a></li><li><a href="core_arch/x86/type._MM_PERM_ENUM.html">core_arch::x86::_MM_PERM_ENUM</a></li><li><a href="core_arch/x86/type.__mmask16.html">core_arch::x86::__mmask16</a></li><li><a href="core_arch/x86/type.__mmask32.html">core_arch::x86::__mmask32</a></li><li><a href="core_arch/x86/type.__mmask64.html">core_arch::x86::__mmask64</a></li><li><a href="core_arch/x86/type.__mmask8.html">core_arch::x86::__mmask8</a></li><li><a href="core_simd/alias/type.f32x1.html">core_simd::alias::f32x1</a></li><li><a href="core_simd/alias/type.f32x16.html">core_simd::alias::f32x16</a></li><li><a href="core_simd/alias/type.f32x2.html">core_simd::alias::f32x2</a></li><li><a href="core_simd/alias/type.f32x32.html">core_simd::alias::f32x32</a></li><li><a href="core_simd/alias/type.f32x4.html">core_simd::alias::f32x4</a></li><li><a href="core_simd/alias/type.f32x64.html">core_simd::alias::f32x64</a></li><li><a href="core_simd/alias/type.f32x8.html">core_simd::alias::f32x8</a></li><li><a href="core_simd/alias/type.f64x1.html">core_simd::alias::f64x1</a></li><li><a href="core_simd/alias/type.f64x16.html">core_simd::alias::f64x16</a></li><li><a href="core_simd/alias/type.f64x2.html">core_simd::alias::f64x2</a></li><li><a href="core_simd/alias/type.f64x32.html">core_simd::alias::f64x32</a></li><li><a href="core_simd/alias/type.f64x4.html">core_simd::alias::f64x4</a></li><li><a href="core_simd/alias/type.f64x64.html">core_simd::alias::f64x64</a></li><li><a href="core_simd/alias/type.f64x8.html">core_simd::alias::f64x8</a></li><li><a href="core_simd/alias/type.i16x1.html">core_simd::alias::i16x1</a></li><li><a href="core_simd/alias/type.i16x16.html">core_simd::alias::i16x16</a></li><li><a href="core_simd/alias/type.i16x2.html">core_simd::alias::i16x2</a></li><li><a href="core_simd/alias/type.i16x32.html">core_simd::alias::i16x32</a></li><li><a href="core_simd/alias/type.i16x4.html">core_simd::alias::i16x4</a></li><li><a href="core_simd/alias/type.i16x64.html">core_simd::alias::i16x64</a></li><li><a href="core_simd/alias/type.i16x8.html">core_simd::alias::i16x8</a></li><li><a href="core_simd/alias/type.i32x1.html">core_simd::alias::i32x1</a></li><li><a href="core_simd/alias/type.i32x16.html">core_simd::alias::i32x16</a></li><li><a href="core_simd/alias/type.i32x2.html">core_simd::alias::i32x2</a></li><li><a href="core_simd/alias/type.i32x32.html">core_simd::alias::i32x32</a></li><li><a href="core_simd/alias/type.i32x4.html">core_simd::alias::i32x4</a></li><li><a href="core_simd/alias/type.i32x64.html">core_simd::alias::i32x64</a></li><li><a href="core_simd/alias/type.i32x8.html">core_simd::alias::i32x8</a></li><li><a href="core_simd/alias/type.i64x1.html">core_simd::alias::i64x1</a></li><li><a href="core_simd/alias/type.i64x16.html">core_simd::alias::i64x16</a></li><li><a href="core_simd/alias/type.i64x2.html">core_simd::alias::i64x2</a></li><li><a href="core_simd/alias/type.i64x32.html">core_simd::alias::i64x32</a></li><li><a href="core_simd/alias/type.i64x4.html">core_simd::alias::i64x4</a></li><li><a href="core_simd/alias/type.i64x64.html">core_simd::alias::i64x64</a></li><li><a href="core_simd/alias/type.i64x8.html">core_simd::alias::i64x8</a></li><li><a href="core_simd/alias/type.i8x1.html">core_simd::alias::i8x1</a></li><li><a href="core_simd/alias/type.i8x16.html">core_simd::alias::i8x16</a></li><li><a href="core_simd/alias/type.i8x2.html">core_simd::alias::i8x2</a></li><li><a href="core_simd/alias/type.i8x32.html">core_simd::alias::i8x32</a></li><li><a href="core_simd/alias/type.i8x4.html">core_simd::alias::i8x4</a></li><li><a href="core_simd/alias/type.i8x64.html">core_simd::alias::i8x64</a></li><li><a href="core_simd/alias/type.i8x8.html">core_simd::alias::i8x8</a></li><li><a href="core_simd/alias/type.isizex1.html">core_simd::alias::isizex1</a></li><li><a href="core_simd/alias/type.isizex16.html">core_simd::alias::isizex16</a></li><li><a href="core_simd/alias/type.isizex2.html">core_simd::alias::isizex2</a></li><li><a href="core_simd/alias/type.isizex32.html">core_simd::alias::isizex32</a></li><li><a href="core_simd/alias/type.isizex4.html">core_simd::alias::isizex4</a></li><li><a href="core_simd/alias/type.isizex64.html">core_simd::alias::isizex64</a></li><li><a href="core_simd/alias/type.isizex8.html">core_simd::alias::isizex8</a></li><li><a href="core_simd/alias/type.mask16x1.html">core_simd::alias::mask16x1</a></li><li><a href="core_simd/alias/type.mask16x16.html">core_simd::alias::mask16x16</a></li><li><a href="core_simd/alias/type.mask16x2.html">core_simd::alias::mask16x2</a></li><li><a href="core_simd/alias/type.mask16x32.html">core_simd::alias::mask16x32</a></li><li><a href="core_simd/alias/type.mask16x4.html">core_simd::alias::mask16x4</a></li><li><a href="core_simd/alias/type.mask16x64.html">core_simd::alias::mask16x64</a></li><li><a href="core_simd/alias/type.mask16x8.html">core_simd::alias::mask16x8</a></li><li><a href="core_simd/alias/type.mask32x1.html">core_simd::alias::mask32x1</a></li><li><a href="core_simd/alias/type.mask32x16.html">core_simd::alias::mask32x16</a></li><li><a href="core_simd/alias/type.mask32x2.html">core_simd::alias::mask32x2</a></li><li><a href="core_simd/alias/type.mask32x32.html">core_simd::alias::mask32x32</a></li><li><a href="core_simd/alias/type.mask32x4.html">core_simd::alias::mask32x4</a></li><li><a href="core_simd/alias/type.mask32x64.html">core_simd::alias::mask32x64</a></li><li><a href="core_simd/alias/type.mask32x8.html">core_simd::alias::mask32x8</a></li><li><a href="core_simd/alias/type.mask64x1.html">core_simd::alias::mask64x1</a></li><li><a href="core_simd/alias/type.mask64x16.html">core_simd::alias::mask64x16</a></li><li><a href="core_simd/alias/type.mask64x2.html">core_simd::alias::mask64x2</a></li><li><a href="core_simd/alias/type.mask64x32.html">core_simd::alias::mask64x32</a></li><li><a href="core_simd/alias/type.mask64x4.html">core_simd::alias::mask64x4</a></li><li><a href="core_simd/alias/type.mask64x64.html">core_simd::alias::mask64x64</a></li><li><a href="core_simd/alias/type.mask64x8.html">core_simd::alias::mask64x8</a></li><li><a href="core_simd/alias/type.mask8x1.html">core_simd::alias::mask8x1</a></li><li><a href="core_simd/alias/type.mask8x16.html">core_simd::alias::mask8x16</a></li><li><a href="core_simd/alias/type.mask8x2.html">core_simd::alias::mask8x2</a></li><li><a href="core_simd/alias/type.mask8x32.html">core_simd::alias::mask8x32</a></li><li><a href="core_simd/alias/type.mask8x4.html">core_simd::alias::mask8x4</a></li><li><a href="core_simd/alias/type.mask8x64.html">core_simd::alias::mask8x64</a></li><li><a href="core_simd/alias/type.mask8x8.html">core_simd::alias::mask8x8</a></li><li><a href="core_simd/alias/type.masksizex1.html">core_simd::alias::masksizex1</a></li><li><a href="core_simd/alias/type.masksizex16.html">core_simd::alias::masksizex16</a></li><li><a href="core_simd/alias/type.masksizex2.html">core_simd::alias::masksizex2</a></li><li><a href="core_simd/alias/type.masksizex32.html">core_simd::alias::masksizex32</a></li><li><a href="core_simd/alias/type.masksizex4.html">core_simd::alias::masksizex4</a></li><li><a href="core_simd/alias/type.masksizex64.html">core_simd::alias::masksizex64</a></li><li><a href="core_simd/alias/type.masksizex8.html">core_simd::alias::masksizex8</a></li><li><a href="core_simd/alias/type.u16x1.html">core_simd::alias::u16x1</a></li><li><a href="core_simd/alias/type.u16x16.html">core_simd::alias::u16x16</a></li><li><a href="core_simd/alias/type.u16x2.html">core_simd::alias::u16x2</a></li><li><a href="core_simd/alias/type.u16x32.html">core_simd::alias::u16x32</a></li><li><a href="core_simd/alias/type.u16x4.html">core_simd::alias::u16x4</a></li><li><a href="core_simd/alias/type.u16x64.html">core_simd::alias::u16x64</a></li><li><a href="core_simd/alias/type.u16x8.html">core_simd::alias::u16x8</a></li><li><a href="core_simd/alias/type.u32x1.html">core_simd::alias::u32x1</a></li><li><a href="core_simd/alias/type.u32x16.html">core_simd::alias::u32x16</a></li><li><a href="core_simd/alias/type.u32x2.html">core_simd::alias::u32x2</a></li><li><a href="core_simd/alias/type.u32x32.html">core_simd::alias::u32x32</a></li><li><a href="core_simd/alias/type.u32x4.html">core_simd::alias::u32x4</a></li><li><a href="core_simd/alias/type.u32x64.html">core_simd::alias::u32x64</a></li><li><a href="core_simd/alias/type.u32x8.html">core_simd::alias::u32x8</a></li><li><a href="core_simd/alias/type.u64x1.html">core_simd::alias::u64x1</a></li><li><a href="core_simd/alias/type.u64x16.html">core_simd::alias::u64x16</a></li><li><a href="core_simd/alias/type.u64x2.html">core_simd::alias::u64x2</a></li><li><a href="core_simd/alias/type.u64x32.html">core_simd::alias::u64x32</a></li><li><a href="core_simd/alias/type.u64x4.html">core_simd::alias::u64x4</a></li><li><a href="core_simd/alias/type.u64x64.html">core_simd::alias::u64x64</a></li><li><a href="core_simd/alias/type.u64x8.html">core_simd::alias::u64x8</a></li><li><a href="core_simd/alias/type.u8x1.html">core_simd::alias::u8x1</a></li><li><a href="core_simd/alias/type.u8x16.html">core_simd::alias::u8x16</a></li><li><a href="core_simd/alias/type.u8x2.html">core_simd::alias::u8x2</a></li><li><a href="core_simd/alias/type.u8x32.html">core_simd::alias::u8x32</a></li><li><a href="core_simd/alias/type.u8x4.html">core_simd::alias::u8x4</a></li><li><a href="core_simd/alias/type.u8x64.html">core_simd::alias::u8x64</a></li><li><a href="core_simd/alias/type.u8x8.html">core_simd::alias::u8x8</a></li><li><a href="core_simd/alias/type.usizex1.html">core_simd::alias::usizex1</a></li><li><a href="core_simd/alias/type.usizex16.html">core_simd::alias::usizex16</a></li><li><a href="core_simd/alias/type.usizex2.html">core_simd::alias::usizex2</a></li><li><a href="core_simd/alias/type.usizex32.html">core_simd::alias::usizex32</a></li><li><a href="core_simd/alias/type.usizex4.html">core_simd::alias::usizex4</a></li><li><a href="core_simd/alias/type.usizex64.html">core_simd::alias::usizex64</a></li><li><a href="core_simd/alias/type.usizex8.html">core_simd::alias::usizex8</a></li><li><a href="ffi/type.NonZero_c_char.html">ffi::NonZero_c_char</a></li><li><a href="ffi/type.NonZero_c_int.html">ffi::NonZero_c_int</a></li><li><a href="ffi/type.NonZero_c_long.html">ffi::NonZero_c_long</a></li><li><a href="ffi/type.NonZero_c_longlong.html">ffi::NonZero_c_longlong</a></li><li><a href="ffi/type.NonZero_c_schar.html">ffi::NonZero_c_schar</a></li><li><a href="ffi/type.NonZero_c_short.html">ffi::NonZero_c_short</a></li><li><a href="ffi/type.NonZero_c_uchar.html">ffi::NonZero_c_uchar</a></li><li><a href="ffi/type.NonZero_c_uint.html">ffi::NonZero_c_uint</a></li><li><a href="ffi/type.NonZero_c_ulong.html">ffi::NonZero_c_ulong</a></li><li><a href="ffi/type.NonZero_c_ulonglong.html">ffi::NonZero_c_ulonglong</a></li><li><a href="ffi/type.NonZero_c_ushort.html">ffi::NonZero_c_ushort</a></li><li><a href="ffi/type.c_char.html">ffi::c_char</a></li><li><a href="ffi/c_char_definition/type.NonZero_c_char.html">ffi::c_char_definition::NonZero_c_char</a></li><li><a href="ffi/c_char_definition/type.c_char.html">ffi::c_char_definition::c_char</a></li><li><a href="ffi/type.c_double.html">ffi::c_double</a></li><li><a href="ffi/type.c_float.html">ffi::c_float</a></li><li><a href="ffi/type.c_int.html">ffi::c_int</a></li><li><a href="ffi/c_int_definition/type.NonZero_c_int.html">ffi::c_int_definition::NonZero_c_int</a></li><li><a href="ffi/c_int_definition/type.NonZero_c_uint.html">ffi::c_int_definition::NonZero_c_uint</a></li><li><a href="ffi/c_int_definition/type.c_int.html">ffi::c_int_definition::c_int</a></li><li><a href="ffi/c_int_definition/type.c_uint.html">ffi::c_int_definition::c_uint</a></li><li><a href="ffi/type.c_long.html">ffi::c_long</a></li><li><a href="ffi/c_long_definition/type.NonZero_c_long.html">ffi::c_long_definition::NonZero_c_long</a></li><li><a href="ffi/c_long_definition/type.NonZero_c_ulong.html">ffi::c_long_definition::NonZero_c_ulong</a></li><li><a href="ffi/c_long_definition/type.c_long.html">ffi::c_long_definition::c_long</a></li><li><a href="ffi/c_long_definition/type.c_ulong.html">ffi::c_long_definition::c_ulong</a></li><li><a href="ffi/type.c_longlong.html">ffi::c_longlong</a></li><li><a href="ffi/type.c_ptrdiff_t.html">ffi::c_ptrdiff_t</a></li><li><a href="ffi/type.c_schar.html">ffi::c_schar</a></li><li><a href="ffi/type.c_short.html">ffi::c_short</a></li><li><a href="ffi/type.c_size_t.html">ffi::c_size_t</a></li><li><a href="ffi/type.c_ssize_t.html">ffi::c_ssize_t</a></li><li><a href="ffi/type.c_uchar.html">ffi::c_uchar</a></li><li><a href="ffi/type.c_uint.html">ffi::c_uint</a></li><li><a href="ffi/type.c_ulong.html">ffi::c_ulong</a></li><li><a href="ffi/type.c_ulonglong.html">ffi::c_ulonglong</a></li><li><a href="ffi/type.c_ushort.html">ffi::c_ushort</a></li><li><a href="fmt/type.Result.html">fmt::Result</a></li><li><a href="num/bignum/type.Digit32.html">num::bignum::Digit32</a></li><li><a href="ops/try_trait/type.ChangeOutputType.html">ops::try_trait::ChangeOutputType</a></li><li><a href="ptr/alignment/type.AlignmentEnum.html">ptr::alignment::AlignmentEnum</a></li><li><a href="simd/type.f32x1.html">simd::f32x1</a></li><li><a href="simd/type.f32x16.html">simd::f32x16</a></li><li><a href="simd/type.f32x2.html">simd::f32x2</a></li><li><a href="simd/type.f32x32.html">simd::f32x32</a></li><li><a href="simd/type.f32x4.html">simd::f32x4</a></li><li><a href="simd/type.f32x64.html">simd::f32x64</a></li><li><a href="simd/type.f32x8.html">simd::f32x8</a></li><li><a href="simd/type.f64x1.html">simd::f64x1</a></li><li><a href="simd/type.f64x16.html">simd::f64x16</a></li><li><a href="simd/type.f64x2.html">simd::f64x2</a></li><li><a href="simd/type.f64x32.html">simd::f64x32</a></li><li><a href="simd/type.f64x4.html">simd::f64x4</a></li><li><a href="simd/type.f64x64.html">simd::f64x64</a></li><li><a href="simd/type.f64x8.html">simd::f64x8</a></li><li><a href="simd/type.i16x1.html">simd::i16x1</a></li><li><a href="simd/type.i16x16.html">simd::i16x16</a></li><li><a href="simd/type.i16x2.html">simd::i16x2</a></li><li><a href="simd/type.i16x32.html">simd::i16x32</a></li><li><a href="simd/type.i16x4.html">simd::i16x4</a></li><li><a href="simd/type.i16x64.html">simd::i16x64</a></li><li><a href="simd/type.i16x8.html">simd::i16x8</a></li><li><a href="simd/type.i32x1.html">simd::i32x1</a></li><li><a href="simd/type.i32x16.html">simd::i32x16</a></li><li><a href="simd/type.i32x2.html">simd::i32x2</a></li><li><a href="simd/type.i32x32.html">simd::i32x32</a></li><li><a href="simd/type.i32x4.html">simd::i32x4</a></li><li><a href="simd/type.i32x64.html">simd::i32x64</a></li><li><a href="simd/type.i32x8.html">simd::i32x8</a></li><li><a href="simd/type.i64x1.html">simd::i64x1</a></li><li><a href="simd/type.i64x16.html">simd::i64x16</a></li><li><a href="simd/type.i64x2.html">simd::i64x2</a></li><li><a href="simd/type.i64x32.html">simd::i64x32</a></li><li><a href="simd/type.i64x4.html">simd::i64x4</a></li><li><a href="simd/type.i64x64.html">simd::i64x64</a></li><li><a href="simd/type.i64x8.html">simd::i64x8</a></li><li><a href="simd/type.i8x1.html">simd::i8x1</a></li><li><a href="simd/type.i8x16.html">simd::i8x16</a></li><li><a href="simd/type.i8x2.html">simd::i8x2</a></li><li><a href="simd/type.i8x32.html">simd::i8x32</a></li><li><a href="simd/type.i8x4.html">simd::i8x4</a></li><li><a href="simd/type.i8x64.html">simd::i8x64</a></li><li><a href="simd/type.i8x8.html">simd::i8x8</a></li><li><a href="simd/type.isizex1.html">simd::isizex1</a></li><li><a href="simd/type.isizex16.html">simd::isizex16</a></li><li><a href="simd/type.isizex2.html">simd::isizex2</a></li><li><a href="simd/type.isizex32.html">simd::isizex32</a></li><li><a href="simd/type.isizex4.html">simd::isizex4</a></li><li><a href="simd/type.isizex64.html">simd::isizex64</a></li><li><a href="simd/type.isizex8.html">simd::isizex8</a></li><li><a href="simd/type.mask16x1.html">simd::mask16x1</a></li><li><a href="simd/type.mask16x16.html">simd::mask16x16</a></li><li><a href="simd/type.mask16x2.html">simd::mask16x2</a></li><li><a href="simd/type.mask16x32.html">simd::mask16x32</a></li><li><a href="simd/type.mask16x4.html">simd::mask16x4</a></li><li><a href="simd/type.mask16x64.html">simd::mask16x64</a></li><li><a href="simd/type.mask16x8.html">simd::mask16x8</a></li><li><a href="simd/type.mask32x1.html">simd::mask32x1</a></li><li><a href="simd/type.mask32x16.html">simd::mask32x16</a></li><li><a href="simd/type.mask32x2.html">simd::mask32x2</a></li><li><a href="simd/type.mask32x32.html">simd::mask32x32</a></li><li><a href="simd/type.mask32x4.html">simd::mask32x4</a></li><li><a href="simd/type.mask32x64.html">simd::mask32x64</a></li><li><a href="simd/type.mask32x8.html">simd::mask32x8</a></li><li><a href="simd/type.mask64x1.html">simd::mask64x1</a></li><li><a href="simd/type.mask64x16.html">simd::mask64x16</a></li><li><a href="simd/type.mask64x2.html">simd::mask64x2</a></li><li><a href="simd/type.mask64x32.html">simd::mask64x32</a></li><li><a href="simd/type.mask64x4.html">simd::mask64x4</a></li><li><a href="simd/type.mask64x64.html">simd::mask64x64</a></li><li><a href="simd/type.mask64x8.html">simd::mask64x8</a></li><li><a href="simd/type.mask8x1.html">simd::mask8x1</a></li><li><a href="simd/type.mask8x16.html">simd::mask8x16</a></li><li><a href="simd/type.mask8x2.html">simd::mask8x2</a></li><li><a href="simd/type.mask8x32.html">simd::mask8x32</a></li><li><a href="simd/type.mask8x4.html">simd::mask8x4</a></li><li><a href="simd/type.mask8x64.html">simd::mask8x64</a></li><li><a href="simd/type.mask8x8.html">simd::mask8x8</a></li><li><a href="simd/type.masksizex1.html">simd::masksizex1</a></li><li><a href="simd/type.masksizex16.html">simd::masksizex16</a></li><li><a href="simd/type.masksizex2.html">simd::masksizex2</a></li><li><a href="simd/type.masksizex32.html">simd::masksizex32</a></li><li><a href="simd/type.masksizex4.html">simd::masksizex4</a></li><li><a href="simd/type.masksizex64.html">simd::masksizex64</a></li><li><a href="simd/type.masksizex8.html">simd::masksizex8</a></li><li><a href="simd/type.u16x1.html">simd::u16x1</a></li><li><a href="simd/type.u16x16.html">simd::u16x16</a></li><li><a href="simd/type.u16x2.html">simd::u16x2</a></li><li><a href="simd/type.u16x32.html">simd::u16x32</a></li><li><a href="simd/type.u16x4.html">simd::u16x4</a></li><li><a href="simd/type.u16x64.html">simd::u16x64</a></li><li><a href="simd/type.u16x8.html">simd::u16x8</a></li><li><a href="simd/type.u32x1.html">simd::u32x1</a></li><li><a href="simd/type.u32x16.html">simd::u32x16</a></li><li><a href="simd/type.u32x2.html">simd::u32x2</a></li><li><a href="simd/type.u32x32.html">simd::u32x32</a></li><li><a href="simd/type.u32x4.html">simd::u32x4</a></li><li><a href="simd/type.u32x64.html">simd::u32x64</a></li><li><a href="simd/type.u32x8.html">simd::u32x8</a></li><li><a href="simd/type.u64x1.html">simd::u64x1</a></li><li><a href="simd/type.u64x16.html">simd::u64x16</a></li><li><a href="simd/type.u64x2.html">simd::u64x2</a></li><li><a href="simd/type.u64x32.html">simd::u64x32</a></li><li><a href="simd/type.u64x4.html">simd::u64x4</a></li><li><a href="simd/type.u64x64.html">simd::u64x64</a></li><li><a href="simd/type.u64x8.html">simd::u64x8</a></li><li><a href="simd/type.u8x1.html">simd::u8x1</a></li><li><a href="simd/type.u8x16.html">simd::u8x16</a></li><li><a href="simd/type.u8x2.html">simd::u8x2</a></li><li><a href="simd/type.u8x32.html">simd::u8x32</a></li><li><a href="simd/type.u8x4.html">simd::u8x4</a></li><li><a href="simd/type.u8x64.html">simd::u8x64</a></li><li><a href="simd/type.u8x8.html">simd::u8x8</a></li><li><a href="simd/type.usizex1.html">simd::usizex1</a></li><li><a href="simd/type.usizex16.html">simd::usizex16</a></li><li><a href="simd/type.usizex2.html">simd::usizex2</a></li><li><a href="simd/type.usizex32.html">simd::usizex32</a></li><li><a href="simd/type.usizex4.html">simd::usizex4</a></li><li><a href="simd/type.usizex64.html">simd::usizex64</a></li><li><a href="simd/type.usizex8.html">simd::usizex8</a></li></ul><h3 id="trait-aliases">Trait Aliases</h3><ul class="all-items"><li><a href="ptr/traitalias.Thin.html">ptr::Thin</a></li><li><a href="ptr/metadata/traitalias.Thin.html">ptr::metadata::Thin</a></li></ul><h3 id="statics">Statics</h3><ul class="all-items"><li><a href="fmt/num/static.DEC_DIGITS_LUT.html">fmt::num::DEC_DIGITS_LUT</a></li><li><a href="fmt/rt/static.USIZE_MARKER.html">fmt::rt::USIZE_MARKER</a></li><li><a href="num/dec2flt/table/static.POWER_OF_FIVE_128.html">num::dec2flt::table::POWER_OF_FIVE_128</a></li><li><a href="num/flt2dec/strategy/dragon/static.POW10.html">num::flt2dec::strategy::dragon::POW10</a></li><li><a href="num/flt2dec/strategy/dragon/static.POW10TO128.html">num::flt2dec::strategy::dragon::POW10TO128</a></li><li><a href="num/flt2dec/strategy/dragon/static.POW10TO16.html">num::flt2dec::strategy::dragon::POW10TO16</a></li><li><a href="num/flt2dec/strategy/dragon/static.POW10TO256.html">num::flt2dec::strategy::dragon::POW10TO256</a></li><li><a href="num/flt2dec/strategy/dragon/static.POW10TO32.html">num::flt2dec::strategy::dragon::POW10TO32</a></li><li><a href="num/flt2dec/strategy/dragon/static.POW10TO64.html">num::flt2dec::strategy::dragon::POW10TO64</a></li><li><a href="num/flt2dec/strategy/dragon/static.TWOPOW10.html">num::flt2dec::strategy::dragon::TWOPOW10</a></li><li><a href="num/flt2dec/strategy/grisu/static.CACHED_POW10.html">num::flt2dec::strategy::grisu::CACHED_POW10</a></li><li><a href="unicode/unicode_data/alphabetic/static.OFFSETS.html">unicode::unicode_data::alphabetic::OFFSETS</a></li><li><a href="unicode/unicode_data/alphabetic/static.SHORT_OFFSET_RUNS.html">unicode::unicode_data::alphabetic::SHORT_OFFSET_RUNS</a></li><li><a href="unicode/unicode_data/case_ignorable/static.OFFSETS.html">unicode::unicode_data::case_ignorable::OFFSETS</a></li><li><a href="unicode/unicode_data/case_ignorable/static.SHORT_OFFSET_RUNS.html">unicode::unicode_data::case_ignorable::SHORT_OFFSET_RUNS</a></li><li><a href="unicode/unicode_data/cased/static.OFFSETS.html">unicode::unicode_data::cased::OFFSETS</a></li><li><a href="unicode/unicode_data/cased/static.SHORT_OFFSET_RUNS.html">unicode::unicode_data::cased::SHORT_OFFSET_RUNS</a></li><li><a href="unicode/unicode_data/cc/static.OFFSETS.html">unicode::unicode_data::cc::OFFSETS</a></li><li><a href="unicode/unicode_data/cc/static.SHORT_OFFSET_RUNS.html">unicode::unicode_data::cc::SHORT_OFFSET_RUNS</a></li><li><a href="unicode/unicode_data/conversions/static.LOWERCASE_TABLE.html">unicode::unicode_data::conversions::LOWERCASE_TABLE</a></li><li><a href="unicode/unicode_data/conversions/static.LOWERCASE_TABLE_MULTI.html">unicode::unicode_data::conversions::LOWERCASE_TABLE_MULTI</a></li><li><a href="unicode/unicode_data/conversions/static.UPPERCASE_TABLE.html">unicode::unicode_data::conversions::UPPERCASE_TABLE</a></li><li><a href="unicode/unicode_data/conversions/static.UPPERCASE_TABLE_MULTI.html">unicode::unicode_data::conversions::UPPERCASE_TABLE_MULTI</a></li><li><a href="unicode/unicode_data/grapheme_extend/static.OFFSETS.html">unicode::unicode_data::grapheme_extend::OFFSETS</a></li><li><a href="unicode/unicode_data/grapheme_extend/static.SHORT_OFFSET_RUNS.html">unicode::unicode_data::grapheme_extend::SHORT_OFFSET_RUNS</a></li><li><a href="unicode/unicode_data/n/static.OFFSETS.html">unicode::unicode_data::n::OFFSETS</a></li><li><a href="unicode/unicode_data/n/static.SHORT_OFFSET_RUNS.html">unicode::unicode_data::n::SHORT_OFFSET_RUNS</a></li><li><a href="unicode/unicode_data/white_space/static.WHITESPACE_MAP.html">unicode::unicode_data::white_space::WHITESPACE_MAP</a></li></ul><h3 id="constants">Constants</h3><ul class="all-items"><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY0.html">arch::aarch64::_PREFETCH_LOCALITY0</a></li><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY1.html">arch::aarch64::_PREFETCH_LOCALITY1</a></li><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY2.html">arch::aarch64::_PREFETCH_LOCALITY2</a></li><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY3.html">arch::aarch64::_PREFETCH_LOCALITY3</a></li><li><a href="arch/aarch64/constant._PREFETCH_READ.html">arch::aarch64::_PREFETCH_READ</a></li><li><a href="arch/aarch64/constant._PREFETCH_WRITE.html">arch::aarch64::_PREFETCH_WRITE</a></li><li><a href="arch/aarch64/constant._TMFAILURE_CNCL.html">arch::aarch64::_TMFAILURE_CNCL</a></li><li><a href="arch/aarch64/constant._TMFAILURE_DBG.html">arch::aarch64::_TMFAILURE_DBG</a></li><li><a href="arch/aarch64/constant._TMFAILURE_ERR.html">arch::aarch64::_TMFAILURE_ERR</a></li><li><a href="arch/aarch64/constant._TMFAILURE_IMP.html">arch::aarch64::_TMFAILURE_IMP</a></li><li><a href="arch/aarch64/constant._TMFAILURE_INT.html">arch::aarch64::_TMFAILURE_INT</a></li><li><a href="arch/aarch64/constant._TMFAILURE_MEM.html">arch::aarch64::_TMFAILURE_MEM</a></li><li><a href="arch/aarch64/constant._TMFAILURE_NEST.html">arch::aarch64::_TMFAILURE_NEST</a></li><li><a href="arch/aarch64/constant._TMFAILURE_REASON.html">arch::aarch64::_TMFAILURE_REASON</a></li><li><a href="arch/aarch64/constant._TMFAILURE_RTRY.html">arch::aarch64::_TMFAILURE_RTRY</a></li><li><a href="arch/aarch64/constant._TMFAILURE_SIZE.html">arch::aarch64::_TMFAILURE_SIZE</a></li><li><a href="arch/aarch64/constant._TMFAILURE_TRIVIAL.html">arch::aarch64::_TMFAILURE_TRIVIAL</a></li><li><a href="arch/aarch64/constant._TMSTART_SUCCESS.html">arch::aarch64::_TMSTART_SUCCESS</a></li><li><a href="arch/x86/constant._CMP_EQ_OQ.html">arch::x86::_CMP_EQ_OQ</a></li><li><a href="arch/x86/constant._CMP_EQ_OS.html">arch::x86::_CMP_EQ_OS</a></li><li><a href="arch/x86/constant._CMP_EQ_UQ.html">arch::x86::_CMP_EQ_UQ</a></li><li><a href="arch/x86/constant._CMP_EQ_US.html">arch::x86::_CMP_EQ_US</a></li><li><a href="arch/x86/constant._CMP_FALSE_OQ.html">arch::x86::_CMP_FALSE_OQ</a></li><li><a href="arch/x86/constant._CMP_FALSE_OS.html">arch::x86::_CMP_FALSE_OS</a></li><li><a href="arch/x86/constant._CMP_GE_OQ.html">arch::x86::_CMP_GE_OQ</a></li><li><a href="arch/x86/constant._CMP_GE_OS.html">arch::x86::_CMP_GE_OS</a></li><li><a href="arch/x86/constant._CMP_GT_OQ.html">arch::x86::_CMP_GT_OQ</a></li><li><a href="arch/x86/constant._CMP_GT_OS.html">arch::x86::_CMP_GT_OS</a></li><li><a href="arch/x86/constant._CMP_LE_OQ.html">arch::x86::_CMP_LE_OQ</a></li><li><a href="arch/x86/constant._CMP_LE_OS.html">arch::x86::_CMP_LE_OS</a></li><li><a href="arch/x86/constant._CMP_LT_OQ.html">arch::x86::_CMP_LT_OQ</a></li><li><a href="arch/x86/constant._CMP_LT_OS.html">arch::x86::_CMP_LT_OS</a></li><li><a href="arch/x86/constant._CMP_NEQ_OQ.html">arch::x86::_CMP_NEQ_OQ</a></li><li><a href="arch/x86/constant._CMP_NEQ_OS.html">arch::x86::_CMP_NEQ_OS</a></li><li><a href="arch/x86/constant._CMP_NEQ_UQ.html">arch::x86::_CMP_NEQ_UQ</a></li><li><a href="arch/x86/constant._CMP_NEQ_US.html">arch::x86::_CMP_NEQ_US</a></li><li><a href="arch/x86/constant._CMP_NGE_UQ.html">arch::x86::_CMP_NGE_UQ</a></li><li><a href="arch/x86/constant._CMP_NGE_US.html">arch::x86::_CMP_NGE_US</a></li><li><a href="arch/x86/constant._CMP_NGT_UQ.html">arch::x86::_CMP_NGT_UQ</a></li><li><a href="arch/x86/constant._CMP_NGT_US.html">arch::x86::_CMP_NGT_US</a></li><li><a href="arch/x86/constant._CMP_NLE_UQ.html">arch::x86::_CMP_NLE_UQ</a></li><li><a href="arch/x86/constant._CMP_NLE_US.html">arch::x86::_CMP_NLE_US</a></li><li><a href="arch/x86/constant._CMP_NLT_UQ.html">arch::x86::_CMP_NLT_UQ</a></li><li><a href="arch/x86/constant._CMP_NLT_US.html">arch::x86::_CMP_NLT_US</a></li><li><a href="arch/x86/constant._CMP_ORD_Q.html">arch::x86::_CMP_ORD_Q</a></li><li><a href="arch/x86/constant._CMP_ORD_S.html">arch::x86::_CMP_ORD_S</a></li><li><a href="arch/x86/constant._CMP_TRUE_UQ.html">arch::x86::_CMP_TRUE_UQ</a></li><li><a href="arch/x86/constant._CMP_TRUE_US.html">arch::x86::_CMP_TRUE_US</a></li><li><a href="arch/x86/constant._CMP_UNORD_Q.html">arch::x86::_CMP_UNORD_Q</a></li><li><a href="arch/x86/constant._CMP_UNORD_S.html">arch::x86::_CMP_UNORD_S</a></li><li><a href="arch/x86/constant._MM_CMPINT_EQ.html">arch::x86::_MM_CMPINT_EQ</a></li><li><a href="arch/x86/constant._MM_CMPINT_FALSE.html">arch::x86::_MM_CMPINT_FALSE</a></li><li><a href="arch/x86/constant._MM_CMPINT_LE.html">arch::x86::_MM_CMPINT_LE</a></li><li><a href="arch/x86/constant._MM_CMPINT_LT.html">arch::x86::_MM_CMPINT_LT</a></li><li><a href="arch/x86/constant._MM_CMPINT_NE.html">arch::x86::_MM_CMPINT_NE</a></li><li><a href="arch/x86/constant._MM_CMPINT_NLE.html">arch::x86::_MM_CMPINT_NLE</a></li><li><a href="arch/x86/constant._MM_CMPINT_NLT.html">arch::x86::_MM_CMPINT_NLT</a></li><li><a href="arch/x86/constant._MM_CMPINT_TRUE.html">arch::x86::_MM_CMPINT_TRUE</a></li><li><a href="arch/x86/constant._MM_EXCEPT_DENORM.html">arch::x86::_MM_EXCEPT_DENORM</a></li><li><a href="arch/x86/constant._MM_EXCEPT_DIV_ZERO.html">arch::x86::_MM_EXCEPT_DIV_ZERO</a></li><li><a href="arch/x86/constant._MM_EXCEPT_INEXACT.html">arch::x86::_MM_EXCEPT_INEXACT</a></li><li><a href="arch/x86/constant._MM_EXCEPT_INVALID.html">arch::x86::_MM_EXCEPT_INVALID</a></li><li><a href="arch/x86/constant._MM_EXCEPT_MASK.html">arch::x86::_MM_EXCEPT_MASK</a></li><li><a href="arch/x86/constant._MM_EXCEPT_OVERFLOW.html">arch::x86::_MM_EXCEPT_OVERFLOW</a></li><li><a href="arch/x86/constant._MM_EXCEPT_UNDERFLOW.html">arch::x86::_MM_EXCEPT_UNDERFLOW</a></li><li><a href="arch/x86/constant._MM_FLUSH_ZERO_MASK.html">arch::x86::_MM_FLUSH_ZERO_MASK</a></li><li><a href="arch/x86/constant._MM_FLUSH_ZERO_OFF.html">arch::x86::_MM_FLUSH_ZERO_OFF</a></li><li><a href="arch/x86/constant._MM_FLUSH_ZERO_ON.html">arch::x86::_MM_FLUSH_ZERO_ON</a></li><li><a href="arch/x86/constant._MM_FROUND_CEIL.html">arch::x86::_MM_FROUND_CEIL</a></li><li><a href="arch/x86/constant._MM_FROUND_CUR_DIRECTION.html">arch::x86::_MM_FROUND_CUR_DIRECTION</a></li><li><a href="arch/x86/constant._MM_FROUND_FLOOR.html">arch::x86::_MM_FROUND_FLOOR</a></li><li><a href="arch/x86/constant._MM_FROUND_NEARBYINT.html">arch::x86::_MM_FROUND_NEARBYINT</a></li><li><a href="arch/x86/constant._MM_FROUND_NINT.html">arch::x86::_MM_FROUND_NINT</a></li><li><a href="arch/x86/constant._MM_FROUND_NO_EXC.html">arch::x86::_MM_FROUND_NO_EXC</a></li><li><a href="arch/x86/constant._MM_FROUND_RAISE_EXC.html">arch::x86::_MM_FROUND_RAISE_EXC</a></li><li><a href="arch/x86/constant._MM_FROUND_RINT.html">arch::x86::_MM_FROUND_RINT</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_NEAREST_INT.html">arch::x86::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_NEG_INF.html">arch::x86::_MM_FROUND_TO_NEG_INF</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_POS_INF.html">arch::x86::_MM_FROUND_TO_POS_INF</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_ZERO.html">arch::x86::_MM_FROUND_TO_ZERO</a></li><li><a href="arch/x86/constant._MM_FROUND_TRUNC.html">arch::x86::_MM_FROUND_TRUNC</a></li><li><a href="arch/x86/constant._MM_HINT_ET0.html">arch::x86::_MM_HINT_ET0</a></li><li><a href="arch/x86/constant._MM_HINT_ET1.html">arch::x86::_MM_HINT_ET1</a></li><li><a href="arch/x86/constant._MM_HINT_NTA.html">arch::x86::_MM_HINT_NTA</a></li><li><a href="arch/x86/constant._MM_HINT_T0.html">arch::x86::_MM_HINT_T0</a></li><li><a href="arch/x86/constant._MM_HINT_T1.html">arch::x86::_MM_HINT_T1</a></li><li><a href="arch/x86/constant._MM_HINT_T2.html">arch::x86::_MM_HINT_T2</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_1_2.html">arch::x86::_MM_MANT_NORM_1_2</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_P5_1.html">arch::x86::_MM_MANT_NORM_P5_1</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_P5_2.html">arch::x86::_MM_MANT_NORM_P5_2</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_P75_1P5.html">arch::x86::_MM_MANT_NORM_P75_1P5</a></li><li><a href="arch/x86/constant._MM_MANT_SIGN_NAN.html">arch::x86::_MM_MANT_SIGN_NAN</a></li><li><a href="arch/x86/constant._MM_MANT_SIGN_SRC.html">arch::x86::_MM_MANT_SIGN_SRC</a></li><li><a href="arch/x86/constant._MM_MANT_SIGN_ZERO.html">arch::x86::_MM_MANT_SIGN_ZERO</a></li><li><a href="arch/x86/constant._MM_MASK_DENORM.html">arch::x86::_MM_MASK_DENORM</a></li><li><a href="arch/x86/constant._MM_MASK_DIV_ZERO.html">arch::x86::_MM_MASK_DIV_ZERO</a></li><li><a href="arch/x86/constant._MM_MASK_INEXACT.html">arch::x86::_MM_MASK_INEXACT</a></li><li><a href="arch/x86/constant._MM_MASK_INVALID.html">arch::x86::_MM_MASK_INVALID</a></li><li><a href="arch/x86/constant._MM_MASK_MASK.html">arch::x86::_MM_MASK_MASK</a></li><li><a href="arch/x86/constant._MM_MASK_OVERFLOW.html">arch::x86::_MM_MASK_OVERFLOW</a></li><li><a href="arch/x86/constant._MM_MASK_UNDERFLOW.html">arch::x86::_MM_MASK_UNDERFLOW</a></li><li><a href="arch/x86/constant._MM_PERM_AAAA.html">arch::x86::_MM_PERM_AAAA</a></li><li><a href="arch/x86/constant._MM_PERM_AAAB.html">arch::x86::_MM_PERM_AAAB</a></li><li><a href="arch/x86/constant._MM_PERM_AAAC.html">arch::x86::_MM_PERM_AAAC</a></li><li><a href="arch/x86/constant._MM_PERM_AAAD.html">arch::x86::_MM_PERM_AAAD</a></li><li><a href="arch/x86/constant._MM_PERM_AABA.html">arch::x86::_MM_PERM_AABA</a></li><li><a href="arch/x86/constant._MM_PERM_AABB.html">arch::x86::_MM_PERM_AABB</a></li><li><a href="arch/x86/constant._MM_PERM_AABC.html">arch::x86::_MM_PERM_AABC</a></li><li><a href="arch/x86/constant._MM_PERM_AABD.html">arch::x86::_MM_PERM_AABD</a></li><li><a href="arch/x86/constant._MM_PERM_AACA.html">arch::x86::_MM_PERM_AACA</a></li><li><a href="arch/x86/constant._MM_PERM_AACB.html">arch::x86::_MM_PERM_AACB</a></li><li><a href="arch/x86/constant._MM_PERM_AACC.html">arch::x86::_MM_PERM_AACC</a></li><li><a href="arch/x86/constant._MM_PERM_AACD.html">arch::x86::_MM_PERM_AACD</a></li><li><a href="arch/x86/constant._MM_PERM_AADA.html">arch::x86::_MM_PERM_AADA</a></li><li><a href="arch/x86/constant._MM_PERM_AADB.html">arch::x86::_MM_PERM_AADB</a></li><li><a href="arch/x86/constant._MM_PERM_AADC.html">arch::x86::_MM_PERM_AADC</a></li><li><a href="arch/x86/constant._MM_PERM_AADD.html">arch::x86::_MM_PERM_AADD</a></li><li><a href="arch/x86/constant._MM_PERM_ABAA.html">arch::x86::_MM_PERM_ABAA</a></li><li><a href="arch/x86/constant._MM_PERM_ABAB.html">arch::x86::_MM_PERM_ABAB</a></li><li><a href="arch/x86/constant._MM_PERM_ABAC.html">arch::x86::_MM_PERM_ABAC</a></li><li><a href="arch/x86/constant._MM_PERM_ABAD.html">arch::x86::_MM_PERM_ABAD</a></li><li><a href="arch/x86/constant._MM_PERM_ABBA.html">arch::x86::_MM_PERM_ABBA</a></li><li><a href="arch/x86/constant._MM_PERM_ABBB.html">arch::x86::_MM_PERM_ABBB</a></li><li><a href="arch/x86/constant._MM_PERM_ABBC.html">arch::x86::_MM_PERM_ABBC</a></li><li><a href="arch/x86/constant._MM_PERM_ABBD.html">arch::x86::_MM_PERM_ABBD</a></li><li><a href="arch/x86/constant._MM_PERM_ABCA.html">arch::x86::_MM_PERM_ABCA</a></li><li><a href="arch/x86/constant._MM_PERM_ABCB.html">arch::x86::_MM_PERM_ABCB</a></li><li><a href="arch/x86/constant._MM_PERM_ABCC.html">arch::x86::_MM_PERM_ABCC</a></li><li><a href="arch/x86/constant._MM_PERM_ABCD.html">arch::x86::_MM_PERM_ABCD</a></li><li><a href="arch/x86/constant._MM_PERM_ABDA.html">arch::x86::_MM_PERM_ABDA</a></li><li><a href="arch/x86/constant._MM_PERM_ABDB.html">arch::x86::_MM_PERM_ABDB</a></li><li><a href="arch/x86/constant._MM_PERM_ABDC.html">arch::x86::_MM_PERM_ABDC</a></li><li><a href="arch/x86/constant._MM_PERM_ABDD.html">arch::x86::_MM_PERM_ABDD</a></li><li><a href="arch/x86/constant._MM_PERM_ACAA.html">arch::x86::_MM_PERM_ACAA</a></li><li><a href="arch/x86/constant._MM_PERM_ACAB.html">arch::x86::_MM_PERM_ACAB</a></li><li><a href="arch/x86/constant._MM_PERM_ACAC.html">arch::x86::_MM_PERM_ACAC</a></li><li><a href="arch/x86/constant._MM_PERM_ACAD.html">arch::x86::_MM_PERM_ACAD</a></li><li><a href="arch/x86/constant._MM_PERM_ACBA.html">arch::x86::_MM_PERM_ACBA</a></li><li><a href="arch/x86/constant._MM_PERM_ACBB.html">arch::x86::_MM_PERM_ACBB</a></li><li><a href="arch/x86/constant._MM_PERM_ACBC.html">arch::x86::_MM_PERM_ACBC</a></li><li><a href="arch/x86/constant._MM_PERM_ACBD.html">arch::x86::_MM_PERM_ACBD</a></li><li><a href="arch/x86/constant._MM_PERM_ACCA.html">arch::x86::_MM_PERM_ACCA</a></li><li><a href="arch/x86/constant._MM_PERM_ACCB.html">arch::x86::_MM_PERM_ACCB</a></li><li><a href="arch/x86/constant._MM_PERM_ACCC.html">arch::x86::_MM_PERM_ACCC</a></li><li><a href="arch/x86/constant._MM_PERM_ACCD.html">arch::x86::_MM_PERM_ACCD</a></li><li><a href="arch/x86/constant._MM_PERM_ACDA.html">arch::x86::_MM_PERM_ACDA</a></li><li><a href="arch/x86/constant._MM_PERM_ACDB.html">arch::x86::_MM_PERM_ACDB</a></li><li><a href="arch/x86/constant._MM_PERM_ACDC.html">arch::x86::_MM_PERM_ACDC</a></li><li><a href="arch/x86/constant._MM_PERM_ACDD.html">arch::x86::_MM_PERM_ACDD</a></li><li><a href="arch/x86/constant._MM_PERM_ADAA.html">arch::x86::_MM_PERM_ADAA</a></li><li><a href="arch/x86/constant._MM_PERM_ADAB.html">arch::x86::_MM_PERM_ADAB</a></li><li><a href="arch/x86/constant._MM_PERM_ADAC.html">arch::x86::_MM_PERM_ADAC</a></li><li><a href="arch/x86/constant._MM_PERM_ADAD.html">arch::x86::_MM_PERM_ADAD</a></li><li><a href="arch/x86/constant._MM_PERM_ADBA.html">arch::x86::_MM_PERM_ADBA</a></li><li><a href="arch/x86/constant._MM_PERM_ADBB.html">arch::x86::_MM_PERM_ADBB</a></li><li><a href="arch/x86/constant._MM_PERM_ADBC.html">arch::x86::_MM_PERM_ADBC</a></li><li><a href="arch/x86/constant._MM_PERM_ADBD.html">arch::x86::_MM_PERM_ADBD</a></li><li><a href="arch/x86/constant._MM_PERM_ADCA.html">arch::x86::_MM_PERM_ADCA</a></li><li><a href="arch/x86/constant._MM_PERM_ADCB.html">arch::x86::_MM_PERM_ADCB</a></li><li><a href="arch/x86/constant._MM_PERM_ADCC.html">arch::x86::_MM_PERM_ADCC</a></li><li><a href="arch/x86/constant._MM_PERM_ADCD.html">arch::x86::_MM_PERM_ADCD</a></li><li><a href="arch/x86/constant._MM_PERM_ADDA.html">arch::x86::_MM_PERM_ADDA</a></li><li><a href="arch/x86/constant._MM_PERM_ADDB.html">arch::x86::_MM_PERM_ADDB</a></li><li><a href="arch/x86/constant._MM_PERM_ADDC.html">arch::x86::_MM_PERM_ADDC</a></li><li><a href="arch/x86/constant._MM_PERM_ADDD.html">arch::x86::_MM_PERM_ADDD</a></li><li><a href="arch/x86/constant._MM_PERM_BAAA.html">arch::x86::_MM_PERM_BAAA</a></li><li><a href="arch/x86/constant._MM_PERM_BAAB.html">arch::x86::_MM_PERM_BAAB</a></li><li><a href="arch/x86/constant._MM_PERM_BAAC.html">arch::x86::_MM_PERM_BAAC</a></li><li><a href="arch/x86/constant._MM_PERM_BAAD.html">arch::x86::_MM_PERM_BAAD</a></li><li><a href="arch/x86/constant._MM_PERM_BABA.html">arch::x86::_MM_PERM_BABA</a></li><li><a href="arch/x86/constant._MM_PERM_BABB.html">arch::x86::_MM_PERM_BABB</a></li><li><a href="arch/x86/constant._MM_PERM_BABC.html">arch::x86::_MM_PERM_BABC</a></li><li><a href="arch/x86/constant._MM_PERM_BABD.html">arch::x86::_MM_PERM_BABD</a></li><li><a href="arch/x86/constant._MM_PERM_BACA.html">arch::x86::_MM_PERM_BACA</a></li><li><a href="arch/x86/constant._MM_PERM_BACB.html">arch::x86::_MM_PERM_BACB</a></li><li><a href="arch/x86/constant._MM_PERM_BACC.html">arch::x86::_MM_PERM_BACC</a></li><li><a href="arch/x86/constant._MM_PERM_BACD.html">arch::x86::_MM_PERM_BACD</a></li><li><a href="arch/x86/constant._MM_PERM_BADA.html">arch::x86::_MM_PERM_BADA</a></li><li><a href="arch/x86/constant._MM_PERM_BADB.html">arch::x86::_MM_PERM_BADB</a></li><li><a href="arch/x86/constant._MM_PERM_BADC.html">arch::x86::_MM_PERM_BADC</a></li><li><a href="arch/x86/constant._MM_PERM_BADD.html">arch::x86::_MM_PERM_BADD</a></li><li><a href="arch/x86/constant._MM_PERM_BBAA.html">arch::x86::_MM_PERM_BBAA</a></li><li><a href="arch/x86/constant._MM_PERM_BBAB.html">arch::x86::_MM_PERM_BBAB</a></li><li><a href="arch/x86/constant._MM_PERM_BBAC.html">arch::x86::_MM_PERM_BBAC</a></li><li><a href="arch/x86/constant._MM_PERM_BBAD.html">arch::x86::_MM_PERM_BBAD</a></li><li><a href="arch/x86/constant._MM_PERM_BBBA.html">arch::x86::_MM_PERM_BBBA</a></li><li><a href="arch/x86/constant._MM_PERM_BBBB.html">arch::x86::_MM_PERM_BBBB</a></li><li><a href="arch/x86/constant._MM_PERM_BBBC.html">arch::x86::_MM_PERM_BBBC</a></li><li><a href="arch/x86/constant._MM_PERM_BBBD.html">arch::x86::_MM_PERM_BBBD</a></li><li><a href="arch/x86/constant._MM_PERM_BBCA.html">arch::x86::_MM_PERM_BBCA</a></li><li><a href="arch/x86/constant._MM_PERM_BBCB.html">arch::x86::_MM_PERM_BBCB</a></li><li><a href="arch/x86/constant._MM_PERM_BBCC.html">arch::x86::_MM_PERM_BBCC</a></li><li><a href="arch/x86/constant._MM_PERM_BBCD.html">arch::x86::_MM_PERM_BBCD</a></li><li><a href="arch/x86/constant._MM_PERM_BBDA.html">arch::x86::_MM_PERM_BBDA</a></li><li><a href="arch/x86/constant._MM_PERM_BBDB.html">arch::x86::_MM_PERM_BBDB</a></li><li><a href="arch/x86/constant._MM_PERM_BBDC.html">arch::x86::_MM_PERM_BBDC</a></li><li><a href="arch/x86/constant._MM_PERM_BBDD.html">arch::x86::_MM_PERM_BBDD</a></li><li><a href="arch/x86/constant._MM_PERM_BCAA.html">arch::x86::_MM_PERM_BCAA</a></li><li><a href="arch/x86/constant._MM_PERM_BCAB.html">arch::x86::_MM_PERM_BCAB</a></li><li><a href="arch/x86/constant._MM_PERM_BCAC.html">arch::x86::_MM_PERM_BCAC</a></li><li><a href="arch/x86/constant._MM_PERM_BCAD.html">arch::x86::_MM_PERM_BCAD</a></li><li><a href="arch/x86/constant._MM_PERM_BCBA.html">arch::x86::_MM_PERM_BCBA</a></li><li><a href="arch/x86/constant._MM_PERM_BCBB.html">arch::x86::_MM_PERM_BCBB</a></li><li><a href="arch/x86/constant._MM_PERM_BCBC.html">arch::x86::_MM_PERM_BCBC</a></li><li><a href="arch/x86/constant._MM_PERM_BCBD.html">arch::x86::_MM_PERM_BCBD</a></li><li><a href="arch/x86/constant._MM_PERM_BCCA.html">arch::x86::_MM_PERM_BCCA</a></li><li><a href="arch/x86/constant._MM_PERM_BCCB.html">arch::x86::_MM_PERM_BCCB</a></li><li><a href="arch/x86/constant._MM_PERM_BCCC.html">arch::x86::_MM_PERM_BCCC</a></li><li><a href="arch/x86/constant._MM_PERM_BCCD.html">arch::x86::_MM_PERM_BCCD</a></li><li><a href="arch/x86/constant._MM_PERM_BCDA.html">arch::x86::_MM_PERM_BCDA</a></li><li><a href="arch/x86/constant._MM_PERM_BCDB.html">arch::x86::_MM_PERM_BCDB</a></li><li><a href="arch/x86/constant._MM_PERM_BCDC.html">arch::x86::_MM_PERM_BCDC</a></li><li><a href="arch/x86/constant._MM_PERM_BCDD.html">arch::x86::_MM_PERM_BCDD</a></li><li><a href="arch/x86/constant._MM_PERM_BDAA.html">arch::x86::_MM_PERM_BDAA</a></li><li><a href="arch/x86/constant._MM_PERM_BDAB.html">arch::x86::_MM_PERM_BDAB</a></li><li><a href="arch/x86/constant._MM_PERM_BDAC.html">arch::x86::_MM_PERM_BDAC</a></li><li><a href="arch/x86/constant._MM_PERM_BDAD.html">arch::x86::_MM_PERM_BDAD</a></li><li><a href="arch/x86/constant._MM_PERM_BDBA.html">arch::x86::_MM_PERM_BDBA</a></li><li><a href="arch/x86/constant._MM_PERM_BDBB.html">arch::x86::_MM_PERM_BDBB</a></li><li><a href="arch/x86/constant._MM_PERM_BDBC.html">arch::x86::_MM_PERM_BDBC</a></li><li><a href="arch/x86/constant._MM_PERM_BDBD.html">arch::x86::_MM_PERM_BDBD</a></li><li><a href="arch/x86/constant._MM_PERM_BDCA.html">arch::x86::_MM_PERM_BDCA</a></li><li><a href="arch/x86/constant._MM_PERM_BDCB.html">arch::x86::_MM_PERM_BDCB</a></li><li><a href="arch/x86/constant._MM_PERM_BDCC.html">arch::x86::_MM_PERM_BDCC</a></li><li><a href="arch/x86/constant._MM_PERM_BDCD.html">arch::x86::_MM_PERM_BDCD</a></li><li><a href="arch/x86/constant._MM_PERM_BDDA.html">arch::x86::_MM_PERM_BDDA</a></li><li><a href="arch/x86/constant._MM_PERM_BDDB.html">arch::x86::_MM_PERM_BDDB</a></li><li><a href="arch/x86/constant._MM_PERM_BDDC.html">arch::x86::_MM_PERM_BDDC</a></li><li><a href="arch/x86/constant._MM_PERM_BDDD.html">arch::x86::_MM_PERM_BDDD</a></li><li><a href="arch/x86/constant._MM_PERM_CAAA.html">arch::x86::_MM_PERM_CAAA</a></li><li><a href="arch/x86/constant._MM_PERM_CAAB.html">arch::x86::_MM_PERM_CAAB</a></li><li><a href="arch/x86/constant._MM_PERM_CAAC.html">arch::x86::_MM_PERM_CAAC</a></li><li><a href="arch/x86/constant._MM_PERM_CAAD.html">arch::x86::_MM_PERM_CAAD</a></li><li><a href="arch/x86/constant._MM_PERM_CABA.html">arch::x86::_MM_PERM_CABA</a></li><li><a href="arch/x86/constant._MM_PERM_CABB.html">arch::x86::_MM_PERM_CABB</a></li><li><a href="arch/x86/constant._MM_PERM_CABC.html">arch::x86::_MM_PERM_CABC</a></li><li><a href="arch/x86/constant._MM_PERM_CABD.html">arch::x86::_MM_PERM_CABD</a></li><li><a href="arch/x86/constant._MM_PERM_CACA.html">arch::x86::_MM_PERM_CACA</a></li><li><a href="arch/x86/constant._MM_PERM_CACB.html">arch::x86::_MM_PERM_CACB</a></li><li><a href="arch/x86/constant._MM_PERM_CACC.html">arch::x86::_MM_PERM_CACC</a></li><li><a href="arch/x86/constant._MM_PERM_CACD.html">arch::x86::_MM_PERM_CACD</a></li><li><a href="arch/x86/constant._MM_PERM_CADA.html">arch::x86::_MM_PERM_CADA</a></li><li><a href="arch/x86/constant._MM_PERM_CADB.html">arch::x86::_MM_PERM_CADB</a></li><li><a href="arch/x86/constant._MM_PERM_CADC.html">arch::x86::_MM_PERM_CADC</a></li><li><a href="arch/x86/constant._MM_PERM_CADD.html">arch::x86::_MM_PERM_CADD</a></li><li><a href="arch/x86/constant._MM_PERM_CBAA.html">arch::x86::_MM_PERM_CBAA</a></li><li><a href="arch/x86/constant._MM_PERM_CBAB.html">arch::x86::_MM_PERM_CBAB</a></li><li><a href="arch/x86/constant._MM_PERM_CBAC.html">arch::x86::_MM_PERM_CBAC</a></li><li><a href="arch/x86/constant._MM_PERM_CBAD.html">arch::x86::_MM_PERM_CBAD</a></li><li><a href="arch/x86/constant._MM_PERM_CBBA.html">arch::x86::_MM_PERM_CBBA</a></li><li><a href="arch/x86/constant._MM_PERM_CBBB.html">arch::x86::_MM_PERM_CBBB</a></li><li><a href="arch/x86/constant._MM_PERM_CBBC.html">arch::x86::_MM_PERM_CBBC</a></li><li><a href="arch/x86/constant._MM_PERM_CBBD.html">arch::x86::_MM_PERM_CBBD</a></li><li><a href="arch/x86/constant._MM_PERM_CBCA.html">arch::x86::_MM_PERM_CBCA</a></li><li><a href="arch/x86/constant._MM_PERM_CBCB.html">arch::x86::_MM_PERM_CBCB</a></li><li><a href="arch/x86/constant._MM_PERM_CBCC.html">arch::x86::_MM_PERM_CBCC</a></li><li><a href="arch/x86/constant._MM_PERM_CBCD.html">arch::x86::_MM_PERM_CBCD</a></li><li><a href="arch/x86/constant._MM_PERM_CBDA.html">arch::x86::_MM_PERM_CBDA</a></li><li><a href="arch/x86/constant._MM_PERM_CBDB.html">arch::x86::_MM_PERM_CBDB</a></li><li><a href="arch/x86/constant._MM_PERM_CBDC.html">arch::x86::_MM_PERM_CBDC</a></li><li><a href="arch/x86/constant._MM_PERM_CBDD.html">arch::x86::_MM_PERM_CBDD</a></li><li><a href="arch/x86/constant._MM_PERM_CCAA.html">arch::x86::_MM_PERM_CCAA</a></li><li><a href="arch/x86/constant._MM_PERM_CCAB.html">arch::x86::_MM_PERM_CCAB</a></li><li><a href="arch/x86/constant._MM_PERM_CCAC.html">arch::x86::_MM_PERM_CCAC</a></li><li><a href="arch/x86/constant._MM_PERM_CCAD.html">arch::x86::_MM_PERM_CCAD</a></li><li><a href="arch/x86/constant._MM_PERM_CCBA.html">arch::x86::_MM_PERM_CCBA</a></li><li><a href="arch/x86/constant._MM_PERM_CCBB.html">arch::x86::_MM_PERM_CCBB</a></li><li><a href="arch/x86/constant._MM_PERM_CCBC.html">arch::x86::_MM_PERM_CCBC</a></li><li><a href="arch/x86/constant._MM_PERM_CCBD.html">arch::x86::_MM_PERM_CCBD</a></li><li><a href="arch/x86/constant._MM_PERM_CCCA.html">arch::x86::_MM_PERM_CCCA</a></li><li><a href="arch/x86/constant._MM_PERM_CCCB.html">arch::x86::_MM_PERM_CCCB</a></li><li><a href="arch/x86/constant._MM_PERM_CCCC.html">arch::x86::_MM_PERM_CCCC</a></li><li><a href="arch/x86/constant._MM_PERM_CCCD.html">arch::x86::_MM_PERM_CCCD</a></li><li><a href="arch/x86/constant._MM_PERM_CCDA.html">arch::x86::_MM_PERM_CCDA</a></li><li><a href="arch/x86/constant._MM_PERM_CCDB.html">arch::x86::_MM_PERM_CCDB</a></li><li><a href="arch/x86/constant._MM_PERM_CCDC.html">arch::x86::_MM_PERM_CCDC</a></li><li><a href="arch/x86/constant._MM_PERM_CCDD.html">arch::x86::_MM_PERM_CCDD</a></li><li><a href="arch/x86/constant._MM_PERM_CDAA.html">arch::x86::_MM_PERM_CDAA</a></li><li><a href="arch/x86/constant._MM_PERM_CDAB.html">arch::x86::_MM_PERM_CDAB</a></li><li><a href="arch/x86/constant._MM_PERM_CDAC.html">arch::x86::_MM_PERM_CDAC</a></li><li><a href="arch/x86/constant._MM_PERM_CDAD.html">arch::x86::_MM_PERM_CDAD</a></li><li><a href="arch/x86/constant._MM_PERM_CDBA.html">arch::x86::_MM_PERM_CDBA</a></li><li><a href="arch/x86/constant._MM_PERM_CDBB.html">arch::x86::_MM_PERM_CDBB</a></li><li><a href="arch/x86/constant._MM_PERM_CDBC.html">arch::x86::_MM_PERM_CDBC</a></li><li><a href="arch/x86/constant._MM_PERM_CDBD.html">arch::x86::_MM_PERM_CDBD</a></li><li><a href="arch/x86/constant._MM_PERM_CDCA.html">arch::x86::_MM_PERM_CDCA</a></li><li><a href="arch/x86/constant._MM_PERM_CDCB.html">arch::x86::_MM_PERM_CDCB</a></li><li><a href="arch/x86/constant._MM_PERM_CDCC.html">arch::x86::_MM_PERM_CDCC</a></li><li><a href="arch/x86/constant._MM_PERM_CDCD.html">arch::x86::_MM_PERM_CDCD</a></li><li><a href="arch/x86/constant._MM_PERM_CDDA.html">arch::x86::_MM_PERM_CDDA</a></li><li><a href="arch/x86/constant._MM_PERM_CDDB.html">arch::x86::_MM_PERM_CDDB</a></li><li><a href="arch/x86/constant._MM_PERM_CDDC.html">arch::x86::_MM_PERM_CDDC</a></li><li><a href="arch/x86/constant._MM_PERM_CDDD.html">arch::x86::_MM_PERM_CDDD</a></li><li><a href="arch/x86/constant._MM_PERM_DAAA.html">arch::x86::_MM_PERM_DAAA</a></li><li><a href="arch/x86/constant._MM_PERM_DAAB.html">arch::x86::_MM_PERM_DAAB</a></li><li><a href="arch/x86/constant._MM_PERM_DAAC.html">arch::x86::_MM_PERM_DAAC</a></li><li><a href="arch/x86/constant._MM_PERM_DAAD.html">arch::x86::_MM_PERM_DAAD</a></li><li><a href="arch/x86/constant._MM_PERM_DABA.html">arch::x86::_MM_PERM_DABA</a></li><li><a href="arch/x86/constant._MM_PERM_DABB.html">arch::x86::_MM_PERM_DABB</a></li><li><a href="arch/x86/constant._MM_PERM_DABC.html">arch::x86::_MM_PERM_DABC</a></li><li><a href="arch/x86/constant._MM_PERM_DABD.html">arch::x86::_MM_PERM_DABD</a></li><li><a href="arch/x86/constant._MM_PERM_DACA.html">arch::x86::_MM_PERM_DACA</a></li><li><a href="arch/x86/constant._MM_PERM_DACB.html">arch::x86::_MM_PERM_DACB</a></li><li><a href="arch/x86/constant._MM_PERM_DACC.html">arch::x86::_MM_PERM_DACC</a></li><li><a href="arch/x86/constant._MM_PERM_DACD.html">arch::x86::_MM_PERM_DACD</a></li><li><a href="arch/x86/constant._MM_PERM_DADA.html">arch::x86::_MM_PERM_DADA</a></li><li><a href="arch/x86/constant._MM_PERM_DADB.html">arch::x86::_MM_PERM_DADB</a></li><li><a href="arch/x86/constant._MM_PERM_DADC.html">arch::x86::_MM_PERM_DADC</a></li><li><a href="arch/x86/constant._MM_PERM_DADD.html">arch::x86::_MM_PERM_DADD</a></li><li><a href="arch/x86/constant._MM_PERM_DBAA.html">arch::x86::_MM_PERM_DBAA</a></li><li><a href="arch/x86/constant._MM_PERM_DBAB.html">arch::x86::_MM_PERM_DBAB</a></li><li><a href="arch/x86/constant._MM_PERM_DBAC.html">arch::x86::_MM_PERM_DBAC</a></li><li><a href="arch/x86/constant._MM_PERM_DBAD.html">arch::x86::_MM_PERM_DBAD</a></li><li><a href="arch/x86/constant._MM_PERM_DBBA.html">arch::x86::_MM_PERM_DBBA</a></li><li><a href="arch/x86/constant._MM_PERM_DBBB.html">arch::x86::_MM_PERM_DBBB</a></li><li><a href="arch/x86/constant._MM_PERM_DBBC.html">arch::x86::_MM_PERM_DBBC</a></li><li><a href="arch/x86/constant._MM_PERM_DBBD.html">arch::x86::_MM_PERM_DBBD</a></li><li><a href="arch/x86/constant._MM_PERM_DBCA.html">arch::x86::_MM_PERM_DBCA</a></li><li><a href="arch/x86/constant._MM_PERM_DBCB.html">arch::x86::_MM_PERM_DBCB</a></li><li><a href="arch/x86/constant._MM_PERM_DBCC.html">arch::x86::_MM_PERM_DBCC</a></li><li><a href="arch/x86/constant._MM_PERM_DBCD.html">arch::x86::_MM_PERM_DBCD</a></li><li><a href="arch/x86/constant._MM_PERM_DBDA.html">arch::x86::_MM_PERM_DBDA</a></li><li><a href="arch/x86/constant._MM_PERM_DBDB.html">arch::x86::_MM_PERM_DBDB</a></li><li><a href="arch/x86/constant._MM_PERM_DBDC.html">arch::x86::_MM_PERM_DBDC</a></li><li><a href="arch/x86/constant._MM_PERM_DBDD.html">arch::x86::_MM_PERM_DBDD</a></li><li><a href="arch/x86/constant._MM_PERM_DCAA.html">arch::x86::_MM_PERM_DCAA</a></li><li><a href="arch/x86/constant._MM_PERM_DCAB.html">arch::x86::_MM_PERM_DCAB</a></li><li><a href="arch/x86/constant._MM_PERM_DCAC.html">arch::x86::_MM_PERM_DCAC</a></li><li><a href="arch/x86/constant._MM_PERM_DCAD.html">arch::x86::_MM_PERM_DCAD</a></li><li><a href="arch/x86/constant._MM_PERM_DCBA.html">arch::x86::_MM_PERM_DCBA</a></li><li><a href="arch/x86/constant._MM_PERM_DCBB.html">arch::x86::_MM_PERM_DCBB</a></li><li><a href="arch/x86/constant._MM_PERM_DCBC.html">arch::x86::_MM_PERM_DCBC</a></li><li><a href="arch/x86/constant._MM_PERM_DCBD.html">arch::x86::_MM_PERM_DCBD</a></li><li><a href="arch/x86/constant._MM_PERM_DCCA.html">arch::x86::_MM_PERM_DCCA</a></li><li><a href="arch/x86/constant._MM_PERM_DCCB.html">arch::x86::_MM_PERM_DCCB</a></li><li><a href="arch/x86/constant._MM_PERM_DCCC.html">arch::x86::_MM_PERM_DCCC</a></li><li><a href="arch/x86/constant._MM_PERM_DCCD.html">arch::x86::_MM_PERM_DCCD</a></li><li><a href="arch/x86/constant._MM_PERM_DCDA.html">arch::x86::_MM_PERM_DCDA</a></li><li><a href="arch/x86/constant._MM_PERM_DCDB.html">arch::x86::_MM_PERM_DCDB</a></li><li><a href="arch/x86/constant._MM_PERM_DCDC.html">arch::x86::_MM_PERM_DCDC</a></li><li><a href="arch/x86/constant._MM_PERM_DCDD.html">arch::x86::_MM_PERM_DCDD</a></li><li><a href="arch/x86/constant._MM_PERM_DDAA.html">arch::x86::_MM_PERM_DDAA</a></li><li><a href="arch/x86/constant._MM_PERM_DDAB.html">arch::x86::_MM_PERM_DDAB</a></li><li><a href="arch/x86/constant._MM_PERM_DDAC.html">arch::x86::_MM_PERM_DDAC</a></li><li><a href="arch/x86/constant._MM_PERM_DDAD.html">arch::x86::_MM_PERM_DDAD</a></li><li><a href="arch/x86/constant._MM_PERM_DDBA.html">arch::x86::_MM_PERM_DDBA</a></li><li><a href="arch/x86/constant._MM_PERM_DDBB.html">arch::x86::_MM_PERM_DDBB</a></li><li><a href="arch/x86/constant._MM_PERM_DDBC.html">arch::x86::_MM_PERM_DDBC</a></li><li><a href="arch/x86/constant._MM_PERM_DDBD.html">arch::x86::_MM_PERM_DDBD</a></li><li><a href="arch/x86/constant._MM_PERM_DDCA.html">arch::x86::_MM_PERM_DDCA</a></li><li><a href="arch/x86/constant._MM_PERM_DDCB.html">arch::x86::_MM_PERM_DDCB</a></li><li><a href="arch/x86/constant._MM_PERM_DDCC.html">arch::x86::_MM_PERM_DDCC</a></li><li><a href="arch/x86/constant._MM_PERM_DDCD.html">arch::x86::_MM_PERM_DDCD</a></li><li><a href="arch/x86/constant._MM_PERM_DDDA.html">arch::x86::_MM_PERM_DDDA</a></li><li><a href="arch/x86/constant._MM_PERM_DDDB.html">arch::x86::_MM_PERM_DDDB</a></li><li><a href="arch/x86/constant._MM_PERM_DDDC.html">arch::x86::_MM_PERM_DDDC</a></li><li><a href="arch/x86/constant._MM_PERM_DDDD.html">arch::x86::_MM_PERM_DDDD</a></li><li><a href="arch/x86/constant._MM_ROUND_DOWN.html">arch::x86::_MM_ROUND_DOWN</a></li><li><a href="arch/x86/constant._MM_ROUND_MASK.html">arch::x86::_MM_ROUND_MASK</a></li><li><a href="arch/x86/constant._MM_ROUND_NEAREST.html">arch::x86::_MM_ROUND_NEAREST</a></li><li><a href="arch/x86/constant._MM_ROUND_TOWARD_ZERO.html">arch::x86::_MM_ROUND_TOWARD_ZERO</a></li><li><a href="arch/x86/constant._MM_ROUND_UP.html">arch::x86::_MM_ROUND_UP</a></li><li><a href="arch/x86/constant._SIDD_BIT_MASK.html">arch::x86::_SIDD_BIT_MASK</a></li><li><a href="arch/x86/constant._SIDD_CMP_EQUAL_ANY.html">arch::x86::_SIDD_CMP_EQUAL_ANY</a></li><li><a href="arch/x86/constant._SIDD_CMP_EQUAL_EACH.html">arch::x86::_SIDD_CMP_EQUAL_EACH</a></li><li><a href="arch/x86/constant._SIDD_CMP_EQUAL_ORDERED.html">arch::x86::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href="arch/x86/constant._SIDD_CMP_RANGES.html">arch::x86::_SIDD_CMP_RANGES</a></li><li><a href="arch/x86/constant._SIDD_LEAST_SIGNIFICANT.html">arch::x86::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href="arch/x86/constant._SIDD_MASKED_NEGATIVE_POLARITY.html">arch::x86::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_MASKED_POSITIVE_POLARITY.html">arch::x86::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_MOST_SIGNIFICANT.html">arch::x86::_SIDD_MOST_SIGNIFICANT</a></li><li><a href="arch/x86/constant._SIDD_NEGATIVE_POLARITY.html">arch::x86::_SIDD_NEGATIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_POSITIVE_POLARITY.html">arch::x86::_SIDD_POSITIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_SBYTE_OPS.html">arch::x86::_SIDD_SBYTE_OPS</a></li><li><a href="arch/x86/constant._SIDD_SWORD_OPS.html">arch::x86::_SIDD_SWORD_OPS</a></li><li><a href="arch/x86/constant._SIDD_UBYTE_OPS.html">arch::x86::_SIDD_UBYTE_OPS</a></li><li><a href="arch/x86/constant._SIDD_UNIT_MASK.html">arch::x86::_SIDD_UNIT_MASK</a></li><li><a href="arch/x86/constant._SIDD_UWORD_OPS.html">arch::x86::_SIDD_UWORD_OPS</a></li><li><a href="arch/x86/constant._XABORT_CAPACITY.html">arch::x86::_XABORT_CAPACITY</a></li><li><a href="arch/x86/constant._XABORT_CONFLICT.html">arch::x86::_XABORT_CONFLICT</a></li><li><a href="arch/x86/constant._XABORT_DEBUG.html">arch::x86::_XABORT_DEBUG</a></li><li><a href="arch/x86/constant._XABORT_EXPLICIT.html">arch::x86::_XABORT_EXPLICIT</a></li><li><a href="arch/x86/constant._XABORT_NESTED.html">arch::x86::_XABORT_NESTED</a></li><li><a href="arch/x86/constant._XABORT_RETRY.html">arch::x86::_XABORT_RETRY</a></li><li><a href="arch/x86/constant._XBEGIN_STARTED.html">arch::x86::_XBEGIN_STARTED</a></li><li><a href="arch/x86/constant._XCR_XFEATURE_ENABLED_MASK.html">arch::x86::_XCR_XFEATURE_ENABLED_MASK</a></li><li><a href="arch/x86_64/constant._CMP_EQ_OQ.html">arch::x86_64::_CMP_EQ_OQ</a></li><li><a href="arch/x86_64/constant._CMP_EQ_OS.html">arch::x86_64::_CMP_EQ_OS</a></li><li><a href="arch/x86_64/constant._CMP_EQ_UQ.html">arch::x86_64::_CMP_EQ_UQ</a></li><li><a href="arch/x86_64/constant._CMP_EQ_US.html">arch::x86_64::_CMP_EQ_US</a></li><li><a href="arch/x86_64/constant._CMP_FALSE_OQ.html">arch::x86_64::_CMP_FALSE_OQ</a></li><li><a href="arch/x86_64/constant._CMP_FALSE_OS.html">arch::x86_64::_CMP_FALSE_OS</a></li><li><a href="arch/x86_64/constant._CMP_GE_OQ.html">arch::x86_64::_CMP_GE_OQ</a></li><li><a href="arch/x86_64/constant._CMP_GE_OS.html">arch::x86_64::_CMP_GE_OS</a></li><li><a href="arch/x86_64/constant._CMP_GT_OQ.html">arch::x86_64::_CMP_GT_OQ</a></li><li><a href="arch/x86_64/constant._CMP_GT_OS.html">arch::x86_64::_CMP_GT_OS</a></li><li><a href="arch/x86_64/constant._CMP_LE_OQ.html">arch::x86_64::_CMP_LE_OQ</a></li><li><a href="arch/x86_64/constant._CMP_LE_OS.html">arch::x86_64::_CMP_LE_OS</a></li><li><a href="arch/x86_64/constant._CMP_LT_OQ.html">arch::x86_64::_CMP_LT_OQ</a></li><li><a href="arch/x86_64/constant._CMP_LT_OS.html">arch::x86_64::_CMP_LT_OS</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_OQ.html">arch::x86_64::_CMP_NEQ_OQ</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_OS.html">arch::x86_64::_CMP_NEQ_OS</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_UQ.html">arch::x86_64::_CMP_NEQ_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_US.html">arch::x86_64::_CMP_NEQ_US</a></li><li><a href="arch/x86_64/constant._CMP_NGE_UQ.html">arch::x86_64::_CMP_NGE_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NGE_US.html">arch::x86_64::_CMP_NGE_US</a></li><li><a href="arch/x86_64/constant._CMP_NGT_UQ.html">arch::x86_64::_CMP_NGT_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NGT_US.html">arch::x86_64::_CMP_NGT_US</a></li><li><a href="arch/x86_64/constant._CMP_NLE_UQ.html">arch::x86_64::_CMP_NLE_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NLE_US.html">arch::x86_64::_CMP_NLE_US</a></li><li><a href="arch/x86_64/constant._CMP_NLT_UQ.html">arch::x86_64::_CMP_NLT_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NLT_US.html">arch::x86_64::_CMP_NLT_US</a></li><li><a href="arch/x86_64/constant._CMP_ORD_Q.html">arch::x86_64::_CMP_ORD_Q</a></li><li><a href="arch/x86_64/constant._CMP_ORD_S.html">arch::x86_64::_CMP_ORD_S</a></li><li><a href="arch/x86_64/constant._CMP_TRUE_UQ.html">arch::x86_64::_CMP_TRUE_UQ</a></li><li><a href="arch/x86_64/constant._CMP_TRUE_US.html">arch::x86_64::_CMP_TRUE_US</a></li><li><a href="arch/x86_64/constant._CMP_UNORD_Q.html">arch::x86_64::_CMP_UNORD_Q</a></li><li><a href="arch/x86_64/constant._CMP_UNORD_S.html">arch::x86_64::_CMP_UNORD_S</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_EQ.html">arch::x86_64::_MM_CMPINT_EQ</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_FALSE.html">arch::x86_64::_MM_CMPINT_FALSE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_LE.html">arch::x86_64::_MM_CMPINT_LE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_LT.html">arch::x86_64::_MM_CMPINT_LT</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_NE.html">arch::x86_64::_MM_CMPINT_NE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_NLE.html">arch::x86_64::_MM_CMPINT_NLE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_NLT.html">arch::x86_64::_MM_CMPINT_NLT</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_TRUE.html">arch::x86_64::_MM_CMPINT_TRUE</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_DENORM.html">arch::x86_64::_MM_EXCEPT_DENORM</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_DIV_ZERO.html">arch::x86_64::_MM_EXCEPT_DIV_ZERO</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_INEXACT.html">arch::x86_64::_MM_EXCEPT_INEXACT</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_INVALID.html">arch::x86_64::_MM_EXCEPT_INVALID</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_MASK.html">arch::x86_64::_MM_EXCEPT_MASK</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_OVERFLOW.html">arch::x86_64::_MM_EXCEPT_OVERFLOW</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_UNDERFLOW.html">arch::x86_64::_MM_EXCEPT_UNDERFLOW</a></li><li><a href="arch/x86_64/constant._MM_FLUSH_ZERO_MASK.html">arch::x86_64::_MM_FLUSH_ZERO_MASK</a></li><li><a href="arch/x86_64/constant._MM_FLUSH_ZERO_OFF.html">arch::x86_64::_MM_FLUSH_ZERO_OFF</a></li><li><a href="arch/x86_64/constant._MM_FLUSH_ZERO_ON.html">arch::x86_64::_MM_FLUSH_ZERO_ON</a></li><li><a href="arch/x86_64/constant._MM_FROUND_CEIL.html">arch::x86_64::_MM_FROUND_CEIL</a></li><li><a href="arch/x86_64/constant._MM_FROUND_CUR_DIRECTION.html">arch::x86_64::_MM_FROUND_CUR_DIRECTION</a></li><li><a href="arch/x86_64/constant._MM_FROUND_FLOOR.html">arch::x86_64::_MM_FROUND_FLOOR</a></li><li><a href="arch/x86_64/constant._MM_FROUND_NEARBYINT.html">arch::x86_64::_MM_FROUND_NEARBYINT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_NINT.html">arch::x86_64::_MM_FROUND_NINT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_NO_EXC.html">arch::x86_64::_MM_FROUND_NO_EXC</a></li><li><a href="arch/x86_64/constant._MM_FROUND_RAISE_EXC.html">arch::x86_64::_MM_FROUND_RAISE_EXC</a></li><li><a href="arch/x86_64/constant._MM_FROUND_RINT.html">arch::x86_64::_MM_FROUND_RINT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_NEAREST_INT.html">arch::x86_64::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_NEG_INF.html">arch::x86_64::_MM_FROUND_TO_NEG_INF</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_POS_INF.html">arch::x86_64::_MM_FROUND_TO_POS_INF</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_ZERO.html">arch::x86_64::_MM_FROUND_TO_ZERO</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TRUNC.html">arch::x86_64::_MM_FROUND_TRUNC</a></li><li><a href="arch/x86_64/constant._MM_HINT_ET0.html">arch::x86_64::_MM_HINT_ET0</a></li><li><a href="arch/x86_64/constant._MM_HINT_ET1.html">arch::x86_64::_MM_HINT_ET1</a></li><li><a href="arch/x86_64/constant._MM_HINT_NTA.html">arch::x86_64::_MM_HINT_NTA</a></li><li><a href="arch/x86_64/constant._MM_HINT_T0.html">arch::x86_64::_MM_HINT_T0</a></li><li><a href="arch/x86_64/constant._MM_HINT_T1.html">arch::x86_64::_MM_HINT_T1</a></li><li><a href="arch/x86_64/constant._MM_HINT_T2.html">arch::x86_64::_MM_HINT_T2</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_1_2.html">arch::x86_64::_MM_MANT_NORM_1_2</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_P5_1.html">arch::x86_64::_MM_MANT_NORM_P5_1</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_P5_2.html">arch::x86_64::_MM_MANT_NORM_P5_2</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_P75_1P5.html">arch::x86_64::_MM_MANT_NORM_P75_1P5</a></li><li><a href="arch/x86_64/constant._MM_MANT_SIGN_NAN.html">arch::x86_64::_MM_MANT_SIGN_NAN</a></li><li><a href="arch/x86_64/constant._MM_MANT_SIGN_SRC.html">arch::x86_64::_MM_MANT_SIGN_SRC</a></li><li><a href="arch/x86_64/constant._MM_MANT_SIGN_ZERO.html">arch::x86_64::_MM_MANT_SIGN_ZERO</a></li><li><a href="arch/x86_64/constant._MM_MASK_DENORM.html">arch::x86_64::_MM_MASK_DENORM</a></li><li><a href="arch/x86_64/constant._MM_MASK_DIV_ZERO.html">arch::x86_64::_MM_MASK_DIV_ZERO</a></li><li><a href="arch/x86_64/constant._MM_MASK_INEXACT.html">arch::x86_64::_MM_MASK_INEXACT</a></li><li><a href="arch/x86_64/constant._MM_MASK_INVALID.html">arch::x86_64::_MM_MASK_INVALID</a></li><li><a href="arch/x86_64/constant._MM_MASK_MASK.html">arch::x86_64::_MM_MASK_MASK</a></li><li><a href="arch/x86_64/constant._MM_MASK_OVERFLOW.html">arch::x86_64::_MM_MASK_OVERFLOW</a></li><li><a href="arch/x86_64/constant._MM_MASK_UNDERFLOW.html">arch::x86_64::_MM_MASK_UNDERFLOW</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAA.html">arch::x86_64::_MM_PERM_AAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAB.html">arch::x86_64::_MM_PERM_AAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAC.html">arch::x86_64::_MM_PERM_AAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAD.html">arch::x86_64::_MM_PERM_AAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABA.html">arch::x86_64::_MM_PERM_AABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABB.html">arch::x86_64::_MM_PERM_AABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABC.html">arch::x86_64::_MM_PERM_AABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABD.html">arch::x86_64::_MM_PERM_AABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACA.html">arch::x86_64::_MM_PERM_AACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACB.html">arch::x86_64::_MM_PERM_AACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACC.html">arch::x86_64::_MM_PERM_AACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACD.html">arch::x86_64::_MM_PERM_AACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADA.html">arch::x86_64::_MM_PERM_AADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADB.html">arch::x86_64::_MM_PERM_AADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADC.html">arch::x86_64::_MM_PERM_AADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADD.html">arch::x86_64::_MM_PERM_AADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAA.html">arch::x86_64::_MM_PERM_ABAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAB.html">arch::x86_64::_MM_PERM_ABAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAC.html">arch::x86_64::_MM_PERM_ABAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAD.html">arch::x86_64::_MM_PERM_ABAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBA.html">arch::x86_64::_MM_PERM_ABBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBB.html">arch::x86_64::_MM_PERM_ABBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBC.html">arch::x86_64::_MM_PERM_ABBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBD.html">arch::x86_64::_MM_PERM_ABBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCA.html">arch::x86_64::_MM_PERM_ABCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCB.html">arch::x86_64::_MM_PERM_ABCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCC.html">arch::x86_64::_MM_PERM_ABCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCD.html">arch::x86_64::_MM_PERM_ABCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDA.html">arch::x86_64::_MM_PERM_ABDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDB.html">arch::x86_64::_MM_PERM_ABDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDC.html">arch::x86_64::_MM_PERM_ABDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDD.html">arch::x86_64::_MM_PERM_ABDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAA.html">arch::x86_64::_MM_PERM_ACAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAB.html">arch::x86_64::_MM_PERM_ACAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAC.html">arch::x86_64::_MM_PERM_ACAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAD.html">arch::x86_64::_MM_PERM_ACAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBA.html">arch::x86_64::_MM_PERM_ACBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBB.html">arch::x86_64::_MM_PERM_ACBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBC.html">arch::x86_64::_MM_PERM_ACBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBD.html">arch::x86_64::_MM_PERM_ACBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCA.html">arch::x86_64::_MM_PERM_ACCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCB.html">arch::x86_64::_MM_PERM_ACCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCC.html">arch::x86_64::_MM_PERM_ACCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCD.html">arch::x86_64::_MM_PERM_ACCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDA.html">arch::x86_64::_MM_PERM_ACDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDB.html">arch::x86_64::_MM_PERM_ACDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDC.html">arch::x86_64::_MM_PERM_ACDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDD.html">arch::x86_64::_MM_PERM_ACDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAA.html">arch::x86_64::_MM_PERM_ADAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAB.html">arch::x86_64::_MM_PERM_ADAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAC.html">arch::x86_64::_MM_PERM_ADAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAD.html">arch::x86_64::_MM_PERM_ADAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBA.html">arch::x86_64::_MM_PERM_ADBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBB.html">arch::x86_64::_MM_PERM_ADBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBC.html">arch::x86_64::_MM_PERM_ADBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBD.html">arch::x86_64::_MM_PERM_ADBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCA.html">arch::x86_64::_MM_PERM_ADCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCB.html">arch::x86_64::_MM_PERM_ADCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCC.html">arch::x86_64::_MM_PERM_ADCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCD.html">arch::x86_64::_MM_PERM_ADCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDA.html">arch::x86_64::_MM_PERM_ADDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDB.html">arch::x86_64::_MM_PERM_ADDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDC.html">arch::x86_64::_MM_PERM_ADDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDD.html">arch::x86_64::_MM_PERM_ADDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAA.html">arch::x86_64::_MM_PERM_BAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAB.html">arch::x86_64::_MM_PERM_BAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAC.html">arch::x86_64::_MM_PERM_BAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAD.html">arch::x86_64::_MM_PERM_BAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABA.html">arch::x86_64::_MM_PERM_BABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABB.html">arch::x86_64::_MM_PERM_BABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABC.html">arch::x86_64::_MM_PERM_BABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABD.html">arch::x86_64::_MM_PERM_BABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACA.html">arch::x86_64::_MM_PERM_BACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACB.html">arch::x86_64::_MM_PERM_BACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACC.html">arch::x86_64::_MM_PERM_BACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACD.html">arch::x86_64::_MM_PERM_BACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADA.html">arch::x86_64::_MM_PERM_BADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADB.html">arch::x86_64::_MM_PERM_BADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADC.html">arch::x86_64::_MM_PERM_BADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADD.html">arch::x86_64::_MM_PERM_BADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAA.html">arch::x86_64::_MM_PERM_BBAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAB.html">arch::x86_64::_MM_PERM_BBAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAC.html">arch::x86_64::_MM_PERM_BBAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAD.html">arch::x86_64::_MM_PERM_BBAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBA.html">arch::x86_64::_MM_PERM_BBBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBB.html">arch::x86_64::_MM_PERM_BBBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBC.html">arch::x86_64::_MM_PERM_BBBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBD.html">arch::x86_64::_MM_PERM_BBBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCA.html">arch::x86_64::_MM_PERM_BBCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCB.html">arch::x86_64::_MM_PERM_BBCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCC.html">arch::x86_64::_MM_PERM_BBCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCD.html">arch::x86_64::_MM_PERM_BBCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDA.html">arch::x86_64::_MM_PERM_BBDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDB.html">arch::x86_64::_MM_PERM_BBDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDC.html">arch::x86_64::_MM_PERM_BBDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDD.html">arch::x86_64::_MM_PERM_BBDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAA.html">arch::x86_64::_MM_PERM_BCAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAB.html">arch::x86_64::_MM_PERM_BCAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAC.html">arch::x86_64::_MM_PERM_BCAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAD.html">arch::x86_64::_MM_PERM_BCAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBA.html">arch::x86_64::_MM_PERM_BCBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBB.html">arch::x86_64::_MM_PERM_BCBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBC.html">arch::x86_64::_MM_PERM_BCBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBD.html">arch::x86_64::_MM_PERM_BCBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCA.html">arch::x86_64::_MM_PERM_BCCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCB.html">arch::x86_64::_MM_PERM_BCCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCC.html">arch::x86_64::_MM_PERM_BCCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCD.html">arch::x86_64::_MM_PERM_BCCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDA.html">arch::x86_64::_MM_PERM_BCDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDB.html">arch::x86_64::_MM_PERM_BCDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDC.html">arch::x86_64::_MM_PERM_BCDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDD.html">arch::x86_64::_MM_PERM_BCDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAA.html">arch::x86_64::_MM_PERM_BDAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAB.html">arch::x86_64::_MM_PERM_BDAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAC.html">arch::x86_64::_MM_PERM_BDAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAD.html">arch::x86_64::_MM_PERM_BDAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBA.html">arch::x86_64::_MM_PERM_BDBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBB.html">arch::x86_64::_MM_PERM_BDBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBC.html">arch::x86_64::_MM_PERM_BDBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBD.html">arch::x86_64::_MM_PERM_BDBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCA.html">arch::x86_64::_MM_PERM_BDCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCB.html">arch::x86_64::_MM_PERM_BDCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCC.html">arch::x86_64::_MM_PERM_BDCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCD.html">arch::x86_64::_MM_PERM_BDCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDA.html">arch::x86_64::_MM_PERM_BDDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDB.html">arch::x86_64::_MM_PERM_BDDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDC.html">arch::x86_64::_MM_PERM_BDDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDD.html">arch::x86_64::_MM_PERM_BDDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAA.html">arch::x86_64::_MM_PERM_CAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAB.html">arch::x86_64::_MM_PERM_CAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAC.html">arch::x86_64::_MM_PERM_CAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAD.html">arch::x86_64::_MM_PERM_CAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABA.html">arch::x86_64::_MM_PERM_CABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABB.html">arch::x86_64::_MM_PERM_CABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABC.html">arch::x86_64::_MM_PERM_CABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABD.html">arch::x86_64::_MM_PERM_CABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACA.html">arch::x86_64::_MM_PERM_CACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACB.html">arch::x86_64::_MM_PERM_CACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACC.html">arch::x86_64::_MM_PERM_CACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACD.html">arch::x86_64::_MM_PERM_CACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADA.html">arch::x86_64::_MM_PERM_CADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADB.html">arch::x86_64::_MM_PERM_CADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADC.html">arch::x86_64::_MM_PERM_CADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADD.html">arch::x86_64::_MM_PERM_CADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAA.html">arch::x86_64::_MM_PERM_CBAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAB.html">arch::x86_64::_MM_PERM_CBAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAC.html">arch::x86_64::_MM_PERM_CBAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAD.html">arch::x86_64::_MM_PERM_CBAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBA.html">arch::x86_64::_MM_PERM_CBBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBB.html">arch::x86_64::_MM_PERM_CBBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBC.html">arch::x86_64::_MM_PERM_CBBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBD.html">arch::x86_64::_MM_PERM_CBBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCA.html">arch::x86_64::_MM_PERM_CBCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCB.html">arch::x86_64::_MM_PERM_CBCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCC.html">arch::x86_64::_MM_PERM_CBCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCD.html">arch::x86_64::_MM_PERM_CBCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDA.html">arch::x86_64::_MM_PERM_CBDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDB.html">arch::x86_64::_MM_PERM_CBDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDC.html">arch::x86_64::_MM_PERM_CBDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDD.html">arch::x86_64::_MM_PERM_CBDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAA.html">arch::x86_64::_MM_PERM_CCAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAB.html">arch::x86_64::_MM_PERM_CCAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAC.html">arch::x86_64::_MM_PERM_CCAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAD.html">arch::x86_64::_MM_PERM_CCAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBA.html">arch::x86_64::_MM_PERM_CCBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBB.html">arch::x86_64::_MM_PERM_CCBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBC.html">arch::x86_64::_MM_PERM_CCBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBD.html">arch::x86_64::_MM_PERM_CCBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCA.html">arch::x86_64::_MM_PERM_CCCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCB.html">arch::x86_64::_MM_PERM_CCCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCC.html">arch::x86_64::_MM_PERM_CCCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCD.html">arch::x86_64::_MM_PERM_CCCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDA.html">arch::x86_64::_MM_PERM_CCDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDB.html">arch::x86_64::_MM_PERM_CCDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDC.html">arch::x86_64::_MM_PERM_CCDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDD.html">arch::x86_64::_MM_PERM_CCDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAA.html">arch::x86_64::_MM_PERM_CDAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAB.html">arch::x86_64::_MM_PERM_CDAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAC.html">arch::x86_64::_MM_PERM_CDAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAD.html">arch::x86_64::_MM_PERM_CDAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBA.html">arch::x86_64::_MM_PERM_CDBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBB.html">arch::x86_64::_MM_PERM_CDBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBC.html">arch::x86_64::_MM_PERM_CDBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBD.html">arch::x86_64::_MM_PERM_CDBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCA.html">arch::x86_64::_MM_PERM_CDCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCB.html">arch::x86_64::_MM_PERM_CDCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCC.html">arch::x86_64::_MM_PERM_CDCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCD.html">arch::x86_64::_MM_PERM_CDCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDA.html">arch::x86_64::_MM_PERM_CDDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDB.html">arch::x86_64::_MM_PERM_CDDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDC.html">arch::x86_64::_MM_PERM_CDDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDD.html">arch::x86_64::_MM_PERM_CDDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAA.html">arch::x86_64::_MM_PERM_DAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAB.html">arch::x86_64::_MM_PERM_DAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAC.html">arch::x86_64::_MM_PERM_DAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAD.html">arch::x86_64::_MM_PERM_DAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABA.html">arch::x86_64::_MM_PERM_DABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABB.html">arch::x86_64::_MM_PERM_DABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABC.html">arch::x86_64::_MM_PERM_DABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABD.html">arch::x86_64::_MM_PERM_DABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACA.html">arch::x86_64::_MM_PERM_DACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACB.html">arch::x86_64::_MM_PERM_DACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACC.html">arch::x86_64::_MM_PERM_DACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACD.html">arch::x86_64::_MM_PERM_DACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADA.html">arch::x86_64::_MM_PERM_DADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADB.html">arch::x86_64::_MM_PERM_DADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADC.html">arch::x86_64::_MM_PERM_DADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADD.html">arch::x86_64::_MM_PERM_DADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAA.html">arch::x86_64::_MM_PERM_DBAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAB.html">arch::x86_64::_MM_PERM_DBAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAC.html">arch::x86_64::_MM_PERM_DBAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAD.html">arch::x86_64::_MM_PERM_DBAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBA.html">arch::x86_64::_MM_PERM_DBBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBB.html">arch::x86_64::_MM_PERM_DBBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBC.html">arch::x86_64::_MM_PERM_DBBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBD.html">arch::x86_64::_MM_PERM_DBBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCA.html">arch::x86_64::_MM_PERM_DBCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCB.html">arch::x86_64::_MM_PERM_DBCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCC.html">arch::x86_64::_MM_PERM_DBCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCD.html">arch::x86_64::_MM_PERM_DBCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDA.html">arch::x86_64::_MM_PERM_DBDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDB.html">arch::x86_64::_MM_PERM_DBDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDC.html">arch::x86_64::_MM_PERM_DBDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDD.html">arch::x86_64::_MM_PERM_DBDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAA.html">arch::x86_64::_MM_PERM_DCAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAB.html">arch::x86_64::_MM_PERM_DCAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAC.html">arch::x86_64::_MM_PERM_DCAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAD.html">arch::x86_64::_MM_PERM_DCAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBA.html">arch::x86_64::_MM_PERM_DCBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBB.html">arch::x86_64::_MM_PERM_DCBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBC.html">arch::x86_64::_MM_PERM_DCBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBD.html">arch::x86_64::_MM_PERM_DCBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCA.html">arch::x86_64::_MM_PERM_DCCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCB.html">arch::x86_64::_MM_PERM_DCCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCC.html">arch::x86_64::_MM_PERM_DCCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCD.html">arch::x86_64::_MM_PERM_DCCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDA.html">arch::x86_64::_MM_PERM_DCDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDB.html">arch::x86_64::_MM_PERM_DCDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDC.html">arch::x86_64::_MM_PERM_DCDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDD.html">arch::x86_64::_MM_PERM_DCDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAA.html">arch::x86_64::_MM_PERM_DDAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAB.html">arch::x86_64::_MM_PERM_DDAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAC.html">arch::x86_64::_MM_PERM_DDAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAD.html">arch::x86_64::_MM_PERM_DDAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBA.html">arch::x86_64::_MM_PERM_DDBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBB.html">arch::x86_64::_MM_PERM_DDBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBC.html">arch::x86_64::_MM_PERM_DDBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBD.html">arch::x86_64::_MM_PERM_DDBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCA.html">arch::x86_64::_MM_PERM_DDCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCB.html">arch::x86_64::_MM_PERM_DDCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCC.html">arch::x86_64::_MM_PERM_DDCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCD.html">arch::x86_64::_MM_PERM_DDCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDA.html">arch::x86_64::_MM_PERM_DDDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDB.html">arch::x86_64::_MM_PERM_DDDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDC.html">arch::x86_64::_MM_PERM_DDDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDD.html">arch::x86_64::_MM_PERM_DDDD</a></li><li><a href="arch/x86_64/constant._MM_ROUND_DOWN.html">arch::x86_64::_MM_ROUND_DOWN</a></li><li><a href="arch/x86_64/constant._MM_ROUND_MASK.html">arch::x86_64::_MM_ROUND_MASK</a></li><li><a href="arch/x86_64/constant._MM_ROUND_NEAREST.html">arch::x86_64::_MM_ROUND_NEAREST</a></li><li><a href="arch/x86_64/constant._MM_ROUND_TOWARD_ZERO.html">arch::x86_64::_MM_ROUND_TOWARD_ZERO</a></li><li><a href="arch/x86_64/constant._MM_ROUND_UP.html">arch::x86_64::_MM_ROUND_UP</a></li><li><a href="arch/x86_64/constant._SIDD_BIT_MASK.html">arch::x86_64::_SIDD_BIT_MASK</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_EQUAL_ANY.html">arch::x86_64::_SIDD_CMP_EQUAL_ANY</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_EQUAL_EACH.html">arch::x86_64::_SIDD_CMP_EQUAL_EACH</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_EQUAL_ORDERED.html">arch::x86_64::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_RANGES.html">arch::x86_64::_SIDD_CMP_RANGES</a></li><li><a href="arch/x86_64/constant._SIDD_LEAST_SIGNIFICANT.html">arch::x86_64::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href="arch/x86_64/constant._SIDD_MASKED_NEGATIVE_POLARITY.html">arch::x86_64::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_MASKED_POSITIVE_POLARITY.html">arch::x86_64::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_MOST_SIGNIFICANT.html">arch::x86_64::_SIDD_MOST_SIGNIFICANT</a></li><li><a href="arch/x86_64/constant._SIDD_NEGATIVE_POLARITY.html">arch::x86_64::_SIDD_NEGATIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_POSITIVE_POLARITY.html">arch::x86_64::_SIDD_POSITIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_SBYTE_OPS.html">arch::x86_64::_SIDD_SBYTE_OPS</a></li><li><a href="arch/x86_64/constant._SIDD_SWORD_OPS.html">arch::x86_64::_SIDD_SWORD_OPS</a></li><li><a href="arch/x86_64/constant._SIDD_UBYTE_OPS.html">arch::x86_64::_SIDD_UBYTE_OPS</a></li><li><a href="arch/x86_64/constant._SIDD_UNIT_MASK.html">arch::x86_64::_SIDD_UNIT_MASK</a></li><li><a href="arch/x86_64/constant._SIDD_UWORD_OPS.html">arch::x86_64::_SIDD_UWORD_OPS</a></li><li><a href="arch/x86_64/constant._XABORT_CAPACITY.html">arch::x86_64::_XABORT_CAPACITY</a></li><li><a href="arch/x86_64/constant._XABORT_CONFLICT.html">arch::x86_64::_XABORT_CONFLICT</a></li><li><a href="arch/x86_64/constant._XABORT_DEBUG.html">arch::x86_64::_XABORT_DEBUG</a></li><li><a href="arch/x86_64/constant._XABORT_EXPLICIT.html">arch::x86_64::_XABORT_EXPLICIT</a></li><li><a href="arch/x86_64/constant._XABORT_NESTED.html">arch::x86_64::_XABORT_NESTED</a></li><li><a href="arch/x86_64/constant._XABORT_RETRY.html">arch::x86_64::_XABORT_RETRY</a></li><li><a href="arch/x86_64/constant._XBEGIN_STARTED.html">arch::x86_64::_XBEGIN_STARTED</a></li><li><a href="arch/x86_64/constant._XCR_XFEATURE_ENABLED_MASK.html">arch::x86_64::_XCR_XFEATURE_ENABLED_MASK</a></li><li><a href="cell/constant.UNUSED.html">cell::UNUSED</a></li><li><a href="char/constant.MAX.html">char::MAX</a></li><li><a href="char/constant.MAX_ONE_B.html">char::MAX_ONE_B</a></li><li><a href="char/constant.MAX_THREE_B.html">char::MAX_THREE_B</a></li><li><a href="char/constant.MAX_TWO_B.html">char::MAX_TWO_B</a></li><li><a href="char/constant.REPLACEMENT_CHARACTER.html">char::REPLACEMENT_CHARACTER</a></li><li><a href="char/constant.TAG_CONT.html">char::TAG_CONT</a></li><li><a href="char/constant.TAG_FOUR_B.html">char::TAG_FOUR_B</a></li><li><a href="char/constant.TAG_THREE_B.html">char::TAG_THREE_B</a></li><li><a href="char/constant.TAG_TWO_B.html">char::TAG_TWO_B</a></li><li><a href="char/constant.UNICODE_VERSION.html">char::UNICODE_VERSION</a></li><li><a href="core_arch/aarch64/prefetch/constant._PREFETCH_LOCALITY0.html">core_arch::aarch64::prefetch::_PREFETCH_LOCALITY0</a></li><li><a href="core_arch/aarch64/prefetch/constant._PREFETCH_LOCALITY1.html">core_arch::aarch64::prefetch::_PREFETCH_LOCALITY1</a></li><li><a href="core_arch/aarch64/prefetch/constant._PREFETCH_LOCALITY2.html">core_arch::aarch64::prefetch::_PREFETCH_LOCALITY2</a></li><li><a href="core_arch/aarch64/prefetch/constant._PREFETCH_LOCALITY3.html">core_arch::aarch64::prefetch::_PREFETCH_LOCALITY3</a></li><li><a href="core_arch/aarch64/prefetch/constant._PREFETCH_READ.html">core_arch::aarch64::prefetch::_PREFETCH_READ</a></li><li><a href="core_arch/aarch64/prefetch/constant._PREFETCH_WRITE.html">core_arch::aarch64::prefetch::_PREFETCH_WRITE</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_CNCL.html">core_arch::aarch64::tme::_TMFAILURE_CNCL</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_DBG.html">core_arch::aarch64::tme::_TMFAILURE_DBG</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_ERR.html">core_arch::aarch64::tme::_TMFAILURE_ERR</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_IMP.html">core_arch::aarch64::tme::_TMFAILURE_IMP</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_INT.html">core_arch::aarch64::tme::_TMFAILURE_INT</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_MEM.html">core_arch::aarch64::tme::_TMFAILURE_MEM</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_NEST.html">core_arch::aarch64::tme::_TMFAILURE_NEST</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_REASON.html">core_arch::aarch64::tme::_TMFAILURE_REASON</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_RTRY.html">core_arch::aarch64::tme::_TMFAILURE_RTRY</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_SIZE.html">core_arch::aarch64::tme::_TMFAILURE_SIZE</a></li><li><a href="core_arch/aarch64/tme/constant._TMFAILURE_TRIVIAL.html">core_arch::aarch64::tme::_TMFAILURE_TRIVIAL</a></li><li><a href="core_arch/aarch64/tme/constant._TMSTART_SUCCESS.html">core_arch::aarch64::tme::_TMSTART_SUCCESS</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.ISH.html">core_arch::arm_shared::barrier::arg::ISH</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.ISHLD.html">core_arch::arm_shared::barrier::arg::ISHLD</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.ISHST.html">core_arch::arm_shared::barrier::arg::ISHST</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.LD.html">core_arch::arm_shared::barrier::arg::LD</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.NSH.html">core_arch::arm_shared::barrier::arg::NSH</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.NSHLD.html">core_arch::arm_shared::barrier::arg::NSHLD</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.NSHST.html">core_arch::arm_shared::barrier::arg::NSHST</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.OSH.html">core_arch::arm_shared::barrier::arg::OSH</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.OSHLD.html">core_arch::arm_shared::barrier::arg::OSHLD</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.OSHST.html">core_arch::arm_shared::barrier::arg::OSHST</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.ST.html">core_arch::arm_shared::barrier::arg::ST</a></li><li><a href="core_arch/arm_shared/barrier/arg/constant.SY.html">core_arch::arm_shared::barrier::arg::SY</a></li><li><a href="core_arch/arm_shared/hints/constant.HINT_NOP.html">core_arch::arm_shared::hints::HINT_NOP</a></li><li><a href="core_arch/arm_shared/hints/constant.HINT_SEV.html">core_arch::arm_shared::hints::HINT_SEV</a></li><li><a href="core_arch/arm_shared/hints/constant.HINT_SEVL.html">core_arch::arm_shared::hints::HINT_SEVL</a></li><li><a href="core_arch/arm_shared/hints/constant.HINT_WFE.html">core_arch::arm_shared::hints::HINT_WFE</a></li><li><a href="core_arch/arm_shared/hints/constant.HINT_WFI.html">core_arch::arm_shared::hints::HINT_WFI</a></li><li><a href="core_arch/arm_shared/hints/constant.HINT_YIELD.html">core_arch::arm_shared::hints::HINT_YIELD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_EQ.html">core_arch::x86::avx512f::_MM_CMPINT_EQ</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_FALSE.html">core_arch::x86::avx512f::_MM_CMPINT_FALSE</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_LE.html">core_arch::x86::avx512f::_MM_CMPINT_LE</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_LT.html">core_arch::x86::avx512f::_MM_CMPINT_LT</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_NE.html">core_arch::x86::avx512f::_MM_CMPINT_NE</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_NLE.html">core_arch::x86::avx512f::_MM_CMPINT_NLE</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_NLT.html">core_arch::x86::avx512f::_MM_CMPINT_NLT</a></li><li><a href="core_arch/x86/avx512f/constant._MM_CMPINT_TRUE.html">core_arch::x86::avx512f::_MM_CMPINT_TRUE</a></li><li><a href="core_arch/x86/avx512f/constant._MM_MANT_NORM_1_2.html">core_arch::x86::avx512f::_MM_MANT_NORM_1_2</a></li><li><a href="core_arch/x86/avx512f/constant._MM_MANT_NORM_P5_1.html">core_arch::x86::avx512f::_MM_MANT_NORM_P5_1</a></li><li><a href="core_arch/x86/avx512f/constant._MM_MANT_NORM_P5_2.html">core_arch::x86::avx512f::_MM_MANT_NORM_P5_2</a></li><li><a href="core_arch/x86/avx512f/constant._MM_MANT_NORM_P75_1P5.html">core_arch::x86::avx512f::_MM_MANT_NORM_P75_1P5</a></li><li><a href="core_arch/x86/avx512f/constant._MM_MANT_SIGN_NAN.html">core_arch::x86::avx512f::_MM_MANT_SIGN_NAN</a></li><li><a href="core_arch/x86/avx512f/constant._MM_MANT_SIGN_SRC.html">core_arch::x86::avx512f::_MM_MANT_SIGN_SRC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_MANT_SIGN_ZERO.html">core_arch::x86::avx512f::_MM_MANT_SIGN_ZERO</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AAAA.html">core_arch::x86::avx512f::_MM_PERM_AAAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AAAB.html">core_arch::x86::avx512f::_MM_PERM_AAAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AAAC.html">core_arch::x86::avx512f::_MM_PERM_AAAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AAAD.html">core_arch::x86::avx512f::_MM_PERM_AAAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AABA.html">core_arch::x86::avx512f::_MM_PERM_AABA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AABB.html">core_arch::x86::avx512f::_MM_PERM_AABB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AABC.html">core_arch::x86::avx512f::_MM_PERM_AABC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AABD.html">core_arch::x86::avx512f::_MM_PERM_AABD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AACA.html">core_arch::x86::avx512f::_MM_PERM_AACA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AACB.html">core_arch::x86::avx512f::_MM_PERM_AACB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AACC.html">core_arch::x86::avx512f::_MM_PERM_AACC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AACD.html">core_arch::x86::avx512f::_MM_PERM_AACD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AADA.html">core_arch::x86::avx512f::_MM_PERM_AADA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AADB.html">core_arch::x86::avx512f::_MM_PERM_AADB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AADC.html">core_arch::x86::avx512f::_MM_PERM_AADC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_AADD.html">core_arch::x86::avx512f::_MM_PERM_AADD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABAA.html">core_arch::x86::avx512f::_MM_PERM_ABAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABAB.html">core_arch::x86::avx512f::_MM_PERM_ABAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABAC.html">core_arch::x86::avx512f::_MM_PERM_ABAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABAD.html">core_arch::x86::avx512f::_MM_PERM_ABAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABBA.html">core_arch::x86::avx512f::_MM_PERM_ABBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABBB.html">core_arch::x86::avx512f::_MM_PERM_ABBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABBC.html">core_arch::x86::avx512f::_MM_PERM_ABBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABBD.html">core_arch::x86::avx512f::_MM_PERM_ABBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABCA.html">core_arch::x86::avx512f::_MM_PERM_ABCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABCB.html">core_arch::x86::avx512f::_MM_PERM_ABCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABCC.html">core_arch::x86::avx512f::_MM_PERM_ABCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABCD.html">core_arch::x86::avx512f::_MM_PERM_ABCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABDA.html">core_arch::x86::avx512f::_MM_PERM_ABDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABDB.html">core_arch::x86::avx512f::_MM_PERM_ABDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABDC.html">core_arch::x86::avx512f::_MM_PERM_ABDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ABDD.html">core_arch::x86::avx512f::_MM_PERM_ABDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACAA.html">core_arch::x86::avx512f::_MM_PERM_ACAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACAB.html">core_arch::x86::avx512f::_MM_PERM_ACAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACAC.html">core_arch::x86::avx512f::_MM_PERM_ACAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACAD.html">core_arch::x86::avx512f::_MM_PERM_ACAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACBA.html">core_arch::x86::avx512f::_MM_PERM_ACBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACBB.html">core_arch::x86::avx512f::_MM_PERM_ACBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACBC.html">core_arch::x86::avx512f::_MM_PERM_ACBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACBD.html">core_arch::x86::avx512f::_MM_PERM_ACBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACCA.html">core_arch::x86::avx512f::_MM_PERM_ACCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACCB.html">core_arch::x86::avx512f::_MM_PERM_ACCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACCC.html">core_arch::x86::avx512f::_MM_PERM_ACCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACCD.html">core_arch::x86::avx512f::_MM_PERM_ACCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACDA.html">core_arch::x86::avx512f::_MM_PERM_ACDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACDB.html">core_arch::x86::avx512f::_MM_PERM_ACDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACDC.html">core_arch::x86::avx512f::_MM_PERM_ACDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ACDD.html">core_arch::x86::avx512f::_MM_PERM_ACDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADAA.html">core_arch::x86::avx512f::_MM_PERM_ADAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADAB.html">core_arch::x86::avx512f::_MM_PERM_ADAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADAC.html">core_arch::x86::avx512f::_MM_PERM_ADAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADAD.html">core_arch::x86::avx512f::_MM_PERM_ADAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADBA.html">core_arch::x86::avx512f::_MM_PERM_ADBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADBB.html">core_arch::x86::avx512f::_MM_PERM_ADBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADBC.html">core_arch::x86::avx512f::_MM_PERM_ADBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADBD.html">core_arch::x86::avx512f::_MM_PERM_ADBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADCA.html">core_arch::x86::avx512f::_MM_PERM_ADCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADCB.html">core_arch::x86::avx512f::_MM_PERM_ADCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADCC.html">core_arch::x86::avx512f::_MM_PERM_ADCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADCD.html">core_arch::x86::avx512f::_MM_PERM_ADCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADDA.html">core_arch::x86::avx512f::_MM_PERM_ADDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADDB.html">core_arch::x86::avx512f::_MM_PERM_ADDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADDC.html">core_arch::x86::avx512f::_MM_PERM_ADDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_ADDD.html">core_arch::x86::avx512f::_MM_PERM_ADDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BAAA.html">core_arch::x86::avx512f::_MM_PERM_BAAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BAAB.html">core_arch::x86::avx512f::_MM_PERM_BAAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BAAC.html">core_arch::x86::avx512f::_MM_PERM_BAAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BAAD.html">core_arch::x86::avx512f::_MM_PERM_BAAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BABA.html">core_arch::x86::avx512f::_MM_PERM_BABA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BABB.html">core_arch::x86::avx512f::_MM_PERM_BABB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BABC.html">core_arch::x86::avx512f::_MM_PERM_BABC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BABD.html">core_arch::x86::avx512f::_MM_PERM_BABD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BACA.html">core_arch::x86::avx512f::_MM_PERM_BACA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BACB.html">core_arch::x86::avx512f::_MM_PERM_BACB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BACC.html">core_arch::x86::avx512f::_MM_PERM_BACC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BACD.html">core_arch::x86::avx512f::_MM_PERM_BACD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BADA.html">core_arch::x86::avx512f::_MM_PERM_BADA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BADB.html">core_arch::x86::avx512f::_MM_PERM_BADB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BADC.html">core_arch::x86::avx512f::_MM_PERM_BADC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BADD.html">core_arch::x86::avx512f::_MM_PERM_BADD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBAA.html">core_arch::x86::avx512f::_MM_PERM_BBAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBAB.html">core_arch::x86::avx512f::_MM_PERM_BBAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBAC.html">core_arch::x86::avx512f::_MM_PERM_BBAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBAD.html">core_arch::x86::avx512f::_MM_PERM_BBAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBBA.html">core_arch::x86::avx512f::_MM_PERM_BBBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBBB.html">core_arch::x86::avx512f::_MM_PERM_BBBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBBC.html">core_arch::x86::avx512f::_MM_PERM_BBBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBBD.html">core_arch::x86::avx512f::_MM_PERM_BBBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBCA.html">core_arch::x86::avx512f::_MM_PERM_BBCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBCB.html">core_arch::x86::avx512f::_MM_PERM_BBCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBCC.html">core_arch::x86::avx512f::_MM_PERM_BBCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBCD.html">core_arch::x86::avx512f::_MM_PERM_BBCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBDA.html">core_arch::x86::avx512f::_MM_PERM_BBDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBDB.html">core_arch::x86::avx512f::_MM_PERM_BBDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBDC.html">core_arch::x86::avx512f::_MM_PERM_BBDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BBDD.html">core_arch::x86::avx512f::_MM_PERM_BBDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCAA.html">core_arch::x86::avx512f::_MM_PERM_BCAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCAB.html">core_arch::x86::avx512f::_MM_PERM_BCAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCAC.html">core_arch::x86::avx512f::_MM_PERM_BCAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCAD.html">core_arch::x86::avx512f::_MM_PERM_BCAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCBA.html">core_arch::x86::avx512f::_MM_PERM_BCBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCBB.html">core_arch::x86::avx512f::_MM_PERM_BCBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCBC.html">core_arch::x86::avx512f::_MM_PERM_BCBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCBD.html">core_arch::x86::avx512f::_MM_PERM_BCBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCCA.html">core_arch::x86::avx512f::_MM_PERM_BCCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCCB.html">core_arch::x86::avx512f::_MM_PERM_BCCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCCC.html">core_arch::x86::avx512f::_MM_PERM_BCCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCCD.html">core_arch::x86::avx512f::_MM_PERM_BCCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCDA.html">core_arch::x86::avx512f::_MM_PERM_BCDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCDB.html">core_arch::x86::avx512f::_MM_PERM_BCDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCDC.html">core_arch::x86::avx512f::_MM_PERM_BCDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BCDD.html">core_arch::x86::avx512f::_MM_PERM_BCDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDAA.html">core_arch::x86::avx512f::_MM_PERM_BDAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDAB.html">core_arch::x86::avx512f::_MM_PERM_BDAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDAC.html">core_arch::x86::avx512f::_MM_PERM_BDAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDAD.html">core_arch::x86::avx512f::_MM_PERM_BDAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDBA.html">core_arch::x86::avx512f::_MM_PERM_BDBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDBB.html">core_arch::x86::avx512f::_MM_PERM_BDBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDBC.html">core_arch::x86::avx512f::_MM_PERM_BDBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDBD.html">core_arch::x86::avx512f::_MM_PERM_BDBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDCA.html">core_arch::x86::avx512f::_MM_PERM_BDCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDCB.html">core_arch::x86::avx512f::_MM_PERM_BDCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDCC.html">core_arch::x86::avx512f::_MM_PERM_BDCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDCD.html">core_arch::x86::avx512f::_MM_PERM_BDCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDDA.html">core_arch::x86::avx512f::_MM_PERM_BDDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDDB.html">core_arch::x86::avx512f::_MM_PERM_BDDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDDC.html">core_arch::x86::avx512f::_MM_PERM_BDDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_BDDD.html">core_arch::x86::avx512f::_MM_PERM_BDDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CAAA.html">core_arch::x86::avx512f::_MM_PERM_CAAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CAAB.html">core_arch::x86::avx512f::_MM_PERM_CAAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CAAC.html">core_arch::x86::avx512f::_MM_PERM_CAAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CAAD.html">core_arch::x86::avx512f::_MM_PERM_CAAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CABA.html">core_arch::x86::avx512f::_MM_PERM_CABA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CABB.html">core_arch::x86::avx512f::_MM_PERM_CABB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CABC.html">core_arch::x86::avx512f::_MM_PERM_CABC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CABD.html">core_arch::x86::avx512f::_MM_PERM_CABD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CACA.html">core_arch::x86::avx512f::_MM_PERM_CACA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CACB.html">core_arch::x86::avx512f::_MM_PERM_CACB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CACC.html">core_arch::x86::avx512f::_MM_PERM_CACC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CACD.html">core_arch::x86::avx512f::_MM_PERM_CACD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CADA.html">core_arch::x86::avx512f::_MM_PERM_CADA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CADB.html">core_arch::x86::avx512f::_MM_PERM_CADB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CADC.html">core_arch::x86::avx512f::_MM_PERM_CADC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CADD.html">core_arch::x86::avx512f::_MM_PERM_CADD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBAA.html">core_arch::x86::avx512f::_MM_PERM_CBAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBAB.html">core_arch::x86::avx512f::_MM_PERM_CBAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBAC.html">core_arch::x86::avx512f::_MM_PERM_CBAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBAD.html">core_arch::x86::avx512f::_MM_PERM_CBAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBBA.html">core_arch::x86::avx512f::_MM_PERM_CBBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBBB.html">core_arch::x86::avx512f::_MM_PERM_CBBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBBC.html">core_arch::x86::avx512f::_MM_PERM_CBBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBBD.html">core_arch::x86::avx512f::_MM_PERM_CBBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBCA.html">core_arch::x86::avx512f::_MM_PERM_CBCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBCB.html">core_arch::x86::avx512f::_MM_PERM_CBCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBCC.html">core_arch::x86::avx512f::_MM_PERM_CBCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBCD.html">core_arch::x86::avx512f::_MM_PERM_CBCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBDA.html">core_arch::x86::avx512f::_MM_PERM_CBDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBDB.html">core_arch::x86::avx512f::_MM_PERM_CBDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBDC.html">core_arch::x86::avx512f::_MM_PERM_CBDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CBDD.html">core_arch::x86::avx512f::_MM_PERM_CBDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCAA.html">core_arch::x86::avx512f::_MM_PERM_CCAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCAB.html">core_arch::x86::avx512f::_MM_PERM_CCAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCAC.html">core_arch::x86::avx512f::_MM_PERM_CCAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCAD.html">core_arch::x86::avx512f::_MM_PERM_CCAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCBA.html">core_arch::x86::avx512f::_MM_PERM_CCBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCBB.html">core_arch::x86::avx512f::_MM_PERM_CCBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCBC.html">core_arch::x86::avx512f::_MM_PERM_CCBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCBD.html">core_arch::x86::avx512f::_MM_PERM_CCBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCCA.html">core_arch::x86::avx512f::_MM_PERM_CCCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCCB.html">core_arch::x86::avx512f::_MM_PERM_CCCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCCC.html">core_arch::x86::avx512f::_MM_PERM_CCCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCCD.html">core_arch::x86::avx512f::_MM_PERM_CCCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCDA.html">core_arch::x86::avx512f::_MM_PERM_CCDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCDB.html">core_arch::x86::avx512f::_MM_PERM_CCDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCDC.html">core_arch::x86::avx512f::_MM_PERM_CCDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CCDD.html">core_arch::x86::avx512f::_MM_PERM_CCDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDAA.html">core_arch::x86::avx512f::_MM_PERM_CDAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDAB.html">core_arch::x86::avx512f::_MM_PERM_CDAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDAC.html">core_arch::x86::avx512f::_MM_PERM_CDAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDAD.html">core_arch::x86::avx512f::_MM_PERM_CDAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDBA.html">core_arch::x86::avx512f::_MM_PERM_CDBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDBB.html">core_arch::x86::avx512f::_MM_PERM_CDBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDBC.html">core_arch::x86::avx512f::_MM_PERM_CDBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDBD.html">core_arch::x86::avx512f::_MM_PERM_CDBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDCA.html">core_arch::x86::avx512f::_MM_PERM_CDCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDCB.html">core_arch::x86::avx512f::_MM_PERM_CDCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDCC.html">core_arch::x86::avx512f::_MM_PERM_CDCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDCD.html">core_arch::x86::avx512f::_MM_PERM_CDCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDDA.html">core_arch::x86::avx512f::_MM_PERM_CDDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDDB.html">core_arch::x86::avx512f::_MM_PERM_CDDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDDC.html">core_arch::x86::avx512f::_MM_PERM_CDDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_CDDD.html">core_arch::x86::avx512f::_MM_PERM_CDDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DAAA.html">core_arch::x86::avx512f::_MM_PERM_DAAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DAAB.html">core_arch::x86::avx512f::_MM_PERM_DAAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DAAC.html">core_arch::x86::avx512f::_MM_PERM_DAAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DAAD.html">core_arch::x86::avx512f::_MM_PERM_DAAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DABA.html">core_arch::x86::avx512f::_MM_PERM_DABA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DABB.html">core_arch::x86::avx512f::_MM_PERM_DABB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DABC.html">core_arch::x86::avx512f::_MM_PERM_DABC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DABD.html">core_arch::x86::avx512f::_MM_PERM_DABD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DACA.html">core_arch::x86::avx512f::_MM_PERM_DACA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DACB.html">core_arch::x86::avx512f::_MM_PERM_DACB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DACC.html">core_arch::x86::avx512f::_MM_PERM_DACC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DACD.html">core_arch::x86::avx512f::_MM_PERM_DACD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DADA.html">core_arch::x86::avx512f::_MM_PERM_DADA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DADB.html">core_arch::x86::avx512f::_MM_PERM_DADB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DADC.html">core_arch::x86::avx512f::_MM_PERM_DADC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DADD.html">core_arch::x86::avx512f::_MM_PERM_DADD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBAA.html">core_arch::x86::avx512f::_MM_PERM_DBAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBAB.html">core_arch::x86::avx512f::_MM_PERM_DBAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBAC.html">core_arch::x86::avx512f::_MM_PERM_DBAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBAD.html">core_arch::x86::avx512f::_MM_PERM_DBAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBBA.html">core_arch::x86::avx512f::_MM_PERM_DBBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBBB.html">core_arch::x86::avx512f::_MM_PERM_DBBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBBC.html">core_arch::x86::avx512f::_MM_PERM_DBBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBBD.html">core_arch::x86::avx512f::_MM_PERM_DBBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBCA.html">core_arch::x86::avx512f::_MM_PERM_DBCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBCB.html">core_arch::x86::avx512f::_MM_PERM_DBCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBCC.html">core_arch::x86::avx512f::_MM_PERM_DBCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBCD.html">core_arch::x86::avx512f::_MM_PERM_DBCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBDA.html">core_arch::x86::avx512f::_MM_PERM_DBDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBDB.html">core_arch::x86::avx512f::_MM_PERM_DBDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBDC.html">core_arch::x86::avx512f::_MM_PERM_DBDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DBDD.html">core_arch::x86::avx512f::_MM_PERM_DBDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCAA.html">core_arch::x86::avx512f::_MM_PERM_DCAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCAB.html">core_arch::x86::avx512f::_MM_PERM_DCAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCAC.html">core_arch::x86::avx512f::_MM_PERM_DCAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCAD.html">core_arch::x86::avx512f::_MM_PERM_DCAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCBA.html">core_arch::x86::avx512f::_MM_PERM_DCBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCBB.html">core_arch::x86::avx512f::_MM_PERM_DCBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCBC.html">core_arch::x86::avx512f::_MM_PERM_DCBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCBD.html">core_arch::x86::avx512f::_MM_PERM_DCBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCCA.html">core_arch::x86::avx512f::_MM_PERM_DCCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCCB.html">core_arch::x86::avx512f::_MM_PERM_DCCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCCC.html">core_arch::x86::avx512f::_MM_PERM_DCCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCCD.html">core_arch::x86::avx512f::_MM_PERM_DCCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCDA.html">core_arch::x86::avx512f::_MM_PERM_DCDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCDB.html">core_arch::x86::avx512f::_MM_PERM_DCDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCDC.html">core_arch::x86::avx512f::_MM_PERM_DCDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DCDD.html">core_arch::x86::avx512f::_MM_PERM_DCDD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDAA.html">core_arch::x86::avx512f::_MM_PERM_DDAA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDAB.html">core_arch::x86::avx512f::_MM_PERM_DDAB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDAC.html">core_arch::x86::avx512f::_MM_PERM_DDAC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDAD.html">core_arch::x86::avx512f::_MM_PERM_DDAD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDBA.html">core_arch::x86::avx512f::_MM_PERM_DDBA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDBB.html">core_arch::x86::avx512f::_MM_PERM_DDBB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDBC.html">core_arch::x86::avx512f::_MM_PERM_DDBC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDBD.html">core_arch::x86::avx512f::_MM_PERM_DDBD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDCA.html">core_arch::x86::avx512f::_MM_PERM_DDCA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDCB.html">core_arch::x86::avx512f::_MM_PERM_DDCB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDCC.html">core_arch::x86::avx512f::_MM_PERM_DDCC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDCD.html">core_arch::x86::avx512f::_MM_PERM_DDCD</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDDA.html">core_arch::x86::avx512f::_MM_PERM_DDDA</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDDB.html">core_arch::x86::avx512f::_MM_PERM_DDDB</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDDC.html">core_arch::x86::avx512f::_MM_PERM_DDDC</a></li><li><a href="core_arch/x86/avx512f/constant._MM_PERM_DDDD.html">core_arch::x86::avx512f::_MM_PERM_DDDD</a></li><li><a href="core_arch/x86/avx/constant._CMP_EQ_OQ.html">core_arch::x86::avx::_CMP_EQ_OQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_EQ_OS.html">core_arch::x86::avx::_CMP_EQ_OS</a></li><li><a href="core_arch/x86/avx/constant._CMP_EQ_UQ.html">core_arch::x86::avx::_CMP_EQ_UQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_EQ_US.html">core_arch::x86::avx::_CMP_EQ_US</a></li><li><a href="core_arch/x86/avx/constant._CMP_FALSE_OQ.html">core_arch::x86::avx::_CMP_FALSE_OQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_FALSE_OS.html">core_arch::x86::avx::_CMP_FALSE_OS</a></li><li><a href="core_arch/x86/avx/constant._CMP_GE_OQ.html">core_arch::x86::avx::_CMP_GE_OQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_GE_OS.html">core_arch::x86::avx::_CMP_GE_OS</a></li><li><a href="core_arch/x86/avx/constant._CMP_GT_OQ.html">core_arch::x86::avx::_CMP_GT_OQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_GT_OS.html">core_arch::x86::avx::_CMP_GT_OS</a></li><li><a href="core_arch/x86/avx/constant._CMP_LE_OQ.html">core_arch::x86::avx::_CMP_LE_OQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_LE_OS.html">core_arch::x86::avx::_CMP_LE_OS</a></li><li><a href="core_arch/x86/avx/constant._CMP_LT_OQ.html">core_arch::x86::avx::_CMP_LT_OQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_LT_OS.html">core_arch::x86::avx::_CMP_LT_OS</a></li><li><a href="core_arch/x86/avx/constant._CMP_NEQ_OQ.html">core_arch::x86::avx::_CMP_NEQ_OQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_NEQ_OS.html">core_arch::x86::avx::_CMP_NEQ_OS</a></li><li><a href="core_arch/x86/avx/constant._CMP_NEQ_UQ.html">core_arch::x86::avx::_CMP_NEQ_UQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_NEQ_US.html">core_arch::x86::avx::_CMP_NEQ_US</a></li><li><a href="core_arch/x86/avx/constant._CMP_NGE_UQ.html">core_arch::x86::avx::_CMP_NGE_UQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_NGE_US.html">core_arch::x86::avx::_CMP_NGE_US</a></li><li><a href="core_arch/x86/avx/constant._CMP_NGT_UQ.html">core_arch::x86::avx::_CMP_NGT_UQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_NGT_US.html">core_arch::x86::avx::_CMP_NGT_US</a></li><li><a href="core_arch/x86/avx/constant._CMP_NLE_UQ.html">core_arch::x86::avx::_CMP_NLE_UQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_NLE_US.html">core_arch::x86::avx::_CMP_NLE_US</a></li><li><a href="core_arch/x86/avx/constant._CMP_NLT_UQ.html">core_arch::x86::avx::_CMP_NLT_UQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_NLT_US.html">core_arch::x86::avx::_CMP_NLT_US</a></li><li><a href="core_arch/x86/avx/constant._CMP_ORD_Q.html">core_arch::x86::avx::_CMP_ORD_Q</a></li><li><a href="core_arch/x86/avx/constant._CMP_ORD_S.html">core_arch::x86::avx::_CMP_ORD_S</a></li><li><a href="core_arch/x86/avx/constant._CMP_TRUE_UQ.html">core_arch::x86::avx::_CMP_TRUE_UQ</a></li><li><a href="core_arch/x86/avx/constant._CMP_TRUE_US.html">core_arch::x86::avx::_CMP_TRUE_US</a></li><li><a href="core_arch/x86/avx/constant._CMP_UNORD_Q.html">core_arch::x86::avx::_CMP_UNORD_Q</a></li><li><a href="core_arch/x86/avx/constant._CMP_UNORD_S.html">core_arch::x86::avx::_CMP_UNORD_S</a></li><li><a href="core_arch/x86/rtm/constant._XABORT_CAPACITY.html">core_arch::x86::rtm::_XABORT_CAPACITY</a></li><li><a href="core_arch/x86/rtm/constant._XABORT_CONFLICT.html">core_arch::x86::rtm::_XABORT_CONFLICT</a></li><li><a href="core_arch/x86/rtm/constant._XABORT_DEBUG.html">core_arch::x86::rtm::_XABORT_DEBUG</a></li><li><a href="core_arch/x86/rtm/constant._XABORT_EXPLICIT.html">core_arch::x86::rtm::_XABORT_EXPLICIT</a></li><li><a href="core_arch/x86/rtm/constant._XABORT_NESTED.html">core_arch::x86::rtm::_XABORT_NESTED</a></li><li><a href="core_arch/x86/rtm/constant._XABORT_RETRY.html">core_arch::x86::rtm::_XABORT_RETRY</a></li><li><a href="core_arch/x86/rtm/constant._XBEGIN_STARTED.html">core_arch::x86::rtm::_XBEGIN_STARTED</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_CEIL.html">core_arch::x86::sse41::_MM_FROUND_CEIL</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_CUR_DIRECTION.html">core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_FLOOR.html">core_arch::x86::sse41::_MM_FROUND_FLOOR</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_NEARBYINT.html">core_arch::x86::sse41::_MM_FROUND_NEARBYINT</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_NINT.html">core_arch::x86::sse41::_MM_FROUND_NINT</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_NO_EXC.html">core_arch::x86::sse41::_MM_FROUND_NO_EXC</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_RAISE_EXC.html">core_arch::x86::sse41::_MM_FROUND_RAISE_EXC</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_RINT.html">core_arch::x86::sse41::_MM_FROUND_RINT</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_TO_NEAREST_INT.html">core_arch::x86::sse41::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_TO_NEG_INF.html">core_arch::x86::sse41::_MM_FROUND_TO_NEG_INF</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_TO_POS_INF.html">core_arch::x86::sse41::_MM_FROUND_TO_POS_INF</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_TO_ZERO.html">core_arch::x86::sse41::_MM_FROUND_TO_ZERO</a></li><li><a href="core_arch/x86/sse41/constant._MM_FROUND_TRUNC.html">core_arch::x86::sse41::_MM_FROUND_TRUNC</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_BIT_MASK.html">core_arch::x86::sse42::_SIDD_BIT_MASK</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_CMP_EQUAL_ANY.html">core_arch::x86::sse42::_SIDD_CMP_EQUAL_ANY</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_CMP_EQUAL_EACH.html">core_arch::x86::sse42::_SIDD_CMP_EQUAL_EACH</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_CMP_EQUAL_ORDERED.html">core_arch::x86::sse42::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_CMP_RANGES.html">core_arch::x86::sse42::_SIDD_CMP_RANGES</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_LEAST_SIGNIFICANT.html">core_arch::x86::sse42::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_MASKED_NEGATIVE_POLARITY.html">core_arch::x86::sse42::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_MASKED_POSITIVE_POLARITY.html">core_arch::x86::sse42::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_MOST_SIGNIFICANT.html">core_arch::x86::sse42::_SIDD_MOST_SIGNIFICANT</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_NEGATIVE_POLARITY.html">core_arch::x86::sse42::_SIDD_NEGATIVE_POLARITY</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_POSITIVE_POLARITY.html">core_arch::x86::sse42::_SIDD_POSITIVE_POLARITY</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_SBYTE_OPS.html">core_arch::x86::sse42::_SIDD_SBYTE_OPS</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_SWORD_OPS.html">core_arch::x86::sse42::_SIDD_SWORD_OPS</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_UBYTE_OPS.html">core_arch::x86::sse42::_SIDD_UBYTE_OPS</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_UNIT_MASK.html">core_arch::x86::sse42::_SIDD_UNIT_MASK</a></li><li><a href="core_arch/x86/sse42/constant._SIDD_UWORD_OPS.html">core_arch::x86::sse42::_SIDD_UWORD_OPS</a></li><li><a href="core_arch/x86/sse/constant._MM_EXCEPT_DENORM.html">core_arch::x86::sse::_MM_EXCEPT_DENORM</a></li><li><a href="core_arch/x86/sse/constant._MM_EXCEPT_DIV_ZERO.html">core_arch::x86::sse::_MM_EXCEPT_DIV_ZERO</a></li><li><a href="core_arch/x86/sse/constant._MM_EXCEPT_INEXACT.html">core_arch::x86::sse::_MM_EXCEPT_INEXACT</a></li><li><a href="core_arch/x86/sse/constant._MM_EXCEPT_INVALID.html">core_arch::x86::sse::_MM_EXCEPT_INVALID</a></li><li><a href="core_arch/x86/sse/constant._MM_EXCEPT_MASK.html">core_arch::x86::sse::_MM_EXCEPT_MASK</a></li><li><a href="core_arch/x86/sse/constant._MM_EXCEPT_OVERFLOW.html">core_arch::x86::sse::_MM_EXCEPT_OVERFLOW</a></li><li><a href="core_arch/x86/sse/constant._MM_EXCEPT_UNDERFLOW.html">core_arch::x86::sse::_MM_EXCEPT_UNDERFLOW</a></li><li><a href="core_arch/x86/sse/constant._MM_FLUSH_ZERO_MASK.html">core_arch::x86::sse::_MM_FLUSH_ZERO_MASK</a></li><li><a href="core_arch/x86/sse/constant._MM_FLUSH_ZERO_OFF.html">core_arch::x86::sse::_MM_FLUSH_ZERO_OFF</a></li><li><a href="core_arch/x86/sse/constant._MM_FLUSH_ZERO_ON.html">core_arch::x86::sse::_MM_FLUSH_ZERO_ON</a></li><li><a href="core_arch/x86/sse/constant._MM_HINT_ET0.html">core_arch::x86::sse::_MM_HINT_ET0</a></li><li><a href="core_arch/x86/sse/constant._MM_HINT_ET1.html">core_arch::x86::sse::_MM_HINT_ET1</a></li><li><a href="core_arch/x86/sse/constant._MM_HINT_NTA.html">core_arch::x86::sse::_MM_HINT_NTA</a></li><li><a href="core_arch/x86/sse/constant._MM_HINT_T0.html">core_arch::x86::sse::_MM_HINT_T0</a></li><li><a href="core_arch/x86/sse/constant._MM_HINT_T1.html">core_arch::x86::sse::_MM_HINT_T1</a></li><li><a href="core_arch/x86/sse/constant._MM_HINT_T2.html">core_arch::x86::sse::_MM_HINT_T2</a></li><li><a href="core_arch/x86/sse/constant._MM_MASK_DENORM.html">core_arch::x86::sse::_MM_MASK_DENORM</a></li><li><a href="core_arch/x86/sse/constant._MM_MASK_DIV_ZERO.html">core_arch::x86::sse::_MM_MASK_DIV_ZERO</a></li><li><a href="core_arch/x86/sse/constant._MM_MASK_INEXACT.html">core_arch::x86::sse::_MM_MASK_INEXACT</a></li><li><a href="core_arch/x86/sse/constant._MM_MASK_INVALID.html">core_arch::x86::sse::_MM_MASK_INVALID</a></li><li><a href="core_arch/x86/sse/constant._MM_MASK_MASK.html">core_arch::x86::sse::_MM_MASK_MASK</a></li><li><a href="core_arch/x86/sse/constant._MM_MASK_OVERFLOW.html">core_arch::x86::sse::_MM_MASK_OVERFLOW</a></li><li><a href="core_arch/x86/sse/constant._MM_MASK_UNDERFLOW.html">core_arch::x86::sse::_MM_MASK_UNDERFLOW</a></li><li><a href="core_arch/x86/sse/constant._MM_ROUND_DOWN.html">core_arch::x86::sse::_MM_ROUND_DOWN</a></li><li><a href="core_arch/x86/sse/constant._MM_ROUND_MASK.html">core_arch::x86::sse::_MM_ROUND_MASK</a></li><li><a href="core_arch/x86/sse/constant._MM_ROUND_NEAREST.html">core_arch::x86::sse::_MM_ROUND_NEAREST</a></li><li><a href="core_arch/x86/sse/constant._MM_ROUND_TOWARD_ZERO.html">core_arch::x86::sse::_MM_ROUND_TOWARD_ZERO</a></li><li><a href="core_arch/x86/sse/constant._MM_ROUND_UP.html">core_arch::x86::sse::_MM_ROUND_UP</a></li><li><a href="core_arch/x86/xsave/constant._XCR_XFEATURE_ENABLED_MASK.html">core_arch::x86::xsave::_XCR_XFEATURE_ENABLED_MASK</a></li><li><a href="escape/constant.HEX_DIGITS.html">escape::HEX_DIGITS</a></li><li><a href="f32/constant.DIGITS.html">f32::DIGITS</a></li><li><a href="f32/constant.EPSILON.html">f32::EPSILON</a></li><li><a href="f32/constant.INFINITY.html">f32::INFINITY</a></li><li><a href="f32/constant.MANTISSA_DIGITS.html">f32::MANTISSA_DIGITS</a></li><li><a href="f32/constant.MAX.html">f32::MAX</a></li><li><a href="f32/constant.MAX_10_EXP.html">f32::MAX_10_EXP</a></li><li><a href="f32/constant.MAX_EXP.html">f32::MAX_EXP</a></li><li><a href="f32/constant.MIN.html">f32::MIN</a></li><li><a href="f32/constant.MIN_10_EXP.html">f32::MIN_10_EXP</a></li><li><a href="f32/constant.MIN_EXP.html">f32::MIN_EXP</a></li><li><a href="f32/constant.MIN_POSITIVE.html">f32::MIN_POSITIVE</a></li><li><a href="f32/constant.NAN.html">f32::NAN</a></li><li><a href="f32/constant.NEG_INFINITY.html">f32::NEG_INFINITY</a></li><li><a href="f32/constant.RADIX.html">f32::RADIX</a></li><li><a href="f32/consts/constant.E.html">f32::consts::E</a></li><li><a href="f32/consts/constant.FRAC_1_PI.html">f32::consts::FRAC_1_PI</a></li><li><a href="f32/consts/constant.FRAC_1_SQRT_2.html">f32::consts::FRAC_1_SQRT_2</a></li><li><a href="f32/consts/constant.FRAC_2_PI.html">f32::consts::FRAC_2_PI</a></li><li><a href="f32/consts/constant.FRAC_2_SQRT_PI.html">f32::consts::FRAC_2_SQRT_PI</a></li><li><a href="f32/consts/constant.FRAC_PI_2.html">f32::consts::FRAC_PI_2</a></li><li><a href="f32/consts/constant.FRAC_PI_3.html">f32::consts::FRAC_PI_3</a></li><li><a href="f32/consts/constant.FRAC_PI_4.html">f32::consts::FRAC_PI_4</a></li><li><a href="f32/consts/constant.FRAC_PI_6.html">f32::consts::FRAC_PI_6</a></li><li><a href="f32/consts/constant.FRAC_PI_8.html">f32::consts::FRAC_PI_8</a></li><li><a href="f32/consts/constant.LN_10.html">f32::consts::LN_10</a></li><li><a href="f32/consts/constant.LN_2.html">f32::consts::LN_2</a></li><li><a href="f32/consts/constant.LOG10_2.html">f32::consts::LOG10_2</a></li><li><a href="f32/consts/constant.LOG10_E.html">f32::consts::LOG10_E</a></li><li><a href="f32/consts/constant.LOG2_10.html">f32::consts::LOG2_10</a></li><li><a href="f32/consts/constant.LOG2_E.html">f32::consts::LOG2_E</a></li><li><a href="f32/consts/constant.PI.html">f32::consts::PI</a></li><li><a href="f32/consts/constant.SQRT_2.html">f32::consts::SQRT_2</a></li><li><a href="f32/consts/constant.TAU.html">f32::consts::TAU</a></li><li><a href="f64/constant.DIGITS.html">f64::DIGITS</a></li><li><a href="f64/constant.EPSILON.html">f64::EPSILON</a></li><li><a href="f64/constant.INFINITY.html">f64::INFINITY</a></li><li><a href="f64/constant.MANTISSA_DIGITS.html">f64::MANTISSA_DIGITS</a></li><li><a href="f64/constant.MAX.html">f64::MAX</a></li><li><a href="f64/constant.MAX_10_EXP.html">f64::MAX_10_EXP</a></li><li><a href="f64/constant.MAX_EXP.html">f64::MAX_EXP</a></li><li><a href="f64/constant.MIN.html">f64::MIN</a></li><li><a href="f64/constant.MIN_10_EXP.html">f64::MIN_10_EXP</a></li><li><a href="f64/constant.MIN_EXP.html">f64::MIN_EXP</a></li><li><a href="f64/constant.MIN_POSITIVE.html">f64::MIN_POSITIVE</a></li><li><a href="f64/constant.NAN.html">f64::NAN</a></li><li><a href="f64/constant.NEG_INFINITY.html">f64::NEG_INFINITY</a></li><li><a href="f64/constant.RADIX.html">f64::RADIX</a></li><li><a href="f64/consts/constant.E.html">f64::consts::E</a></li><li><a href="f64/consts/constant.FRAC_1_PI.html">f64::consts::FRAC_1_PI</a></li><li><a href="f64/consts/constant.FRAC_1_SQRT_2.html">f64::consts::FRAC_1_SQRT_2</a></li><li><a href="f64/consts/constant.FRAC_2_PI.html">f64::consts::FRAC_2_PI</a></li><li><a href="f64/consts/constant.FRAC_2_SQRT_PI.html">f64::consts::FRAC_2_SQRT_PI</a></li><li><a href="f64/consts/constant.FRAC_PI_2.html">f64::consts::FRAC_PI_2</a></li><li><a href="f64/consts/constant.FRAC_PI_3.html">f64::consts::FRAC_PI_3</a></li><li><a href="f64/consts/constant.FRAC_PI_4.html">f64::consts::FRAC_PI_4</a></li><li><a href="f64/consts/constant.FRAC_PI_6.html">f64::consts::FRAC_PI_6</a></li><li><a href="f64/consts/constant.FRAC_PI_8.html">f64::consts::FRAC_PI_8</a></li><li><a href="f64/consts/constant.LN_10.html">f64::consts::LN_10</a></li><li><a href="f64/consts/constant.LN_2.html">f64::consts::LN_2</a></li><li><a href="f64/consts/constant.LOG10_2.html">f64::consts::LOG10_2</a></li><li><a href="f64/consts/constant.LOG10_E.html">f64::consts::LOG10_E</a></li><li><a href="f64/consts/constant.LOG2_10.html">f64::consts::LOG2_10</a></li><li><a href="f64/consts/constant.LOG2_E.html">f64::consts::LOG2_E</a></li><li><a href="f64/consts/constant.PI.html">f64::consts::PI</a></li><li><a href="f64/consts/constant.SQRT_2.html">f64::consts::SQRT_2</a></li><li><a href="f64/consts/constant.TAU.html">f64::consts::TAU</a></li><li><a href="i128/constant.MAX.html">i128::MAX</a></li><li><a href="i128/constant.MIN.html">i128::MIN</a></li><li><a href="i16/constant.MAX.html">i16::MAX</a></li><li><a href="i16/constant.MIN.html">i16::MIN</a></li><li><a href="i32/constant.MAX.html">i32::MAX</a></li><li><a href="i32/constant.MIN.html">i32::MIN</a></li><li><a href="i64/constant.MAX.html">i64::MAX</a></li><li><a href="i64/constant.MIN.html">i64::MIN</a></li><li><a href="i8/constant.MAX.html">i8::MAX</a></li><li><a href="i8/constant.MIN.html">i8::MIN</a></li><li><a href="isize/constant.MAX.html">isize::MAX</a></li><li><a href="isize/constant.MIN.html">isize::MIN</a></li><li><a href="num/constant.ASCII_CASE_MASK.html">num::ASCII_CASE_MASK</a></li><li><a href="num/bignum/constant.SMALL_POW5.html">num::bignum::SMALL_POW5</a></li><li><a href="num/dec2flt/number/constant.INT_POW10.html">num::dec2flt::number::INT_POW10</a></li><li><a href="num/dec2flt/parse/constant.MIN_19DIGIT_INT.html">num::dec2flt::parse::MIN_19DIGIT_INT</a></li><li><a href="num/dec2flt/table/constant.LARGEST_POWER_OF_FIVE.html">num::dec2flt::table::LARGEST_POWER_OF_FIVE</a></li><li><a href="num/dec2flt/table/constant.N_POWERS_OF_FIVE.html">num::dec2flt::table::N_POWERS_OF_FIVE</a></li><li><a href="num/dec2flt/table/constant.SMALLEST_POWER_OF_FIVE.html">num::dec2flt::table::SMALLEST_POWER_OF_FIVE</a></li><li><a href="num/flt2dec/constant.MAX_SIG_DIGITS.html">num::flt2dec::MAX_SIG_DIGITS</a></li><li><a href="num/flt2dec/strategy/grisu/constant.ALPHA.html">num::flt2dec::strategy::grisu::ALPHA</a></li><li><a href="num/flt2dec/strategy/grisu/constant.CACHED_POW10_FIRST_E.html">num::flt2dec::strategy::grisu::CACHED_POW10_FIRST_E</a></li><li><a href="num/flt2dec/strategy/grisu/constant.CACHED_POW10_LAST_E.html">num::flt2dec::strategy::grisu::CACHED_POW10_LAST_E</a></li><li><a href="num/flt2dec/strategy/grisu/constant.GAMMA.html">num::flt2dec::strategy::grisu::GAMMA</a></li><li><a href="num/wrapping/shift_max/constant.i128.html">num::wrapping::shift_max::i128</a></li><li><a href="num/wrapping/shift_max/constant.i16.html">num::wrapping::shift_max::i16</a></li><li><a href="num/wrapping/shift_max/constant.i32.html">num::wrapping::shift_max::i32</a></li><li><a href="num/wrapping/shift_max/constant.i64.html">num::wrapping::shift_max::i64</a></li><li><a href="num/wrapping/shift_max/constant.i8.html">num::wrapping::shift_max::i8</a></li><li><a href="num/wrapping/shift_max/platform/constant.isize.html">num::wrapping::shift_max::platform::isize</a></li><li><a href="num/wrapping/shift_max/platform/constant.usize.html">num::wrapping::shift_max::platform::usize</a></li><li><a href="num/wrapping/shift_max/constant.u128.html">num::wrapping::shift_max::u128</a></li><li><a href="num/wrapping/shift_max/constant.u16.html">num::wrapping::shift_max::u16</a></li><li><a href="num/wrapping/shift_max/constant.u32.html">num::wrapping::shift_max::u32</a></li><li><a href="num/wrapping/shift_max/constant.u64.html">num::wrapping::shift_max::u64</a></li><li><a href="num/wrapping/shift_max/constant.u8.html">num::wrapping::shift_max::u8</a></li><li><a href="slice/memchr/constant.HI_USIZE.html">slice::memchr::HI_USIZE</a></li><li><a href="slice/memchr/constant.LO_USIZE.html">slice::memchr::LO_USIZE</a></li><li><a href="slice/memchr/constant.USIZE_BYTES.html">slice::memchr::USIZE_BYTES</a></li><li><a href="slice/select/constant.MAX_INSERTION.html">slice::select::MAX_INSERTION</a></li><li><a href="str/count/constant.UNROLL_INNER.html">str::count::UNROLL_INNER</a></li><li><a href="str/count/constant.USIZE_SIZE.html">str::count::USIZE_SIZE</a></li><li><a href="str/validations/constant.CONT_MASK.html">str::validations::CONT_MASK</a></li><li><a href="str/validations/constant.NONASCII_MASK.html">str::validations::NONASCII_MASK</a></li><li><a href="str/validations/constant.UTF8_CHAR_WIDTH.html">str::validations::UTF8_CHAR_WIDTH</a></li><li><a href="sync/atomic/constant.ATOMIC_BOOL_INIT.html">sync::atomic::ATOMIC_BOOL_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I128_INIT.html">sync::atomic::ATOMIC_I128_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I16_INIT.html">sync::atomic::ATOMIC_I16_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I32_INIT.html">sync::atomic::ATOMIC_I32_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I64_INIT.html">sync::atomic::ATOMIC_I64_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I8_INIT.html">sync::atomic::ATOMIC_I8_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_ISIZE_INIT.html">sync::atomic::ATOMIC_ISIZE_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U128_INIT.html">sync::atomic::ATOMIC_U128_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U16_INIT.html">sync::atomic::ATOMIC_U16_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U32_INIT.html">sync::atomic::ATOMIC_U32_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U64_INIT.html">sync::atomic::ATOMIC_U64_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U8_INIT.html">sync::atomic::ATOMIC_U8_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_USIZE_INIT.html">sync::atomic::ATOMIC_USIZE_INIT</a></li><li><a href="time/constant.MICROS_PER_SEC.html">time::MICROS_PER_SEC</a></li><li><a href="time/constant.MILLIS_PER_SEC.html">time::MILLIS_PER_SEC</a></li><li><a href="time/constant.NANOS_PER_MICRO.html">time::NANOS_PER_MICRO</a></li><li><a href="time/constant.NANOS_PER_MILLI.html">time::NANOS_PER_MILLI</a></li><li><a href="time/constant.NANOS_PER_SEC.html">time::NANOS_PER_SEC</a></li><li><a href="u128/constant.MAX.html">u128::MAX</a></li><li><a href="u128/constant.MIN.html">u128::MIN</a></li><li><a href="u16/constant.MAX.html">u16::MAX</a></li><li><a href="u16/constant.MIN.html">u16::MIN</a></li><li><a href="u32/constant.MAX.html">u32::MAX</a></li><li><a href="u32/constant.MIN.html">u32::MIN</a></li><li><a href="u64/constant.MAX.html">u64::MAX</a></li><li><a href="u64/constant.MIN.html">u64::MIN</a></li><li><a href="u8/constant.MAX.html">u8::MAX</a></li><li><a href="u8/constant.MIN.html">u8::MIN</a></li><li><a href="unicode/constant.UNICODE_VERSION.html">unicode::UNICODE_VERSION</a></li><li><a href="unicode/printable/constant.NORMAL0.html">unicode::printable::NORMAL0</a></li><li><a href="unicode/printable/constant.NORMAL1.html">unicode::printable::NORMAL1</a></li><li><a href="unicode/printable/constant.SINGLETONS0L.html">unicode::printable::SINGLETONS0L</a></li><li><a href="unicode/printable/constant.SINGLETONS0U.html">unicode::printable::SINGLETONS0U</a></li><li><a href="unicode/printable/constant.SINGLETONS1L.html">unicode::printable::SINGLETONS1L</a></li><li><a href="unicode/printable/constant.SINGLETONS1U.html">unicode::printable::SINGLETONS1U</a></li><li><a href="unicode/unicode_data/constant.UNICODE_VERSION.html">unicode::unicode_data::UNICODE_VERSION</a></li><li><a href="unicode/unicode_data/conversions/constant.INDEX_MASK.html">unicode::unicode_data::conversions::INDEX_MASK</a></li><li><a href="unicode/unicode_data/lowercase/constant.BITSET_CANONICAL.html">unicode::unicode_data::lowercase::BITSET_CANONICAL</a></li><li><a href="unicode/unicode_data/lowercase/constant.BITSET_CHUNKS_MAP.html">unicode::unicode_data::lowercase::BITSET_CHUNKS_MAP</a></li><li><a href="unicode/unicode_data/lowercase/constant.BITSET_INDEX_CHUNKS.html">unicode::unicode_data::lowercase::BITSET_INDEX_CHUNKS</a></li><li><a href="unicode/unicode_data/lowercase/constant.BITSET_MAPPING.html">unicode::unicode_data::lowercase::BITSET_MAPPING</a></li><li><a href="unicode/unicode_data/uppercase/constant.BITSET_CANONICAL.html">unicode::unicode_data::uppercase::BITSET_CANONICAL</a></li><li><a href="unicode/unicode_data/uppercase/constant.BITSET_CHUNKS_MAP.html">unicode::unicode_data::uppercase::BITSET_CHUNKS_MAP</a></li><li><a href="unicode/unicode_data/uppercase/constant.BITSET_INDEX_CHUNKS.html">unicode::unicode_data::uppercase::BITSET_INDEX_CHUNKS</a></li><li><a href="unicode/unicode_data/uppercase/constant.BITSET_MAPPING.html">unicode::unicode_data::uppercase::BITSET_MAPPING</a></li><li><a href="usize/constant.MAX.html">usize::MAX</a></li><li><a href="usize/constant.MIN.html">usize::MIN</a></li></ul></section></div></main></body></html>