WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502160 heartbeat IPC: 3.99655 cumulative IPC: 3.99655 (Simulation time: 0 hr 0 min 47 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2502161 cumulative IPC: 3.99655 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2502161 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 25420431 heartbeat IPC: 0.436334 cumulative IPC: 0.436334 (Simulation time: 0 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 47596958 heartbeat IPC: 0.450928 cumulative IPC: 0.443511 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 69381353 heartbeat IPC: 0.459045 cumulative IPC: 0.448571 (Simulation time: 0 hr 8 min 31 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 91599692 heartbeat IPC: 0.450079 cumulative IPC: 0.448947 (Simulation time: 0 hr 11 min 5 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 112317791 heartbeat IPC: 0.48267 cumulative IPC: 0.455309 (Simulation time: 0 hr 13 min 31 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 109815632 cumulative IPC: 0.455309 (Simulation time: 0 hr 13 min 31 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 109815632 (Simulation time: 0 hr 13 min 31 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.455309 instructions: 50000004 cycles: 109815632
CPU 0 Branch Prediction Accuracy: 91.4963% MPKI: 17.9017 Average ROB Occupancy at Mispredict: 41.8669
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 15.4062
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1539599  HIT:     787056  MISS:     752543
LLC LOAD         ACCESS:     815823  HIT:     330112  MISS:     485711
LLC RFO          ACCESS:     105281  HIT:      48275  MISS:      57006
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     345636  HIT:     343841  MISS:       1795
LLC TRANSLATION  ACCESS:     272859  HIT:      64828  MISS:     208031
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 201.697 cycles
cpu0_DTLB TOTAL       ACCESS:   18157130  HIT:   16580388  MISS:    1576742
cpu0_DTLB LOAD         ACCESS:   18157130  HIT:   16580388  MISS:    1576742
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 47.2127 cycles
cpu0_ITLB TOTAL       ACCESS:    3935070  HIT:    3821332  MISS:     113738
cpu0_ITLB LOAD         ACCESS:    3935070  HIT:    3821332  MISS:     113738
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.2346 cycles
cpu0_L1D TOTAL       ACCESS:   21624198  HIT:   19566932  MISS:    2057266
cpu0_L1D LOAD         ACCESS:   12048539  HIT:   10677680  MISS:    1370859
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9229267  HIT:    8827834  MISS:     401433
cpu0_L1D TRANSLATION  ACCESS:     346392  HIT:      61418  MISS:     284974
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 92.1235 cycles
cpu0_L1I TOTAL       ACCESS:    4309579  HIT:    4272169  MISS:      37410
cpu0_L1I LOAD         ACCESS:    4309579  HIT:    4272169  MISS:      37410
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 26.0421 cycles
cpu0_L2C TOTAL       ACCESS:    1663714  HIT:     248575  MISS:    1415139
cpu0_L2C LOAD         ACCESS:     880324  HIT:      64501  MISS:     815823
cpu0_L2C RFO          ACCESS:     113928  HIT:       8647  MISS:     105281
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     385068  HIT:     163891  MISS:     221177
cpu0_L2C TRANSLATION  ACCESS:     284394  HIT:      11536  MISS:     272858
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 124.671 cycles
cpu0_STLB TOTAL       ACCESS:    1081816  HIT:     836932  MISS:     244884
cpu0_STLB LOAD         ACCESS:    1081816  HIT:     836932  MISS:     244884
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 269.941 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      57302
  ROW_BUFFER_MISS:     693414
 AVG DBUS CONGESTED CYCLE:    3.84838
 WQ ROW_BUFFER_HIT:      67657
  ROW_BUFFER_MISS:     124565  FULL:          0

