
ariadne_atmega2560_16mhz_noblink_shield.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800200  0003fed2  00000f66  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ed2  0003f000  0003f000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800220  00800220  00000f86  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00000f86  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000170  00000000  00000000  00000f97  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001beb  00000000  00000000  00001107  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c2c  00000000  00000000  00002cf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001697  00000000  00000000  0000391e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003fc  00000000  00000000  00004fb8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000630  00000000  00000000  000053b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001682  00000000  00000000  000059e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000088  00000000  00000000  00007066  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0003f000 <__vectors>:
   3f000:	8e c0       	rjmp	.+284    	; 0x3f11e <__ctors_end>
   3f002:	00 00       	nop
   3f004:	0d c1       	rjmp	.+538    	; 0x3f220 <__bad_interrupt>
   3f006:	00 00       	nop
   3f008:	0b c1       	rjmp	.+534    	; 0x3f220 <__bad_interrupt>
   3f00a:	00 00       	nop
   3f00c:	09 c1       	rjmp	.+530    	; 0x3f220 <__bad_interrupt>
   3f00e:	00 00       	nop
   3f010:	07 c1       	rjmp	.+526    	; 0x3f220 <__bad_interrupt>
   3f012:	00 00       	nop
   3f014:	05 c1       	rjmp	.+522    	; 0x3f220 <__bad_interrupt>
   3f016:	00 00       	nop
   3f018:	03 c1       	rjmp	.+518    	; 0x3f220 <__bad_interrupt>
   3f01a:	00 00       	nop
   3f01c:	01 c1       	rjmp	.+514    	; 0x3f220 <__bad_interrupt>
   3f01e:	00 00       	nop
   3f020:	ff c0       	rjmp	.+510    	; 0x3f220 <__bad_interrupt>
   3f022:	00 00       	nop
   3f024:	fd c0       	rjmp	.+506    	; 0x3f220 <__bad_interrupt>
   3f026:	00 00       	nop
   3f028:	fb c0       	rjmp	.+502    	; 0x3f220 <__bad_interrupt>
   3f02a:	00 00       	nop
   3f02c:	f9 c0       	rjmp	.+498    	; 0x3f220 <__bad_interrupt>
   3f02e:	00 00       	nop
   3f030:	f7 c0       	rjmp	.+494    	; 0x3f220 <__bad_interrupt>
   3f032:	00 00       	nop
   3f034:	f5 c0       	rjmp	.+490    	; 0x3f220 <__bad_interrupt>
   3f036:	00 00       	nop
   3f038:	f3 c0       	rjmp	.+486    	; 0x3f220 <__bad_interrupt>
   3f03a:	00 00       	nop
   3f03c:	f1 c0       	rjmp	.+482    	; 0x3f220 <__bad_interrupt>
   3f03e:	00 00       	nop
   3f040:	ef c0       	rjmp	.+478    	; 0x3f220 <__bad_interrupt>
   3f042:	00 00       	nop
   3f044:	ed c0       	rjmp	.+474    	; 0x3f220 <__bad_interrupt>
   3f046:	00 00       	nop
   3f048:	eb c0       	rjmp	.+470    	; 0x3f220 <__bad_interrupt>
   3f04a:	00 00       	nop
   3f04c:	e9 c0       	rjmp	.+466    	; 0x3f220 <__bad_interrupt>
   3f04e:	00 00       	nop
   3f050:	e7 c0       	rjmp	.+462    	; 0x3f220 <__bad_interrupt>
   3f052:	00 00       	nop
   3f054:	e5 c0       	rjmp	.+458    	; 0x3f220 <__bad_interrupt>
   3f056:	00 00       	nop
   3f058:	e3 c0       	rjmp	.+454    	; 0x3f220 <__bad_interrupt>
   3f05a:	00 00       	nop
   3f05c:	e1 c0       	rjmp	.+450    	; 0x3f220 <__bad_interrupt>
   3f05e:	00 00       	nop
   3f060:	df c0       	rjmp	.+446    	; 0x3f220 <__bad_interrupt>
   3f062:	00 00       	nop
   3f064:	dd c0       	rjmp	.+442    	; 0x3f220 <__bad_interrupt>
   3f066:	00 00       	nop
   3f068:	db c0       	rjmp	.+438    	; 0x3f220 <__bad_interrupt>
   3f06a:	00 00       	nop
   3f06c:	d9 c0       	rjmp	.+434    	; 0x3f220 <__bad_interrupt>
   3f06e:	00 00       	nop
   3f070:	d7 c0       	rjmp	.+430    	; 0x3f220 <__bad_interrupt>
   3f072:	00 00       	nop
   3f074:	d5 c0       	rjmp	.+426    	; 0x3f220 <__bad_interrupt>
   3f076:	00 00       	nop
   3f078:	d3 c0       	rjmp	.+422    	; 0x3f220 <__bad_interrupt>
   3f07a:	00 00       	nop
   3f07c:	d1 c0       	rjmp	.+418    	; 0x3f220 <__bad_interrupt>
   3f07e:	00 00       	nop
   3f080:	cf c0       	rjmp	.+414    	; 0x3f220 <__bad_interrupt>
   3f082:	00 00       	nop
   3f084:	cd c0       	rjmp	.+410    	; 0x3f220 <__bad_interrupt>
   3f086:	00 00       	nop
   3f088:	cb c0       	rjmp	.+406    	; 0x3f220 <__bad_interrupt>
   3f08a:	00 00       	nop
   3f08c:	c9 c0       	rjmp	.+402    	; 0x3f220 <__bad_interrupt>
   3f08e:	00 00       	nop
   3f090:	c7 c0       	rjmp	.+398    	; 0x3f220 <__bad_interrupt>
   3f092:	00 00       	nop
   3f094:	c5 c0       	rjmp	.+394    	; 0x3f220 <__bad_interrupt>
   3f096:	00 00       	nop
   3f098:	c3 c0       	rjmp	.+390    	; 0x3f220 <__bad_interrupt>
   3f09a:	00 00       	nop
   3f09c:	c1 c0       	rjmp	.+386    	; 0x3f220 <__bad_interrupt>
   3f09e:	00 00       	nop
   3f0a0:	bf c0       	rjmp	.+382    	; 0x3f220 <__bad_interrupt>
   3f0a2:	00 00       	nop
   3f0a4:	bd c0       	rjmp	.+378    	; 0x3f220 <__bad_interrupt>
   3f0a6:	00 00       	nop
   3f0a8:	bb c0       	rjmp	.+374    	; 0x3f220 <__bad_interrupt>
   3f0aa:	00 00       	nop
   3f0ac:	b9 c0       	rjmp	.+370    	; 0x3f220 <__bad_interrupt>
   3f0ae:	00 00       	nop
   3f0b0:	b7 c0       	rjmp	.+366    	; 0x3f220 <__bad_interrupt>
   3f0b2:	00 00       	nop
   3f0b4:	b5 c0       	rjmp	.+362    	; 0x3f220 <__bad_interrupt>
   3f0b6:	00 00       	nop
   3f0b8:	b3 c0       	rjmp	.+358    	; 0x3f220 <__bad_interrupt>
   3f0ba:	00 00       	nop
   3f0bc:	b1 c0       	rjmp	.+354    	; 0x3f220 <__bad_interrupt>
   3f0be:	00 00       	nop
   3f0c0:	af c0       	rjmp	.+350    	; 0x3f220 <__bad_interrupt>
   3f0c2:	00 00       	nop
   3f0c4:	ad c0       	rjmp	.+346    	; 0x3f220 <__bad_interrupt>
   3f0c6:	00 00       	nop
   3f0c8:	ab c0       	rjmp	.+342    	; 0x3f220 <__bad_interrupt>
   3f0ca:	00 00       	nop
   3f0cc:	a9 c0       	rjmp	.+338    	; 0x3f220 <__bad_interrupt>
   3f0ce:	00 00       	nop
   3f0d0:	a7 c0       	rjmp	.+334    	; 0x3f220 <__bad_interrupt>
   3f0d2:	00 00       	nop
   3f0d4:	a5 c0       	rjmp	.+330    	; 0x3f220 <__bad_interrupt>
   3f0d6:	00 00       	nop
   3f0d8:	a3 c0       	rjmp	.+326    	; 0x3f220 <__bad_interrupt>
   3f0da:	00 00       	nop
   3f0dc:	a1 c0       	rjmp	.+322    	; 0x3f220 <__bad_interrupt>
   3f0de:	00 00       	nop
   3f0e0:	9f c0       	rjmp	.+318    	; 0x3f220 <__bad_interrupt>
	...

0003f0e4 <__trampolines_end>:
   3f0e4:	13 00       	.word	0x0013	; ????
   3f0e6:	05 00       	.word	0x0005	; ????
   3f0e8:	00 49       	sbci	r16, 0x90	; 144
   3f0ea:	6e 76       	andi	r22, 0x6E	; 110
   3f0ec:	61 6c       	ori	r22, 0xC1	; 193
   3f0ee:	69 64       	ori	r22, 0x49	; 73
   3f0f0:	20 69       	ori	r18, 0x90	; 144
   3f0f2:	6d 61       	ori	r22, 0x1D	; 29
   3f0f4:	67 65       	ori	r22, 0x57	; 87
   3f0f6:	20 66       	ori	r18, 0x60	; 96
   3f0f8:	69 6c       	ori	r22, 0xC9	; 201
   3f0fa:	65 00       	.word	0x0065	; ????

0003f0fc <tftp_unknown_error_packet>:
   3f0fc:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0003f107 <tftp_full_error_packet>:
   3f107:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

0003f111 <tftp_opcode_error_packet>:
   3f111:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

0003f11e <__ctors_end>:
   3f11e:	11 24       	eor	r1, r1
   3f120:	1f be       	out	0x3f, r1	; 63
   3f122:	cf ef       	ldi	r28, 0xFF	; 255
   3f124:	d1 e2       	ldi	r29, 0x21	; 33
   3f126:	de bf       	out	0x3e, r29	; 62
   3f128:	cd bf       	out	0x3d, r28	; 61
   3f12a:	01 e0       	ldi	r16, 0x01	; 1
   3f12c:	0c bf       	out	0x3c, r16	; 60

0003f12e <__do_copy_data>:
   3f12e:	12 e0       	ldi	r17, 0x02	; 2
   3f130:	a0 e0       	ldi	r26, 0x00	; 0
   3f132:	b2 e0       	ldi	r27, 0x02	; 2
   3f134:	e2 ed       	ldi	r30, 0xD2	; 210
   3f136:	fe ef       	ldi	r31, 0xFE	; 254
   3f138:	03 e0       	ldi	r16, 0x03	; 3
   3f13a:	0b bf       	out	0x3b, r16	; 59
   3f13c:	02 c0       	rjmp	.+4      	; 0x3f142 <__do_copy_data+0x14>
   3f13e:	07 90       	elpm	r0, Z+
   3f140:	0d 92       	st	X+, r0
   3f142:	a0 32       	cpi	r26, 0x20	; 32
   3f144:	b1 07       	cpc	r27, r17
   3f146:	d9 f7       	brne	.-10     	; 0x3f13e <__do_copy_data+0x10>

0003f148 <__do_clear_bss>:
   3f148:	22 e0       	ldi	r18, 0x02	; 2
   3f14a:	a0 e2       	ldi	r26, 0x20	; 32
   3f14c:	b2 e0       	ldi	r27, 0x02	; 2
   3f14e:	01 c0       	rjmp	.+2      	; 0x3f152 <.do_clear_bss_start>

0003f150 <.do_clear_bss_loop>:
   3f150:	1d 92       	st	X+, r1

0003f152 <.do_clear_bss_start>:
   3f152:	ac 32       	cpi	r26, 0x2C	; 44
   3f154:	b2 07       	cpc	r27, r18
   3f156:	e1 f7       	brne	.-8      	; 0x3f150 <.do_clear_bss_loop>
   3f158:	01 d0       	rcall	.+2      	; 0x3f15c <main>
   3f15a:	b9 c6       	rjmp	.+3442   	; 0x3fece <_exit>

0003f15c <main>:

int main(void)
{
	/* Disable the watchdog timer to prevent
	 * eternal reset loop of doom and despair */
	MCUSR = 0;
   3f15c:	14 be       	out	0x34, r1	; 52
	wdt_disable();
   3f15e:	88 e1       	ldi	r24, 0x18	; 24
   3f160:	0f b6       	in	r0, 0x3f	; 63
   3f162:	f8 94       	cli
   3f164:	80 93 60 00 	sts	0x0060, r24
   3f168:	10 92 60 00 	sts	0x0060, r1
   3f16c:	0f be       	out	0x3f, r0	; 63
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
   3f16e:	2f ef       	ldi	r18, 0xFF	; 255
   3f170:	83 ec       	ldi	r24, 0xC3	; 195
   3f172:	99 e0       	ldi	r25, 0x09	; 9
   3f174:	21 50       	subi	r18, 0x01	; 1
   3f176:	80 40       	sbci	r24, 0x00	; 0
   3f178:	90 40       	sbci	r25, 0x00	; 0
   3f17a:	e1 f7       	brne	.-8      	; 0x3f174 <main+0x18>
   3f17c:	00 c0       	rjmp	.+0      	; 0x3f17e <main+0x22>
   3f17e:	00 00       	nop
	/* This code makes the following assumptions:
	 * No interrupts will execute
	 * SP points to RAMEND
	 * r1 contains zero */
	//cli();
	asm volatile("clr __zero_reg__");
   3f180:	11 24       	eor	r1, r1
	// 0x02 -> ClkIO/8 -> 500ns period, 32ms max
	// 0X03 -> ClkIO/64 -> 4us period, 256ms max
	// 0x04 -> ClkIO/256 -> 16us period, 1024ms max
	// 0x05 -> ClkIO/1024 -> 64us period, 4096ms max
	// Set up Timer 1 as timekeeper for LED flashing
	TCCR1B = _BV(CS12) | _BV(CS10); // Same thing as TCCR1B = 0x05;
   3f182:	85 e0       	ldi	r24, 0x05	; 5
   3f184:	80 93 81 00 	sts	0x0081, r24

	/* Write version information in the EEPROM */
	if(eeprom_read_byte(EEPROM_MAJVER) != ARIADNE_MAJVER)
   3f188:	80 e0       	ldi	r24, 0x00	; 0
   3f18a:	90 e0       	ldi	r25, 0x00	; 0
   3f18c:	8a d6       	rcall	.+3348   	; 0x3fea2 <__eerd_byte_m2560>
   3f18e:	88 23       	and	r24, r24
   3f190:	21 f0       	breq	.+8      	; 0x3f19a <main+0x3e>
		eeprom_write_byte(EEPROM_MAJVER, ARIADNE_MAJVER);
   3f192:	60 e0       	ldi	r22, 0x00	; 0
   3f194:	80 e0       	ldi	r24, 0x00	; 0
   3f196:	90 e0       	ldi	r25, 0x00	; 0
   3f198:	8c d6       	rcall	.+3352   	; 0x3feb2 <__eewr_byte_m2560>
	if(eeprom_read_byte(EEPROM_MINVER) != ARIADNE_MINVER)
   3f19a:	81 e0       	ldi	r24, 0x01	; 1
   3f19c:	90 e0       	ldi	r25, 0x00	; 0
   3f19e:	81 d6       	rcall	.+3330   	; 0x3fea2 <__eerd_byte_m2560>
   3f1a0:	84 30       	cpi	r24, 0x04	; 4
   3f1a2:	21 f0       	breq	.+8      	; 0x3f1ac <main+0x50>
		eeprom_write_byte(EEPROM_MINVER, ARIADNE_MINVER);
   3f1a4:	64 e0       	ldi	r22, 0x04	; 4
   3f1a6:	81 e0       	ldi	r24, 0x01	; 1
   3f1a8:	90 e0       	ldi	r25, 0x00	; 0
   3f1aa:	83 d6       	rcall	.+3334   	; 0x3feb2 <__eewr_byte_m2560>

	/* Initialize UART communication */
	serialInit();
   3f1ac:	61 d3       	rcall	.+1730   	; 0x3f870 <serialInit>
		buttonInit();
	)

	/* Initalize SPI communication */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_SPI);)
	spiInit();
   3f1ae:	91 d0       	rcall	.+290    	; 0x3f2d2 <spiInit>
	/* Initialize networking */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_NET);)
	netInit();
   3f1b0:	9b d0       	rcall	.+310    	; 0x3f2e8 <netInit>

	/* Initialize the UDP socket for tftp */
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_TFTP);)
	tftpInit();
   3f1b2:	66 d2       	rcall	.+1228   	; 0x3f680 <tftpInit>
#if defined(ANNOUNCE)
	DBG_MAIN_EX(tracePGMlnMain(mDebugMain_ANN);)
	announceInit();
#endif

	serialFlashing = FALSE;
   3f1b4:	10 92 2a 02 	sts	0x022A, r1
	tftpFlashing = FALSE;
   3f1b8:	10 92 2b 02 	sts	0x022B, r1
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
				// Delete first page of flash memory
				boot_page_erase(0);
   3f1bc:	c3 e0       	ldi	r28, 0x03	; 3
   3f1be:	c1 2c       	mov	r12, r1
   3f1c0:	d1 2c       	mov	r13, r1
   3f1c2:	76 01       	movw	r14, r12
	serialFlashing = FALSE;
	tftpFlashing = FALSE;

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
   3f1c4:	80 91 2a 02 	lds	r24, 0x022A
   3f1c8:	88 23       	and	r24, r24
   3f1ca:	29 f0       	breq	.+10     	; 0x3f1d6 <main+0x7a>
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
				break;

		// If there is no tftp flashing, poll serial
		if(!tftpFlashing)
   3f1cc:	80 91 2b 02 	lds	r24, 0x022B
   3f1d0:	88 23       	and	r24, r24
   3f1d2:	49 f0       	breq	.+18     	; 0x3f1e6 <main+0x8a>
   3f1d4:	04 c0       	rjmp	.+8      	; 0x3f1de <main+0x82>

	for(;;) {
		// If there is no serial flashing under way, poll tftp
		if(!serialFlashing)
			// If tftp recieved a FINAL_ACK, break
			if(tftpPoll() == 0)
   3f1d6:	77 d2       	rcall	.+1262   	; 0x3f6c6 <tftpPoll>
   3f1d8:	81 11       	cpse	r24, r1
   3f1da:	f8 cf       	rjmp	.-16     	; 0x3f1cc <main+0x70>
   3f1dc:	1c c0       	rjmp	.+56     	; 0x3f216 <main+0xba>
		/* As explained above this goes out */
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if(timedOut()) {
   3f1de:	a3 d3       	rcall	.+1862   	; 0x3f926 <timedOut>
   3f1e0:	81 11       	cpse	r24, r1
   3f1e2:	05 c0       	rjmp	.+10     	; 0x3f1ee <main+0x92>
   3f1e4:	ef cf       	rjmp	.-34     	; 0x3f1c4 <main+0x68>
				break;

		// If there is no tftp flashing, poll serial
		if(!tftpFlashing)
			// If flashing is done exit
			if(serialPoll() == 0)
   3f1e6:	6a d3       	rcall	.+1748   	; 0x3f8bc <serialPoll>
   3f1e8:	81 11       	cpse	r24, r1
   3f1ea:	f9 cf       	rjmp	.-14     	; 0x3f1de <main+0x82>
   3f1ec:	14 c0       	rjmp	.+40     	; 0x3f216 <main+0xba>
#if defined(ANNOUNCE)
		announcePoll();
#endif

		if(timedOut()) {
			if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_OK_VALUE) break;
   3f1ee:	82 e0       	ldi	r24, 0x02	; 2
   3f1f0:	90 e0       	ldi	r25, 0x00	; 0
   3f1f2:	57 d6       	rcall	.+3246   	; 0x3fea2 <__eerd_byte_m2560>
   3f1f4:	8e 3e       	cpi	r24, 0xEE	; 238
   3f1f6:	79 f0       	breq	.+30     	; 0x3f216 <main+0xba>

			//TODO: determine the conditions for reseting server OR reseting socket
			if(tftpFlashing == TRUE) {
   3f1f8:	80 91 2b 02 	lds	r24, 0x022B
   3f1fc:	81 30       	cpi	r24, 0x01	; 1
   3f1fe:	11 f7       	brne	.-60     	; 0x3f1c4 <main+0x68>
				// Delete first page of flash memory
				boot_page_erase(0);
   3f200:	f6 01       	movw	r30, r12
   3f202:	e0 92 5b 00 	sts	0x005B, r14
   3f206:	c0 93 57 00 	sts	0x0057, r28
   3f20a:	e8 95       	spm
				// Reinitialize TFTP
				tftpInit();
   3f20c:	39 d2       	rcall	.+1138   	; 0x3f680 <tftpInit>
				// Reset the timeout counter
				resetTick();
   3f20e:	82 d3       	rcall	.+1796   	; 0x3f914 <resetTick>
				// Unset tftp flag
				tftpFlashing = FALSE;
   3f210:	10 92 2b 02 	sts	0x022B, r1
   3f214:	d7 cf       	rjmp	.-82     	; 0x3f1c4 <main+0x68>
#endif  //DISABLE_BLINK
	}

	/* Exit to user application */
	DBG_MAIN(tracePGMlnMain(mDebugMain_EXIT);)
	asm volatile(
   3f216:	ee 27       	eor	r30, r30
   3f218:	ff 27       	eor	r31, r31
   3f21a:	09 94       	ijmp
		"clr	r31		\n\t"
		"ijmp	\n\t"
	);
	//appStart();
	//return(0); /* never reached */
}
   3f21c:	80 e0       	ldi	r24, 0x00	; 0
   3f21e:	90 e0       	ldi	r25, 0x00	; 0

0003f220 <__bad_interrupt>:
   3f220:	ef ce       	rjmp	.-546    	; 0x3f000 <__vectors>

0003f222 <spiWriteReg>:
		tracenum(address);
		tracePGM(mDebugSpi_COMMA);
		tracenum(value);
	)

	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
   3f222:	20 e5       	ldi	r18, 0x50	; 80
   3f224:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   3f226:	2c 98       	cbi	0x05, 4	; 5

	SPDR = SPI_WRITE;
   3f228:	20 ef       	ldi	r18, 0xF0	; 240
   3f22a:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3f22c:	0d b4       	in	r0, 0x2d	; 45
   3f22e:	07 fe       	sbrs	r0, 7
   3f230:	fd cf       	rjmp	.-6      	; 0x3f22c <spiWriteReg+0xa>

	SPDR = address >> 8;
   3f232:	29 2f       	mov	r18, r25
   3f234:	33 27       	eor	r19, r19
   3f236:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3f238:	0d b4       	in	r0, 0x2d	; 45
   3f23a:	07 fe       	sbrs	r0, 7
   3f23c:	fd cf       	rjmp	.-6      	; 0x3f238 <spiWriteReg+0x16>

	SPDR = address & 0xff;
   3f23e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   3f240:	0d b4       	in	r0, 0x2d	; 45
   3f242:	07 fe       	sbrs	r0, 7
   3f244:	fd cf       	rjmp	.-6      	; 0x3f240 <spiWriteReg+0x1e>

	SPDR = value;
   3f246:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
   3f248:	0d b4       	in	r0, 0x2d	; 45
   3f24a:	07 fe       	sbrs	r0, 7
   3f24c:	fd cf       	rjmp	.-6      	; 0x3f248 <spiWriteReg+0x26>

	SS_HIGH();
   3f24e:	2c 9a       	sbi	0x05, 4	; 5
	SPCR = 0; // Turn off SPI
   3f250:	1c bc       	out	0x2c, r1	; 44
   3f252:	08 95       	ret

0003f254 <spiWriteWord>:
}

void spiWriteWord(uint16_t address, uint16_t value)
{
   3f254:	0f 93       	push	r16
   3f256:	1f 93       	push	r17
   3f258:	cf 93       	push	r28
   3f25a:	df 93       	push	r29
   3f25c:	8c 01       	movw	r16, r24
   3f25e:	eb 01       	movw	r28, r22
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, value >> 8);
   3f260:	67 2f       	mov	r22, r23
   3f262:	77 27       	eor	r23, r23
   3f264:	de df       	rcall	.-68     	; 0x3f222 <spiWriteReg>
	spiWriteReg(address, value & 0xff);
   3f266:	6c 2f       	mov	r22, r28
   3f268:	c8 01       	movw	r24, r16
   3f26a:	01 96       	adiw	r24, 0x01	; 1
}
   3f26c:	df 91       	pop	r29
   3f26e:	cf 91       	pop	r28
   3f270:	1f 91       	pop	r17
   3f272:	0f 91       	pop	r16

void spiWriteWord(uint16_t address, uint16_t value)
{
	// Write uint16_t to Ethernet controller
	spiWriteReg(address++, value >> 8);
	spiWriteReg(address, value & 0xff);
   3f274:	d6 cf       	rjmp	.-84     	; 0x3f222 <spiWriteReg>

0003f276 <spiReadReg>:
	)
	#endif

	uint8_t returnValue;

	SPCR = _BV(SPE) | _BV(MSTR);
   3f276:	20 e5       	ldi	r18, 0x50	; 80
   3f278:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
   3f27a:	2c 98       	cbi	0x05, 4	; 5

	SPDR = SPI_READ;
   3f27c:	2f e0       	ldi	r18, 0x0F	; 15
   3f27e:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3f280:	0d b4       	in	r0, 0x2d	; 45
   3f282:	07 fe       	sbrs	r0, 7
   3f284:	fd cf       	rjmp	.-6      	; 0x3f280 <spiReadReg+0xa>

	SPDR = address >> 8;
   3f286:	29 2f       	mov	r18, r25
   3f288:	33 27       	eor	r19, r19
   3f28a:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
   3f28c:	0d b4       	in	r0, 0x2d	; 45
   3f28e:	07 fe       	sbrs	r0, 7
   3f290:	fd cf       	rjmp	.-6      	; 0x3f28c <spiReadReg+0x16>

	SPDR = address & 0xff;
   3f292:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
   3f294:	0d b4       	in	r0, 0x2d	; 45
   3f296:	07 fe       	sbrs	r0, 7
   3f298:	fd cf       	rjmp	.-6      	; 0x3f294 <spiReadReg+0x1e>

	SPDR = 0;
   3f29a:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
   3f29c:	0d b4       	in	r0, 0x2d	; 45
   3f29e:	07 fe       	sbrs	r0, 7
   3f2a0:	fd cf       	rjmp	.-6      	; 0x3f29c <spiReadReg+0x26>

	SS_HIGH();
   3f2a2:	2c 9a       	sbi	0x05, 4	; 5
	returnValue = SPDR;
   3f2a4:	8e b5       	in	r24, 0x2e	; 46
	SPCR = 0;
   3f2a6:	1c bc       	out	0x2c, r1	; 44

	return(returnValue);
}
   3f2a8:	08 95       	ret

0003f2aa <spiReadWord>:

uint16_t spiReadWord(uint16_t address)
{
   3f2aa:	1f 93       	push	r17
   3f2ac:	cf 93       	push	r28
   3f2ae:	df 93       	push	r29
   3f2b0:	ec 01       	movw	r28, r24
	// Read uint16_t from Ethernet controller
	return((spiReadReg(address) << 8) | spiReadReg(address + 1));
   3f2b2:	e1 df       	rcall	.-62     	; 0x3f276 <spiReadReg>
   3f2b4:	18 2f       	mov	r17, r24
   3f2b6:	ce 01       	movw	r24, r28
   3f2b8:	01 96       	adiw	r24, 0x01	; 1
   3f2ba:	dd df       	rcall	.-70     	; 0x3f276 <spiReadReg>
   3f2bc:	21 2f       	mov	r18, r17
   3f2be:	30 e0       	ldi	r19, 0x00	; 0
   3f2c0:	32 2f       	mov	r19, r18
   3f2c2:	22 27       	eor	r18, r18
}
   3f2c4:	a9 01       	movw	r20, r18
   3f2c6:	48 2b       	or	r20, r24
   3f2c8:	ca 01       	movw	r24, r20
   3f2ca:	df 91       	pop	r29
   3f2cc:	cf 91       	pop	r28
   3f2ce:	1f 91       	pop	r17
   3f2d0:	08 95       	ret

0003f2d2 <spiInit>:
	 * At this stage all pins are set to HIGH. This in fact DISABLES SPI for both Ethernet and SD.
	 * SS pin for ethernet is pulled low just in time for reading or writing data inside those
	 * functions. */

	/** Set SPI pins high */
	SPI_PORT = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
   3f2d2:	8f e0       	ldi	r24, 0x0F	; 15
   3f2d4:	85 b9       	out	0x05, r24	; 5
	/** Set SPI pins as output */
	SPI_DDR = _BV(SCK) | _BV(MOSI) | _BV(SS);
   3f2d6:	87 e0       	ldi	r24, 0x07	; 7
   3f2d8:	84 b9       	out	0x04, r24	; 4

	#if (ETH_SS != SS)
	/** Initialize extra SS pin used in some boards (mega) */
	/** Set ethernet SS high */
	ETH_PORT |= _BV(ETH_SS);
   3f2da:	2c 9a       	sbi	0x05, 4	; 5
	/** Set ethernet SS as output */
	ETH_DDR |= _BV(ETH_SS);
   3f2dc:	24 9a       	sbi	0x04, 4	; 4
	#endif

	/** Disable SD card */
	/** Set SD SS pin high */
	#ifndef NOT_SHIELD  //don't do anything to the pin if the SD hardware is not installed
	SD_PORT |= _BV(SD_SS);
   3f2de:	a5 9a       	sbi	0x14, 5	; 20
	/** Set SD SS pin as output */
	SD_DDR |= _BV(SD_SS);
   3f2e0:	9d 9a       	sbi	0x13, 5	; 19
	#endif  //LED != SCK
	#endif  //DISABLE_BLINK

	/** Set up SPI
	 ** Set the Double SPI Speed Bit */
	SPSR = (1 << SPI2X);
   3f2e2:	81 e0       	ldi	r24, 0x01	; 1
   3f2e4:	8d bd       	out	0x2d, r24	; 45
   3f2e6:	08 95       	ret

0003f2e8 <netInit>:
	0x55          // TMSR Tx Memory Size Register, 2K per socket
};


void netInit(void)
{
   3f2e8:	0f 93       	push	r16
   3f2ea:	1f 93       	push	r17
   3f2ec:	cf 93       	push	r28
   3f2ee:	df 93       	push	r29
	uint8_t i;

	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
   3f2f0:	83 e0       	ldi	r24, 0x03	; 3
   3f2f2:	90 e0       	ldi	r25, 0x00	; 0
   3f2f4:	d6 d5       	rcall	.+2988   	; 0x3fea2 <__eerd_byte_m2560>
   3f2f6:	85 35       	cpi	r24, 0x55	; 85
   3f2f8:	29 f0       	breq	.+10     	; 0x3f304 <netInit+0x1c>
   3f2fa:	00 e0       	ldi	r16, 0x00	; 0
   3f2fc:	12 e0       	ldi	r17, 0x02	; 2
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
   3f2fe:	c0 e0       	ldi	r28, 0x00	; 0
   3f300:	d0 e0       	ldi	r29, 0x00	; 0
   3f302:	13 c0       	rjmp	.+38     	; 0x3f32a <netInit+0x42>
   3f304:	84 e0       	ldi	r24, 0x04	; 4
   3f306:	90 e0       	ldi	r25, 0x00	; 0
   3f308:	cc d5       	rcall	.+2968   	; 0x3fea2 <__eerd_byte_m2560>
   3f30a:	8a 3a       	cpi	r24, 0xAA	; 170
   3f30c:	b1 f7       	brne	.-20     	; 0x3f2fa <netInit+0x12>
   3f30e:	01 e0       	ldi	r16, 0x01	; 1
   3f310:	12 e0       	ldi	r17, 0x02	; 2
   3f312:	c5 e0       	ldi	r28, 0x05	; 5
   3f314:	d0 e0       	ldi	r29, 0x00	; 0

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
   3f316:	ce 01       	movw	r24, r28
   3f318:	c4 d5       	rcall	.+2952   	; 0x3fea2 <__eerd_byte_m2560>
   3f31a:	f8 01       	movw	r30, r16
   3f31c:	81 93       	st	Z+, r24
   3f31e:	8f 01       	movw	r16, r30
   3f320:	21 96       	adiw	r28, 0x01	; 1
	/* Pull in altered network settings, if available,
	 * from AVR EEPROM (if signature bytes are set) */
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
		&& (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
   3f322:	c7 31       	cpi	r28, 0x17	; 23
   3f324:	d1 05       	cpc	r29, r1
   3f326:	b9 f7       	brne	.-18     	; 0x3f316 <netInit+0x2e>
   3f328:	e8 cf       	rjmp	.-48     	; 0x3f2fa <netInit+0x12>
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		spiWriteReg(i, registerBuffer[i]);
   3f32a:	f8 01       	movw	r30, r16
   3f32c:	61 91       	ld	r22, Z+
   3f32e:	8f 01       	movw	r16, r30
   3f330:	ce 01       	movw	r24, r28
   3f332:	77 df       	rcall	.-274    	; 0x3f222 <spiWriteReg>
   3f334:	21 96       	adiw	r28, 0x01	; 1
			if(i != 14) putch(0x2E);
		}
	)

	/** Configure Wiznet chip. Network settings */
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
   3f336:	cc 31       	cpi	r28, 0x1C	; 28
   3f338:	d1 05       	cpc	r29, r1
   3f33a:	b9 f7       	brne	.-18     	; 0x3f32a <netInit+0x42>
		spiWriteReg(i, registerBuffer[i]);

	DBG_NET(tracePGMlnNet(mDebugNet_DONE);)
}
   3f33c:	df 91       	pop	r29
   3f33e:	cf 91       	pop	r28
   3f340:	1f 91       	pop	r17
   3f342:	0f 91       	pop	r16
   3f344:	08 95       	ret

0003f346 <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
   3f346:	cf 93       	push	r28
   3f348:	df 93       	push	r29
   3f34a:	ec 01       	movw	r28, r24
	DBG_TFTP(
		tracePGMlnTftp(mDebugTftp_SOCK);
		tracenum(port);
	)

	spiWriteReg(REG_S3_CR, CR_CLOSE);
   3f34c:	60 e1       	ldi	r22, 0x10	; 16
   3f34e:	81 e0       	ldi	r24, 0x01	; 1
   3f350:	97 e0       	ldi	r25, 0x07	; 7
   3f352:	67 df       	rcall	.-306    	; 0x3f222 <spiWriteReg>

	do {
		// Write TFTP Port
		spiWriteWord(REG_S3_PORT0, port);
   3f354:	be 01       	movw	r22, r28
   3f356:	84 e0       	ldi	r24, 0x04	; 4
   3f358:	97 e0       	ldi	r25, 0x07	; 7
   3f35a:	7c df       	rcall	.-264    	; 0x3f254 <spiWriteWord>
		// Write mode
		spiWriteReg(REG_S3_MR, MR_UDP);
   3f35c:	62 e0       	ldi	r22, 0x02	; 2
   3f35e:	80 e0       	ldi	r24, 0x00	; 0
   3f360:	97 e0       	ldi	r25, 0x07	; 7
   3f362:	5f df       	rcall	.-322    	; 0x3f222 <spiWriteReg>
		// Open Socket
		spiWriteReg(REG_S3_CR, CR_OPEN);
   3f364:	61 e0       	ldi	r22, 0x01	; 1
   3f366:	81 e0       	ldi	r24, 0x01	; 1
   3f368:	97 e0       	ldi	r25, 0x07	; 7
   3f36a:	5b df       	rcall	.-330    	; 0x3f222 <spiWriteReg>

		// Read Status
		if(spiReadReg(REG_S3_SR) != SOCK_UDP)
   3f36c:	83 e0       	ldi	r24, 0x03	; 3
   3f36e:	97 e0       	ldi	r25, 0x07	; 7
   3f370:	82 df       	rcall	.-252    	; 0x3f276 <spiReadReg>
   3f372:	82 32       	cpi	r24, 0x22	; 34
   3f374:	21 f0       	breq	.+8      	; 0x3f37e <sockInit+0x38>
			// Close Socket if it wasn't initialized correctly
			spiWriteReg(REG_S3_CR, CR_CLOSE);
   3f376:	60 e1       	ldi	r22, 0x10	; 16
   3f378:	81 e0       	ldi	r24, 0x01	; 1
   3f37a:	97 e0       	ldi	r25, 0x07	; 7
   3f37c:	52 df       	rcall	.-348    	; 0x3f222 <spiWriteReg>

		// If socket correctly opened continue
	} while(spiReadReg(REG_S3_SR) != SOCK_UDP);
   3f37e:	83 e0       	ldi	r24, 0x03	; 3
   3f380:	97 e0       	ldi	r25, 0x07	; 7
   3f382:	79 df       	rcall	.-270    	; 0x3f276 <spiReadReg>
   3f384:	82 32       	cpi	r24, 0x22	; 34
   3f386:	31 f7       	brne	.-52     	; 0x3f354 <sockInit+0xe>
}
   3f388:	df 91       	pop	r29
   3f38a:	cf 91       	pop	r28
   3f38c:	08 95       	ret

0003f38e <processPacket>:
#if (DEBUG_TFTP > 0)
static uint8_t processPacket(uint16_t packetSize)
#else
static uint8_t processPacket(void)
#endif
{
   3f38e:	2f 92       	push	r2
   3f390:	3f 92       	push	r3
   3f392:	4f 92       	push	r4
   3f394:	5f 92       	push	r5
   3f396:	6f 92       	push	r6
   3f398:	7f 92       	push	r7
   3f39a:	8f 92       	push	r8
   3f39c:	9f 92       	push	r9
   3f39e:	af 92       	push	r10
   3f3a0:	bf 92       	push	r11
   3f3a2:	cf 92       	push	r12
   3f3a4:	df 92       	push	r13
   3f3a6:	ef 92       	push	r14
   3f3a8:	ff 92       	push	r15
   3f3aa:	0f 93       	push	r16
   3f3ac:	1f 93       	push	r17
   3f3ae:	cf 93       	push	r28
   3f3b0:	df 93       	push	r29
   3f3b2:	cd b7       	in	r28, 0x3d	; 61
   3f3b4:	de b7       	in	r29, 0x3e	; 62
   3f3b6:	cd 50       	subi	r28, 0x0D	; 13
   3f3b8:	d2 40       	sbci	r29, 0x02	; 2
   3f3ba:	de bf       	out	0x3e, r29	; 62
   3f3bc:	cd bf       	out	0x3d, r28	; 61

		DBG_BTN(button();)
	)

	// Read data from chip to buffer
	readPointer = spiReadWord(REG_S3_RX_RD0);
   3f3be:	88 e2       	ldi	r24, 0x28	; 40
   3f3c0:	97 e0       	ldi	r25, 0x07	; 7
   3f3c2:	73 df       	rcall	.-282    	; 0x3f2aa <spiReadWord>
	DBG_TFTP_EX(
		tracePGMlnTftp(mDebugTftp_RPTR);
		tracenum(readPointer);
	)

	if(readPointer == 0) readPointer += S3_RX_START;
   3f3c4:	00 97       	sbiw	r24, 0x00	; 0
   3f3c6:	11 f4       	brne	.+4      	; 0x3f3cc <processPacket+0x3e>
   3f3c8:	80 e0       	ldi	r24, 0x00	; 0
   3f3ca:	98 e7       	ldi	r25, 0x78	; 120
   3f3cc:	8e 01       	movw	r16, r28
   3f3ce:	0f 5f       	subi	r16, 0xFF	; 255
   3f3d0:	1f 4f       	sbci	r17, 0xFF	; 255
   3f3d2:	6e 01       	movw	r12, r28
   3f3d4:	23 ef       	ldi	r18, 0xF3	; 243
   3f3d6:	c2 1a       	sub	r12, r18
   3f3d8:	2d ef       	ldi	r18, 0xFD	; 253
   3f3da:	d2 0a       	sbc	r13, r18
   3f3dc:	58 01       	movw	r10, r16

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
   3f3de:	0c 15       	cp	r16, r12
   3f3e0:	1d 05       	cpc	r17, r13
   3f3e2:	89 f0       	breq	.+34     	; 0x3f406 <processPacket+0x78>
				tracePGMlnTftp(mDebugTftp_RPOS);
				tracenum(readPointer);
			}
		)

		*bufPtr++ = spiReadReg(readPointer++);
   3f3e4:	7c 01       	movw	r14, r24
   3f3e6:	ef ef       	ldi	r30, 0xFF	; 255
   3f3e8:	ee 1a       	sub	r14, r30
   3f3ea:	fe 0a       	sbc	r15, r30
   3f3ec:	44 df       	rcall	.-376    	; 0x3f276 <spiReadReg>
   3f3ee:	f8 01       	movw	r30, r16
   3f3f0:	81 93       	st	Z+, r24
   3f3f2:	8f 01       	movw	r16, r30

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
   3f3f4:	e1 14       	cp	r14, r1
   3f3f6:	f0 e8       	ldi	r31, 0x80	; 128
   3f3f8:	ff 06       	cpc	r15, r31
   3f3fa:	19 f4       	brne	.+6      	; 0x3f402 <processPacket+0x74>
   3f3fc:	e1 2c       	mov	r14, r1
   3f3fe:	e8 e7       	ldi	r30, 0x78	; 120
   3f400:	fe 2e       	mov	r15, r30
   3f402:	c7 01       	movw	r24, r14
   3f404:	ec cf       	rjmp	.-40     	; 0x3f3de <processPacket+0x50>
	}

	spiWriteWord(REG_S3_RX_RD0, readPointer);     // Write back new pointer
   3f406:	bc 01       	movw	r22, r24
   3f408:	88 e2       	ldi	r24, 0x28	; 40
   3f40a:	97 e0       	ldi	r25, 0x07	; 7
   3f40c:	23 df       	rcall	.-442    	; 0x3f254 <spiWriteWord>
	spiWriteReg(REG_S3_CR, CR_RECV);
   3f40e:	60 e4       	ldi	r22, 0x40	; 64
   3f410:	81 e0       	ldi	r24, 0x01	; 1
   3f412:	97 e0       	ldi	r25, 0x07	; 7
   3f414:	06 df       	rcall	.-500    	; 0x3f222 <spiWriteReg>

	while(spiReadReg(REG_S3_CR));
   3f416:	81 e0       	ldi	r24, 0x01	; 1
   3f418:	97 e0       	ldi	r25, 0x07	; 7
   3f41a:	2d df       	rcall	.-422    	; 0x3f276 <spiReadReg>
   3f41c:	81 11       	cpse	r24, r1
   3f41e:	fb cf       	rjmp	.-10     	; 0x3f416 <processPacket+0x88>
   3f420:	75 01       	movw	r14, r10
   3f422:	0c e0       	ldi	r16, 0x0C	; 12
   3f424:	17 e0       	ldi	r17, 0x07	; 7
	)

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) spiWriteReg(REG_S3_DIPR0 + i, buffer[i]);
   3f426:	f7 01       	movw	r30, r14
   3f428:	61 91       	ld	r22, Z+
   3f42a:	7f 01       	movw	r14, r30
   3f42c:	c8 01       	movw	r24, r16
   3f42e:	f9 de       	rcall	.-526    	; 0x3f222 <spiWriteReg>
   3f430:	0f 5f       	subi	r16, 0xFF	; 255
   3f432:	1f 4f       	sbci	r17, 0xFF	; 255
   3f434:	02 31       	cpi	r16, 0x12	; 18
   3f436:	f7 e0       	ldi	r31, 0x07	; 7
   3f438:	1f 07       	cpc	r17, r31
   3f43a:	a9 f7       	brne	.-22     	; 0x3f426 <processPacket+0x98>

	DBG_TFTP(tracePGMlnTftp(mDebugTftp_RADDR);)

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
   3f43c:	0f 81       	ldd	r16, Y+7	; 0x07
   3f43e:	10 e0       	ldi	r17, 0x00	; 0
   3f440:	10 2f       	mov	r17, r16
   3f442:	00 27       	eor	r16, r16
   3f444:	88 85       	ldd	r24, Y+8	; 0x08
   3f446:	08 0f       	add	r16, r24
   3f448:	11 1d       	adc	r17, r1
	uint16_t tftpOpcode  = (buffer[8] << 8) + buffer[9];
   3f44a:	29 85       	ldd	r18, Y+9	; 0x09
   3f44c:	30 e0       	ldi	r19, 0x00	; 0
   3f44e:	32 2f       	mov	r19, r18
   3f450:	22 27       	eor	r18, r18
   3f452:	8a 85       	ldd	r24, Y+10	; 0x0a
   3f454:	28 0f       	add	r18, r24
   3f456:	31 1d       	adc	r19, r1
	uint16_t tftpBlock   = (buffer[10] << 8) + buffer[11];
   3f458:	8b 85       	ldd	r24, Y+11	; 0x0b
   3f45a:	90 e0       	ldi	r25, 0x00	; 0
   3f45c:	f8 2e       	mov	r15, r24
   3f45e:	ee 24       	eor	r14, r14
   3f460:	4c 85       	ldd	r20, Y+12	; 0x0c
   3f462:	e4 0e       	add	r14, r20
   3f464:	f1 1c       	adc	r15, r1
		tracenum(tftpOpcode);
		tracePGM(mDebugTftp_DLEN);
		tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
	)

	if((tftpOpcode == TFTP_OPCODE_DATA)
   3f466:	23 30       	cpi	r18, 0x03	; 3
   3f468:	31 05       	cpc	r19, r1
   3f46a:	91 f4       	brne	.+36     	; 0x3f490 <processPacket+0x102>
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
   3f46c:	29 ef       	ldi	r18, 0xF9	; 249
   3f46e:	e2 16       	cp	r14, r18
   3f470:	21 e0       	ldi	r18, 0x01	; 1
   3f472:	f2 06       	cpc	r15, r18
   3f474:	a8 f5       	brcc	.+106    	; 0x3f4e0 <processPacket+0x152>
   3f476:	20 91 20 02 	lds	r18, 0x0220
   3f47a:	30 91 21 02 	lds	r19, 0x0221
   3f47e:	e2 16       	cp	r14, r18
   3f480:	f3 06       	cpc	r15, r19
   3f482:	70 f1       	brcs	.+92     	; 0x3f4e0 <processPacket+0x152>
   3f484:	2f 5f       	subi	r18, 0xFF	; 255
   3f486:	3f 4f       	sbci	r19, 0xFF	; 255
   3f488:	2e 15       	cp	r18, r14
   3f48a:	3f 05       	cpc	r19, r15
   3f48c:	48 f1       	brcs	.+82     	; 0x3f4e0 <processPacket+0x152>
   3f48e:	24 c0       	rjmp	.+72     	; 0x3f4d8 <processPacket+0x14a>
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   3f490:	05 30       	cpi	r16, 0x05	; 5
   3f492:	12 40       	sbci	r17, 0x02	; 2
   3f494:	28 f5       	brcc	.+74     	; 0x3f4e0 <processPacket+0x152>

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   3f496:	24 30       	cpi	r18, 0x04	; 4
   3f498:	31 05       	cpc	r19, r1
   3f49a:	d0 f4       	brcc	.+52     	; 0x3f4d0 <processPacket+0x142>
   3f49c:	21 30       	cpi	r18, 0x01	; 1
   3f49e:	31 05       	cpc	r19, r1
   3f4a0:	31 f1       	breq	.+76     	; 0x3f4ee <processPacket+0x160>
   3f4a2:	22 30       	cpi	r18, 0x02	; 2
   3f4a4:	31 05       	cpc	r19, r1
   3f4a6:	e1 f4       	brne	.+56     	; 0x3f4e0 <processPacket+0x152>
			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPRRQ);)
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
   3f4a8:	35 d2       	rcall	.+1130   	; 0x3f914 <resetTick>

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPWRQ);)

			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
   3f4aa:	6f ef       	ldi	r22, 0xFF	; 255
   3f4ac:	82 e0       	ldi	r24, 0x02	; 2
   3f4ae:	90 e0       	ldi	r25, 0x00	; 0
   3f4b0:	00 d5       	rcall	.+2560   	; 0x3feb2 <__eewr_byte_m2560>

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3f4b2:	80 91 28 02 	lds	r24, 0x0228
   3f4b6:	90 91 29 02 	lds	r25, 0x0229
   3f4ba:	45 df       	rcall	.-374    	; 0x3f346 <sockInit>
#else
				tracenum(tftpTransferPort);
#endif
			)

			lastPacket = highPacket = 0;
   3f4bc:	10 92 21 02 	sts	0x0221, r1
   3f4c0:	10 92 20 02 	sts	0x0220, r1
   3f4c4:	10 92 23 02 	sts	0x0223, r1
   3f4c8:	10 92 22 02 	sts	0x0222, r1
			returnCode = ACK; // Send back acknowledge for packet 0
   3f4cc:	22 e0       	ldi	r18, 0x02	; 2
   3f4ce:	44 c0       	rjmp	.+136    	; 0x3f558 <processPacket+0x1ca>

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
   3f4d0:	26 30       	cpi	r18, 0x06	; 6
   3f4d2:	31 05       	cpc	r19, r1
   3f4d4:	60 f0       	brcs	.+24     	; 0x3f4ee <processPacket+0x160>
   3f4d6:	04 c0       	rjmp	.+8      	; 0x3f4e0 <processPacket+0x152>

	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
   3f4d8:	05 30       	cpi	r16, 0x05	; 5
   3f4da:	82 e0       	ldi	r24, 0x02	; 2
   3f4dc:	18 07       	cpc	r17, r24
   3f4de:	68 f0       	brcs	.+26     	; 0x3f4fa <processPacket+0x16c>
			)

#if defined(RANDOM_TFTP_DATA_PORT)
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
   3f4e0:	80 91 28 02 	lds	r24, 0x0228
   3f4e4:	90 91 29 02 	lds	r25, 0x0229
   3f4e8:	2e df       	rcall	.-420    	; 0x3f346 <sockInit>
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
   3f4ea:	21 e0       	ldi	r18, 0x01	; 1
   3f4ec:	35 c0       	rjmp	.+106    	; 0x3f558 <processPacket+0x1ca>
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
   3f4ee:	c3 5f       	subi	r28, 0xF3	; 243
   3f4f0:	dd 4f       	sbci	r29, 0xFD	; 253
   3f4f2:	18 82       	st	Y, r1
   3f4f4:	cd 50       	subi	r28, 0x0D	; 13
   3f4f6:	d2 40       	sbci	r29, 0x02	; 2
   3f4f8:	a7 c0       	rjmp	.+334    	; 0x3f648 <processPacket+0x2ba>
			returnCode = ACK; // Send back acknowledge for packet 0
			break;

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
   3f4fa:	0c d2       	rcall	.+1048   	; 0x3f914 <resetTick>

			DBG_TFTP(tracePGMlnTftp(mDebugTftp_OPDATA);)

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
   3f4fc:	04 50       	subi	r16, 0x04	; 4
   3f4fe:	11 09       	sbc	r17, r1
			lastPacket = tftpBlock;
   3f500:	f0 92 23 02 	sts	0x0223, r15
   3f504:	e0 92 22 02 	sts	0x0222, r14
#if defined(RAMPZ)
			writeAddr = (((address_t)((tftpBlock - 1)/0x80) << 16) | ((address_t)((tftpBlock - 1)%0x80) << 9));
   3f508:	c7 01       	movw	r24, r14
   3f50a:	01 97       	sbiw	r24, 0x01	; 1
   3f50c:	6c 01       	movw	r12, r24
   3f50e:	e1 2c       	mov	r14, r1
   3f510:	f1 2c       	mov	r15, r1
   3f512:	29 e0       	ldi	r18, 0x09	; 9
   3f514:	cc 0c       	add	r12, r12
   3f516:	dd 1c       	adc	r13, r13
   3f518:	ee 1c       	adc	r14, r14
   3f51a:	ff 1c       	adc	r15, r15
   3f51c:	2a 95       	dec	r18
   3f51e:	d1 f7       	brne	.-12     	; 0x3f514 <processPacket+0x186>
   3f520:	ee 24       	eor	r14, r14
   3f522:	ff 24       	eor	r15, r15
   3f524:	88 0f       	add	r24, r24
   3f526:	89 2f       	mov	r24, r25
   3f528:	88 1f       	adc	r24, r24
   3f52a:	99 0b       	sbc	r25, r25
   3f52c:	91 95       	neg	r25
   3f52e:	a0 e0       	ldi	r26, 0x00	; 0
   3f530:	b0 e0       	ldi	r27, 0x00	; 0
   3f532:	dc 01       	movw	r26, r24
   3f534:	99 27       	eor	r25, r25
   3f536:	88 27       	eor	r24, r24
   3f538:	c8 2a       	or	r12, r24
   3f53a:	d9 2a       	or	r13, r25
   3f53c:	ea 2a       	or	r14, r26
   3f53e:	fb 2a       	or	r15, r27
#else
			writeAddr = (address_t)((address_t)(tftpBlock - 1) << 9); // Flash write address for this block
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
   3f540:	d7 01       	movw	r26, r14
   3f542:	c6 01       	movw	r24, r12
   3f544:	80 0f       	add	r24, r16
   3f546:	91 1f       	adc	r25, r17
   3f548:	a1 1d       	adc	r26, r1
   3f54a:	b1 1d       	adc	r27, r1
   3f54c:	81 30       	cpi	r24, 0x01	; 1
   3f54e:	90 4f       	sbci	r25, 0xF0	; 240
   3f550:	a3 40       	sbci	r26, 0x03	; 3
   3f552:	b1 05       	cpc	r27, r1
   3f554:	38 f0       	brcs	.+14     	; 0x3f564 <processPacket+0x1d6>
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.

				DBG_TFTP(tracePGMlnTftp(mDebugTftp_FULL);)

				returnCode = ERROR_FULL;
   3f556:	23 e0       	ldi	r18, 0x03	; 3
   3f558:	c3 5f       	subi	r28, 0xF3	; 243
   3f55a:	dd 4f       	sbci	r29, 0xFD	; 253
   3f55c:	28 83       	st	Y, r18
   3f55e:	cd 50       	subi	r28, 0x0D	; 13
   3f560:	d2 40       	sbci	r29, 0x02	; 2
   3f562:	72 c0       	rjmp	.+228    	; 0x3f648 <processPacket+0x2ba>
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
   3f564:	01 15       	cp	r16, r1
   3f566:	f2 e0       	ldi	r31, 0x02	; 2
   3f568:	1f 07       	cpc	r17, r31
   3f56a:	10 f4       	brcc	.+4      	; 0x3f570 <processPacket+0x1e2>
   3f56c:	24 e0       	ldi	r18, 0x04	; 4
   3f56e:	01 c0       	rjmp	.+2      	; 0x3f572 <processPacket+0x1e4>
				else returnCode = ACK;
   3f570:	22 e0       	ldi	r18, 0x02	; 2
   3f572:	c3 5f       	subi	r28, 0xF3	; 243
   3f574:	dd 4f       	sbci	r29, 0xFD	; 253
   3f576:	28 83       	st	Y, r18
   3f578:	cd 50       	subi	r28, 0x0D	; 13
   3f57a:	d2 40       	sbci	r29, 0x02	; 2

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
   3f57c:	00 23       	and	r16, r16
   3f57e:	19 f0       	breq	.+6      	; 0x3f586 <processPacket+0x1f8>
   3f580:	0f 5f       	subi	r16, 0xFF	; 255
   3f582:	1f 4f       	sbci	r17, 0xFF	; 255
   3f584:	fb cf       	rjmp	.-10     	; 0x3f57c <processPacket+0x1ee>
				DBG_TFTP(
					tracePGMlnTftp(mDebugTftp_PLEN);
					tracenum(packetLength);
				)

				if(writeAddr == 0) {
   3f586:	c1 14       	cp	r12, r1
   3f588:	d1 04       	cpc	r13, r1
   3f58a:	e1 04       	cpc	r14, r1
   3f58c:	f1 04       	cpc	r15, r1
   3f58e:	19 f4       	brne	.+6      	; 0x3f596 <processPacket+0x208>
					// First sector - validate
					if(!validImage(pageBase)) {
   3f590:	ce 01       	movw	r24, r28
   3f592:	0d 96       	adiw	r24, 0x0d	; 13
   3f594:	59 d1       	rcall	.+690    	; 0x3f848 <validImage>
   3f596:	de 01       	movw	r26, r28
   3f598:	1d 96       	adiw	r26, 0x0d	; 13
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3f59a:	20 e0       	ldi	r18, 0x00	; 0
   3f59c:	30 e0       	ldi	r19, 0x00	; 0
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3f59e:	99 24       	eor	r9, r9
   3f5a0:	93 94       	inc	r9
					)

					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3f5a2:	26 01       	movw	r4, r12
   3f5a4:	37 01       	movw	r6, r14
   3f5a6:	81 e0       	ldi	r24, 0x01	; 1
   3f5a8:	58 1a       	sub	r5, r24
   3f5aa:	61 08       	sbc	r6, r1
   3f5ac:	71 08       	sbc	r7, r1
   3f5ae:	f3 e0       	ldi	r31, 0x03	; 3
   3f5b0:	8f 2e       	mov	r8, r31
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3f5b2:	85 e0       	ldi	r24, 0x05	; 5
   3f5b4:	38 2e       	mov	r3, r24
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   3f5b6:	91 e1       	ldi	r25, 0x11	; 17
   3f5b8:	29 2e       	mov	r2, r25
					}
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
   3f5ba:	20 17       	cp	r18, r16
   3f5bc:	31 07       	cpc	r19, r17
   3f5be:	08 f0       	brcs	.+2      	; 0x3f5c2 <processPacket+0x234>
   3f5c0:	38 c0       	rjmp	.+112    	; 0x3f632 <processPacket+0x2a4>
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
   3f5c2:	c7 01       	movw	r24, r14
   3f5c4:	b6 01       	movw	r22, r12
   3f5c6:	62 0f       	add	r22, r18
   3f5c8:	73 1f       	adc	r23, r19
   3f5ca:	81 1d       	adc	r24, r1
   3f5cc:	91 1d       	adc	r25, r1
   3f5ce:	f5 01       	movw	r30, r10
   3f5d0:	e2 0f       	add	r30, r18
   3f5d2:	f3 1f       	adc	r31, r19
				}

				// Flash packets
				uint16_t writeValue;
				for(offset = 0; offset < packetLength;) {
					writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
   3f5d4:	45 85       	ldd	r20, Z+13	; 0x0d
   3f5d6:	50 e0       	ldi	r21, 0x00	; 0
   3f5d8:	54 2f       	mov	r21, r20
   3f5da:	44 27       	eor	r20, r20
   3f5dc:	ec 91       	ld	r30, X
   3f5de:	4e 2b       	or	r20, r30
					boot_page_fill(writeAddr + offset, writeValue);
   3f5e0:	0a 01       	movw	r0, r20
   3f5e2:	fb 01       	movw	r30, r22
   3f5e4:	80 93 5b 00 	sts	0x005B, r24
   3f5e8:	90 92 57 00 	sts	0x0057, r9
   3f5ec:	e8 95       	spm
   3f5ee:	11 24       	eor	r1, r1
							tracePGM(mDebugTftp_OFFSET);
							tracenum(writeAddr + offset);
						}
					)

					offset += 2;
   3f5f0:	2e 5f       	subi	r18, 0xFE	; 254
   3f5f2:	3f 4f       	sbci	r19, 0xFF	; 255

					if(offset % SPM_PAGESIZE == 0) {
   3f5f4:	21 11       	cpse	r18, r1
   3f5f6:	1b c0       	rjmp	.+54     	; 0x3f62e <processPacket+0x2a0>
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
   3f5f8:	b3 01       	movw	r22, r6
   3f5fa:	a2 01       	movw	r20, r4
   3f5fc:	42 0f       	add	r20, r18
   3f5fe:	53 1f       	adc	r21, r19
   3f600:	61 1d       	adc	r22, r1
   3f602:	71 1d       	adc	r23, r1
   3f604:	fa 01       	movw	r30, r20
   3f606:	60 93 5b 00 	sts	0x005B, r22
   3f60a:	80 92 57 00 	sts	0x0057, r8
   3f60e:	e8 95       	spm
						boot_spm_busy_wait();
   3f610:	07 b6       	in	r0, 0x37	; 55
   3f612:	00 fc       	sbrc	r0, 0
   3f614:	fd cf       	rjmp	.-6      	; 0x3f610 <processPacket+0x282>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
   3f616:	fa 01       	movw	r30, r20
   3f618:	60 93 5b 00 	sts	0x005B, r22
   3f61c:	30 92 57 00 	sts	0x0057, r3
   3f620:	e8 95       	spm
						boot_spm_busy_wait();
   3f622:	07 b6       	in	r0, 0x37	; 55
   3f624:	00 fc       	sbrc	r0, 0
   3f626:	fd cf       	rjmp	.-6      	; 0x3f622 <processPacket+0x294>
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
   3f628:	20 92 57 00 	sts	0x0057, r2
   3f62c:	e8 95       	spm
   3f62e:	12 96       	adiw	r26, 0x02	; 2
   3f630:	c4 cf       	rjmp	.-120    	; 0x3f5ba <processPacket+0x22c>
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
   3f632:	c3 5f       	subi	r28, 0xF3	; 243
   3f634:	dd 4f       	sbci	r29, 0xFD	; 253
   3f636:	28 81       	ld	r18, Y
   3f638:	cd 50       	subi	r28, 0x0D	; 13
   3f63a:	d2 40       	sbci	r29, 0x02	; 2
   3f63c:	24 30       	cpi	r18, 0x04	; 4
   3f63e:	21 f4       	brne	.+8      	; 0x3f648 <processPacket+0x2ba>
					// Hand over to application

					DBG_TFTP(tracePGMlnTftp(mDebugTftp_DONE);)

					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3f640:	6e ee       	ldi	r22, 0xEE	; 238
   3f642:	82 e0       	ldi	r24, 0x02	; 2
   3f644:	90 e0       	ldi	r25, 0x00	; 0
   3f646:	35 d4       	rcall	.+2154   	; 0x3feb2 <__eewr_byte_m2560>
			break;

	}

	return(returnCode);
}
   3f648:	c3 5f       	subi	r28, 0xF3	; 243
   3f64a:	dd 4f       	sbci	r29, 0xFD	; 253
   3f64c:	88 81       	ld	r24, Y
   3f64e:	cd 50       	subi	r28, 0x0D	; 13
   3f650:	d2 40       	sbci	r29, 0x02	; 2
   3f652:	c3 5f       	subi	r28, 0xF3	; 243
   3f654:	dd 4f       	sbci	r29, 0xFD	; 253
   3f656:	de bf       	out	0x3e, r29	; 62
   3f658:	cd bf       	out	0x3d, r28	; 61
   3f65a:	df 91       	pop	r29
   3f65c:	cf 91       	pop	r28
   3f65e:	1f 91       	pop	r17
   3f660:	0f 91       	pop	r16
   3f662:	ff 90       	pop	r15
   3f664:	ef 90       	pop	r14
   3f666:	df 90       	pop	r13
   3f668:	cf 90       	pop	r12
   3f66a:	bf 90       	pop	r11
   3f66c:	af 90       	pop	r10
   3f66e:	9f 90       	pop	r9
   3f670:	8f 90       	pop	r8
   3f672:	7f 90       	pop	r7
   3f674:	6f 90       	pop	r6
   3f676:	5f 90       	pop	r5
   3f678:	4f 90       	pop	r4
   3f67a:	3f 90       	pop	r3
   3f67c:	2f 90       	pop	r2
   3f67e:	08 95       	ret

0003f680 <tftpInit>:

/**
 * Initializes the network controller
 */
void tftpInit(void)
{
   3f680:	cf 93       	push	r28
	// Open socket
	sockInit(TFTP_PORT);
   3f682:	85 e4       	ldi	r24, 0x45	; 69
   3f684:	90 e0       	ldi	r25, 0x00	; 0
   3f686:	5f de       	rcall	.-834    	; 0x3f346 <sockInit>

#if defined(RANDOM_TFTP_DATA_PORT)
#else
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
   3f688:	87 e1       	ldi	r24, 0x17	; 23
   3f68a:	90 e0       	ldi	r25, 0x00	; 0
   3f68c:	0a d4       	rcall	.+2068   	; 0x3fea2 <__eerd_byte_m2560>
   3f68e:	8b 3b       	cpi	r24, 0xBB	; 187
   3f690:	91 f4       	brne	.+36     	; 0x3f6b6 <tftpInit+0x36>
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
   3f692:	89 e1       	ldi	r24, 0x19	; 25
   3f694:	90 e0       	ldi	r25, 0x00	; 0
   3f696:	05 d4       	rcall	.+2058   	; 0x3fea2 <__eerd_byte_m2560>
   3f698:	c8 2f       	mov	r28, r24
   3f69a:	88 e1       	ldi	r24, 0x18	; 24
   3f69c:	90 e0       	ldi	r25, 0x00	; 0
   3f69e:	01 d4       	rcall	.+2050   	; 0x3fea2 <__eerd_byte_m2560>
   3f6a0:	2c 2f       	mov	r18, r28
   3f6a2:	30 e0       	ldi	r19, 0x00	; 0
   3f6a4:	32 2f       	mov	r19, r18
   3f6a6:	22 27       	eor	r18, r18
   3f6a8:	28 0f       	add	r18, r24
   3f6aa:	31 1d       	adc	r19, r1
   3f6ac:	30 93 29 02 	sts	0x0229, r19
   3f6b0:	20 93 28 02 	sts	0x0228, r18
   3f6b4:	06 c0       	rjmp	.+12     	; 0x3f6c2 <tftpInit+0x42>
	else
		tftpTransferPort = TFTP_DATA_PORT;
   3f6b6:	89 e7       	ldi	r24, 0x79	; 121
   3f6b8:	97 eb       	ldi	r25, 0xB7	; 183
   3f6ba:	90 93 29 02 	sts	0x0229, r25
   3f6be:	80 93 28 02 	sts	0x0228, r24
#else
		tracePGMlnTftp(mDebugTftp_PORT);
		tracenum(tftpTransferPort);
#endif
	)
}
   3f6c2:	cf 91       	pop	r28
   3f6c4:	08 95       	ret

0003f6c6 <tftpPoll>:

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
   3f6c6:	af 92       	push	r10
   3f6c8:	bf 92       	push	r11
   3f6ca:	cf 92       	push	r12
   3f6cc:	df 92       	push	r13
   3f6ce:	ef 92       	push	r14
   3f6d0:	ff 92       	push	r15
   3f6d2:	0f 93       	push	r16
   3f6d4:	1f 93       	push	r17
   3f6d6:	cf 93       	push	r28
   3f6d8:	df 93       	push	r29
   3f6da:	cd b7       	in	r28, 0x3d	; 61
   3f6dc:	de b7       	in	r29, 0x3e	; 62
   3f6de:	c4 56       	subi	r28, 0x64	; 100
   3f6e0:	d1 09       	sbc	r29, r1
   3f6e2:	de bf       	out	0x3e, r29	; 62
   3f6e4:	cd bf       	out	0x3d, r28	; 61
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = spiReadWord(REG_S3_RX_RSR0);
   3f6e6:	86 e2       	ldi	r24, 0x26	; 38
   3f6e8:	97 e0       	ldi	r25, 0x07	; 7
   3f6ea:	df dd       	rcall	.-1090   	; 0x3f2aa <spiReadWord>
// 			_delay_ms(400);
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
   3f6ec:	89 2b       	or	r24, r25
   3f6ee:	11 f4       	brne	.+4      	; 0x3f6f4 <tftpPoll+0x2e>
		// Complete
		return(0);
	}

	// Tftp continues
	return(1);
   3f6f0:	81 e0       	ldi	r24, 0x01	; 1
   3f6f2:	9b c0       	rjmp	.+310    	; 0x3f82a <tftpPoll+0x164>
// 			packetSize = spiReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;
   3f6f4:	81 e0       	ldi	r24, 0x01	; 1
   3f6f6:	80 93 2b 02 	sts	0x022B, r24

		while((spiReadReg(REG_S3_IR) & IR_RECV)) {
   3f6fa:	82 e0       	ldi	r24, 0x02	; 2
   3f6fc:	97 e0       	ldi	r25, 0x07	; 7
   3f6fe:	bb dd       	rcall	.-1162   	; 0x3f276 <spiReadReg>
   3f700:	82 ff       	sbrs	r24, 2
   3f702:	0e c0       	rjmp	.+28     	; 0x3f720 <tftpPoll+0x5a>
			spiWriteReg(REG_S3_IR, IR_RECV);
   3f704:	64 e0       	ldi	r22, 0x04	; 4
   3f706:	82 e0       	ldi	r24, 0x02	; 2
   3f708:	97 e0       	ldi	r25, 0x07	; 7
   3f70a:	8b dd       	rcall	.-1258   	; 0x3f222 <spiWriteReg>
   3f70c:	2f ef       	ldi	r18, 0xFF	; 255
   3f70e:	37 e8       	ldi	r19, 0x87	; 135
   3f710:	83 e1       	ldi	r24, 0x13	; 19
   3f712:	21 50       	subi	r18, 0x01	; 1
   3f714:	30 40       	sbci	r19, 0x00	; 0
   3f716:	80 40       	sbci	r24, 0x00	; 0
   3f718:	e1 f7       	brne	.-8      	; 0x3f712 <tftpPoll+0x4c>
   3f71a:	00 c0       	rjmp	.+0      	; 0x3f71c <tftpPoll+0x56>
   3f71c:	00 00       	nop
   3f71e:	ed cf       	rjmp	.-38     	; 0x3f6fa <tftpPoll+0x34>
		// Process Packet and get TFTP response code
#if (DEBUG_TFTP > 0)
		packetSize = spiReadWord(REG_S3_RX_RSR0);
		response = processPacket(packetSize);
#else
		response = processPacket();
   3f720:	36 de       	rcall	.-916    	; 0x3f38e <processPacket>
   3f722:	f8 2e       	mov	r15, r24
	uint8_t txBuffer[100];
	uint8_t* txPtr = txBuffer;
	uint8_t packetLength;
	uint16_t writePointer;

	writePointer = spiReadWord(REG_S3_TX_WR0) + S3_TX_START;
   3f724:	84 e2       	ldi	r24, 0x24	; 36
   3f726:	97 e0       	ldi	r25, 0x07	; 7
   3f728:	c0 dd       	rcall	.-1152   	; 0x3f2aa <spiReadWord>
   3f72a:	8c 01       	movw	r16, r24
   3f72c:	18 5a       	subi	r17, 0xA8	; 168

	switch(response) {
   3f72e:	92 e0       	ldi	r25, 0x02	; 2
   3f730:	f9 16       	cp	r15, r25
   3f732:	c1 f1       	breq	.+112    	; 0x3f7a4 <tftpPoll+0xde>
   3f734:	9f 15       	cp	r25, r15
   3f736:	20 f0       	brcs	.+8      	; 0x3f740 <tftpPoll+0x7a>
   3f738:	e1 e0       	ldi	r30, 0x01	; 1
   3f73a:	fe 16       	cp	r15, r30
   3f73c:	c9 f0       	breq	.+50     	; 0x3f770 <tftpPoll+0xaa>
   3f73e:	06 c0       	rjmp	.+12     	; 0x3f74c <tftpPoll+0x86>
   3f740:	f3 e0       	ldi	r31, 0x03	; 3
   3f742:	ff 16       	cp	r15, r31
   3f744:	11 f1       	breq	.+68     	; 0x3f78a <tftpPoll+0xc4>
   3f746:	24 e0       	ldi	r18, 0x04	; 4
   3f748:	f2 16       	cp	r15, r18
   3f74a:	d9 f1       	breq	.+118    	; 0x3f7c2 <tftpPoll+0xfc>

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_unknown_error_packet, packetLength);
   3f74c:	4c ef       	ldi	r20, 0xFC	; 252
   3f74e:	50 ef       	ldi	r21, 0xF0	; 240
   3f750:	60 e0       	ldi	r22, 0x00	; 0
   3f752:	70 e0       	ldi	r23, 0x00	; 0
   3f754:	6d 5f       	subi	r22, 0xFD	; 253
   3f756:	7f 4f       	sbci	r23, 0xFF	; 255
   3f758:	2a e0       	ldi	r18, 0x0A	; 10
   3f75a:	30 e0       	ldi	r19, 0x00	; 0
   3f75c:	ce 01       	movw	r24, r28
   3f75e:	01 96       	adiw	r24, 0x01	; 1
   3f760:	96 d3       	rcall	.+1836   	; 0x3fe8e <memcpy_PF>
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
   3f762:	8a e0       	ldi	r24, 0x0A	; 10
	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   3f764:	fe 01       	movw	r30, r28
   3f766:	31 96       	adiw	r30, 0x01	; 1
   3f768:	6f 01       	movw	r12, r30
   3f76a:	e8 2e       	mov	r14, r24
   3f76c:	ee 0e       	add	r14, r30
   3f76e:	45 c0       	rjmp	.+138    	; 0x3f7fa <tftpPoll+0x134>

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_opcode_error_packet, packetLength);
   3f770:	41 e1       	ldi	r20, 0x11	; 17
   3f772:	51 ef       	ldi	r21, 0xF1	; 241
   3f774:	60 e0       	ldi	r22, 0x00	; 0
   3f776:	70 e0       	ldi	r23, 0x00	; 0
   3f778:	6d 5f       	subi	r22, 0xFD	; 253
   3f77a:	7f 4f       	sbci	r23, 0xFF	; 255
   3f77c:	2c e0       	ldi	r18, 0x0C	; 12
   3f77e:	30 e0       	ldi	r19, 0x00	; 0
   3f780:	ce 01       	movw	r24, r28
   3f782:	01 96       	adiw	r24, 0x01	; 1
   3f784:	84 d3       	rcall	.+1800   	; 0x3fe8e <memcpy_PF>
#endif
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
   3f786:	8c e0       	ldi	r24, 0x0C	; 12
   3f788:	ed cf       	rjmp	.-38     	; 0x3f764 <tftpPoll+0x9e>

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
#if (FLASHEND > 0x10000)
			memcpy_PF(txBuffer, PROGMEM_OFFSET + (uint32_t)(uint16_t)tftp_full_error_packet, packetLength);
   3f78a:	47 e0       	ldi	r20, 0x07	; 7
   3f78c:	51 ef       	ldi	r21, 0xF1	; 241
   3f78e:	60 e0       	ldi	r22, 0x00	; 0
   3f790:	70 e0       	ldi	r23, 0x00	; 0
   3f792:	6d 5f       	subi	r22, 0xFD	; 253
   3f794:	7f 4f       	sbci	r23, 0xFF	; 255
   3f796:	29 e0       	ldi	r18, 0x09	; 9
   3f798:	30 e0       	ldi	r19, 0x00	; 0
   3f79a:	ce 01       	movw	r24, r28
   3f79c:	01 96       	adiw	r24, 0x01	; 1
   3f79e:	77 d3       	rcall	.+1774   	; 0x3fe8e <memcpy_PF>
#endif
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
   3f7a0:	89 e0       	ldi	r24, 0x09	; 9
   3f7a2:	e0 cf       	rjmp	.-64     	; 0x3f764 <tftpPoll+0x9e>
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
#endif
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
   3f7a4:	80 91 22 02 	lds	r24, 0x0222
   3f7a8:	90 91 23 02 	lds	r25, 0x0223
   3f7ac:	20 91 20 02 	lds	r18, 0x0220
   3f7b0:	30 91 21 02 	lds	r19, 0x0221
   3f7b4:	28 17       	cp	r18, r24
   3f7b6:	39 07       	cpc	r19, r25
   3f7b8:	20 f4       	brcc	.+8      	; 0x3f7c2 <tftpPoll+0xfc>
   3f7ba:	90 93 21 02 	sts	0x0221, r25
   3f7be:	80 93 20 02 	sts	0x0220, r24
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
   3f7c2:	19 82       	std	Y+1, r1	; 0x01
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
   3f7c4:	84 e0       	ldi	r24, 0x04	; 4
   3f7c6:	8a 83       	std	Y+2, r24	; 0x02
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
   3f7c8:	80 91 22 02 	lds	r24, 0x0222
   3f7cc:	90 91 23 02 	lds	r25, 0x0223
   3f7d0:	9b 83       	std	Y+3, r25	; 0x03
			*txPtr = lastPacket & 0xff;
   3f7d2:	8c 83       	std	Y+4, r24	; 0x04
			DBG_TFTP(
				if(response == FINAL_ACK)
					tracePGMlnTftp(mDebugTftp_SFACK);
			)

			packetLength = 4;
   3f7d4:	84 e0       	ldi	r24, 0x04	; 4
   3f7d6:	c6 cf       	rjmp	.-116    	; 0x3f764 <tftpPoll+0x9e>
	}

	txPtr = txBuffer;

	while(packetLength--) {
		spiWriteReg(writePointer++, *txPtr++);
   3f7d8:	f6 01       	movw	r30, r12
   3f7da:	61 91       	ld	r22, Z+
   3f7dc:	6f 01       	movw	r12, r30
   3f7de:	58 01       	movw	r10, r16
   3f7e0:	ff ef       	ldi	r31, 0xFF	; 255
   3f7e2:	af 1a       	sub	r10, r31
   3f7e4:	bf 0a       	sbc	r11, r31
   3f7e6:	c8 01       	movw	r24, r16
   3f7e8:	1c dd       	rcall	.-1480   	; 0x3f222 <spiWriteReg>

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
   3f7ea:	a1 14       	cp	r10, r1
   3f7ec:	20 e6       	ldi	r18, 0x60	; 96
   3f7ee:	b2 06       	cpc	r11, r18
   3f7f0:	19 f4       	brne	.+6      	; 0x3f7f8 <tftpPoll+0x132>
   3f7f2:	a1 2c       	mov	r10, r1
   3f7f4:	a8 e5       	ldi	r26, 0x58	; 88
   3f7f6:	ba 2e       	mov	r11, r26
   3f7f8:	85 01       	movw	r16, r10
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
   3f7fa:	ec 10       	cpse	r14, r12
   3f7fc:	ed cf       	rjmp	.-38     	; 0x3f7d8 <tftpPoll+0x112>
		spiWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	spiWriteWord(REG_S3_TX_WR0, writePointer - S3_TX_START);
   3f7fe:	b8 01       	movw	r22, r16
   3f800:	78 55       	subi	r23, 0x58	; 88
   3f802:	84 e2       	ldi	r24, 0x24	; 36
   3f804:	97 e0       	ldi	r25, 0x07	; 7
   3f806:	26 dd       	rcall	.-1460   	; 0x3f254 <spiWriteWord>
	spiWriteReg(REG_S3_CR, CR_SEND);
   3f808:	60 e2       	ldi	r22, 0x20	; 32
   3f80a:	81 e0       	ldi	r24, 0x01	; 1
   3f80c:	97 e0       	ldi	r25, 0x07	; 7
   3f80e:	09 dd       	rcall	.-1518   	; 0x3f222 <spiWriteReg>

	while(spiReadReg(REG_S3_CR));
   3f810:	81 e0       	ldi	r24, 0x01	; 1
   3f812:	97 e0       	ldi	r25, 0x07	; 7
   3f814:	30 dd       	rcall	.-1440   	; 0x3f276 <spiReadReg>
   3f816:	81 11       	cpse	r24, r1
   3f818:	fb cf       	rjmp	.-10     	; 0x3f810 <tftpPoll+0x14a>
#endif
		// Send the response
		sendResponse(response);
	}

	if(response == FINAL_ACK) {
   3f81a:	34 e0       	ldi	r19, 0x04	; 4
   3f81c:	f3 12       	cpse	r15, r19
   3f81e:	68 cf       	rjmp	.-304    	; 0x3f6f0 <tftpPoll+0x2a>
		spiWriteReg(REG_S3_CR, CR_CLOSE);
   3f820:	60 e1       	ldi	r22, 0x10	; 16
   3f822:	81 e0       	ldi	r24, 0x01	; 1
   3f824:	97 e0       	ldi	r25, 0x07	; 7
   3f826:	fd dc       	rcall	.-1542   	; 0x3f222 <spiWriteReg>
		// Complete
		return(0);
   3f828:	80 e0       	ldi	r24, 0x00	; 0
	}

	// Tftp continues
	return(1);
}
   3f82a:	cc 59       	subi	r28, 0x9C	; 156
   3f82c:	df 4f       	sbci	r29, 0xFF	; 255
   3f82e:	de bf       	out	0x3e, r29	; 62
   3f830:	cd bf       	out	0x3d, r28	; 61
   3f832:	df 91       	pop	r29
   3f834:	cf 91       	pop	r28
   3f836:	1f 91       	pop	r17
   3f838:	0f 91       	pop	r16
   3f83a:	ff 90       	pop	r15
   3f83c:	ef 90       	pop	r14
   3f83e:	df 90       	pop	r13
   3f840:	cf 90       	pop	r12
   3f842:	bf 90       	pop	r11
   3f844:	af 90       	pop	r10
   3f846:	08 95       	ret

0003f848 <validImage>:
#include "serial.h"
#include "debug.h"
#include "debug_vald.h"

uint8_t validImage(uint8_t* base)
{
   3f848:	20 e0       	ldi	r18, 0x00	; 0
   3f84a:	30 e0       	ldi	r19, 0x00	; 0
   3f84c:	fc 01       	movw	r30, r24
   3f84e:	e2 0f       	add	r30, r18
   3f850:	f3 1f       	adc	r31, r19
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {

		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
   3f852:	40 81       	ld	r20, Z
   3f854:	4c 30       	cpi	r20, 0x0C	; 12
   3f856:	51 f4       	brne	.+20     	; 0x3f86c <validImage+0x24>
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
		}
		
		if(base[i + 1] != 0x94) {
   3f858:	41 81       	ldd	r20, Z+1	; 0x01
   3f85a:	44 39       	cpi	r20, 0x94	; 148
   3f85c:	39 f4       	brne	.+14     	; 0x3f86c <validImage+0x24>
   3f85e:	2c 5f       	subi	r18, 0xFC	; 252
   3f860:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
   3f862:	24 33       	cpi	r18, 0x34	; 52
   3f864:	31 05       	cpc	r19, r1
   3f866:	91 f7       	brne	.-28     	; 0x3f84c <validImage+0x4>
		}
	}

	DBG_VALD(tracePGMlnVald(mDebugVald_VALID);)

	return(1);
   3f868:	81 e0       	ldi	r24, 0x01	; 1
}
   3f86a:	08 95       	ret
				tracenum(i);
				tracePGM(mDebugVald_WITH);
				tracenum(base[i]);
				tracePGM(mDebugVald_0x0C);
			)
			return(0);
   3f86c:	80 e0       	ldi	r24, 0x00	; 0
   3f86e:	08 95       	ret

0003f870 <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
   3f870:	82 e0       	ldi	r24, 0x02	; 2
   3f872:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
   3f876:	88 e1       	ldi	r24, 0x18	; 24
   3f878:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
   3f87c:	86 e0       	ldi	r24, 0x06	; 6
   3f87e:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
   3f882:	80 e1       	ldi	r24, 0x10	; 16
   3f884:	80 93 c4 00 	sts	0x00C4, r24
   3f888:	08 95       	ret

0003f88a <putch>:
}


void putch(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
   3f88a:	90 91 c0 00 	lds	r25, 0x00C0
   3f88e:	95 ff       	sbrs	r25, 5
   3f890:	fc cf       	rjmp	.-8      	; 0x3f88a <putch>
	UART_DATA_REG = c;
   3f892:	80 93 c6 00 	sts	0x00C6, r24
   3f896:	08 95       	ret

0003f898 <puthex>:
}


void puthex(uint8_t c)
{
	c &= 0xf;
   3f898:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
   3f89a:	8a 30       	cpi	r24, 0x0A	; 10
   3f89c:	08 f0       	brcs	.+2      	; 0x3f8a0 <puthex+0x8>
   3f89e:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putch(c + '0');
   3f8a0:	80 5d       	subi	r24, 0xD0	; 208
   3f8a2:	f3 cf       	rjmp	.-26     	; 0x3f88a <putch>

0003f8a4 <getch>:

uint8_t getch(void)
{
	//uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
   3f8a4:	80 91 c0 00 	lds	r24, 0x00C0
   3f8a8:	87 ff       	sbrs	r24, 7
   3f8aa:	fc cf       	rjmp	.-8      	; 0x3f8a4 <getch>
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
   3f8ac:	80 91 c0 00 	lds	r24, 0x00C0
   3f8b0:	84 fd       	sbrc	r24, 4
   3f8b2:	01 c0       	rjmp	.+2      	; 0x3f8b6 <getch+0x12>
		 * expects to be talking to the application, and DON'T reset the
		 * watchdog.  This should cause the bootloader to abort and run
		 * the application "soon", if it keeps happening.  (Note that we
		 * don't care that an invalid char is returned...)
		 */
		wdt_reset();
   3f8b4:	a8 95       	wdr
	}

	//ch = UART_DATA_REG;
	//return ch;

	return(UART_DATA_REG);
   3f8b6:	80 91 c6 00 	lds	r24, 0x00C6
}
   3f8ba:	08 95       	ret

0003f8bc <serialPoll>:


uint8_t serialPoll(void)
{
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
   3f8bc:	80 91 c0 00 	lds	r24, 0x00C0
   3f8c0:	87 ff       	sbrs	r24, 7
   3f8c2:	05 c0       	rjmp	.+10     	; 0x3f8ce <serialPoll+0x12>
		resetTick();
   3f8c4:	27 d0       	rcall	.+78     	; 0x3f914 <resetTick>
		serialFlashing = TRUE;
   3f8c6:	81 e0       	ldi	r24, 0x01	; 1
   3f8c8:	80 93 2a 02 	sts	0x022A, r24
#if defined(__AVR_ATmega328__) || defined(__AVR_ATmega328P__) || defined(__AVR_ATmega1284P__)
		return(processOptiboot());
#elif defined(__AVR_ATmega2560__)
		return(processStk500boot());
   3f8cc:	3f c0       	rjmp	.+126    	; 0x3f94c <processStk500boot>
#endif
	}
	return(1);
}
   3f8ce:	81 e0       	ldi	r24, 0x01	; 1
   3f8d0:	08 95       	ret

0003f8d2 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
   3f8d2:	80 91 84 00 	lds	r24, 0x0084
   3f8d6:	90 91 85 00 	lds	r25, 0x0085

	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
   3f8da:	92 ff       	sbrs	r25, 2
   3f8dc:	04 c0       	rjmp	.+8      	; 0x3f8e6 <updateLed+0x14>
   3f8de:	25 b1       	in	r18, 0x05	; 5
   3f8e0:	20 58       	subi	r18, 0x80	; 128
   3f8e2:	25 b9       	out	0x05, r18	; 5
   3f8e4:	01 c0       	rjmp	.+2      	; 0x3f8e8 <updateLed+0x16>
	else LED_PORT &= ~_BV(LED); // Led pin low
   3f8e6:	2f 98       	cbi	0x05, 7	; 5

	if(next_timer_1 < last_timer_1) {
   3f8e8:	20 91 26 02 	lds	r18, 0x0226
   3f8ec:	30 91 27 02 	lds	r19, 0x0227
   3f8f0:	82 17       	cp	r24, r18
   3f8f2:	93 07       	cpc	r25, r19
   3f8f4:	50 f4       	brcc	.+20     	; 0x3f90a <updateLed+0x38>
		tick++;
   3f8f6:	20 91 24 02 	lds	r18, 0x0224
   3f8fa:	30 91 25 02 	lds	r19, 0x0225
   3f8fe:	2f 5f       	subi	r18, 0xFF	; 255
   3f900:	3f 4f       	sbci	r19, 0xFF	; 255
   3f902:	30 93 25 02 	sts	0x0225, r19
   3f906:	20 93 24 02 	sts	0x0224, r18
		    tracePGMlnUtil(mDebugUtil_LAST);
		    tracenum(last_timer_1);
		)
	}

	last_timer_1 = next_timer_1;
   3f90a:	90 93 27 02 	sts	0x0227, r25
   3f90e:	80 93 26 02 	sts	0x0226, r24
   3f912:	08 95       	ret

0003f914 <resetTick>:
}

void resetTick(void)
{
	TCNT1 = 0;
   3f914:	10 92 85 00 	sts	0x0085, r1
   3f918:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
   3f91c:	10 92 25 02 	sts	0x0225, r1
   3f920:	10 92 24 02 	sts	0x0224, r1
   3f924:	08 95       	ret

0003f926 <timedOut>:

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   3f926:	80 e0       	ldi	r24, 0x00	; 0
   3f928:	90 e0       	ldi	r25, 0x00	; 0
   3f92a:	dc 01       	movw	r26, r24
   3f92c:	ab bf       	out	0x3b, r26	; 59
   3f92e:	fc 01       	movw	r30, r24
   3f930:	87 91       	elpm	r24, Z+
   3f932:	96 91       	elpm	r25, Z
   3f934:	01 96       	adiw	r24, 0x01	; 1
   3f936:	41 f0       	breq	.+16     	; 0x3f948 <timedOut+0x22>
#else
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
   3f938:	81 e0       	ldi	r24, 0x01	; 1
   3f93a:	20 91 24 02 	lds	r18, 0x0224
   3f93e:	30 91 25 02 	lds	r19, 0x0225
   3f942:	25 30       	cpi	r18, 0x05	; 5
   3f944:	31 05       	cpc	r19, r1
   3f946:	08 f4       	brcc	.+2      	; 0x3f94a <timedOut+0x24>

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
#if (FLASHEND > 0x10000)
	if(pgm_read_word_far(0x0000) == 0xFFFF) return(0);
   3f948:	80 e0       	ldi	r24, 0x00	; 0
	if(pgm_read_word_near(0x0000) == 0xFFFF) return(0);
#endif

	if(tick > TIMEOUT) return(1);
	else return(0);
}
   3f94a:	08 95       	ret

0003f94c <processStk500boot>:
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3f94c:	2f 92       	push	r2
   3f94e:	3f 92       	push	r3
   3f950:	4f 92       	push	r4
   3f952:	5f 92       	push	r5
   3f954:	6f 92       	push	r6
   3f956:	7f 92       	push	r7
   3f958:	8f 92       	push	r8
   3f95a:	9f 92       	push	r9
   3f95c:	af 92       	push	r10
   3f95e:	bf 92       	push	r11
   3f960:	cf 92       	push	r12
   3f962:	df 92       	push	r13
   3f964:	ef 92       	push	r14
   3f966:	ff 92       	push	r15
   3f968:	0f 93       	push	r16
   3f96a:	1f 93       	push	r17
   3f96c:	cf 93       	push	r28
   3f96e:	df 93       	push	r29
   3f970:	cd b7       	in	r28, 0x3d	; 61
   3f972:	de b7       	in	r29, 0x3e	; 62
   3f974:	c0 52       	subi	r28, 0x20	; 32
   3f976:	d1 40       	sbci	r29, 0x01	; 1
   3f978:	de bf       	out	0x3e, r29	; 62
   3f97a:	cd bf       	out	0x3d, r28	; 61
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
	unsigned char	seqNum			=	0;
   3f97c:	c2 5e       	subi	r28, 0xE2	; 226
   3f97e:	de 4f       	sbci	r29, 0xFE	; 254
   3f980:	18 82       	st	Y, r1
   3f982:	ce 51       	subi	r28, 0x1E	; 30
   3f984:	d1 40       	sbci	r29, 0x01	; 1
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
	unsigned char	checksum		=	0;
   3f986:	81 2c       	mov	r8, r1
uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
	unsigned char	msgParseState;
	unsigned int	ii				=	0;
   3f988:	21 2c       	mov	r2, r1
   3f98a:	31 2c       	mov	r3, r1


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
	address_t		eraseAddress	=	0;
   3f98c:	41 2c       	mov	r4, r1
   3f98e:	51 2c       	mov	r5, r1
   3f990:	32 01       	movw	r6, r4
// }


uint8_t processStk500boot(void)
{
	address_t		address			=	0;
   3f992:	c1 2c       	mov	r12, r1
   3f994:	d1 2c       	mov	r13, r1
   3f996:	76 01       	movw	r14, r12
// 	return UART_DATA_REG;
// }


uint8_t processStk500boot(void)
{
   3f998:	00 e0       	ldi	r16, 0x00	; 0
   3f99a:	10 e0       	ldi	r17, 0x00	; 0
				case ST_GET_CHECK:

					if(c == checksum) {
						msgParseState	=	ST_PROCESS;
					} else {
						msgParseState	=	ST_START;
   3f99c:	40 e0       	ldi	r20, 0x00	; 0
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3f99e:	c1 5e       	subi	r28, 0xE1	; 225
   3f9a0:	de 4f       	sbci	r29, 0xFE	; 254
   3f9a2:	48 83       	st	Y, r20
   3f9a4:	cf 51       	subi	r28, 0x1F	; 31
   3f9a6:	d1 40       	sbci	r29, 0x01	; 1
   3f9a8:	7d df       	rcall	.-262    	; 0x3f8a4 <getch>
// 			} else {
// 				//	c	=	recchar();
// 				c = recchar_timeout();
// 			}

			switch(msgParseState) {
   3f9aa:	c1 5e       	subi	r28, 0xE1	; 225
   3f9ac:	de 4f       	sbci	r29, 0xFE	; 254
   3f9ae:	48 81       	ld	r20, Y
   3f9b0:	cf 51       	subi	r28, 0x1F	; 31
   3f9b2:	d1 40       	sbci	r29, 0x01	; 1
   3f9b4:	43 30       	cpi	r20, 0x03	; 3
   3f9b6:	01 f1       	breq	.+64     	; 0x3f9f8 <processStk500boot+0xac>
   3f9b8:	20 f4       	brcc	.+8      	; 0x3f9c2 <processStk500boot+0x76>
   3f9ba:	41 30       	cpi	r20, 0x01	; 1
   3f9bc:	71 f0       	breq	.+28     	; 0x3f9da <processStk500boot+0x8e>
   3f9be:	38 f0       	brcs	.+14     	; 0x3f9ce <processStk500boot+0x82>
   3f9c0:	14 c0       	rjmp	.+40     	; 0x3f9ea <processStk500boot+0x9e>
   3f9c2:	45 30       	cpi	r20, 0x05	; 5
   3f9c4:	21 f1       	breq	.+72     	; 0x3fa0e <processStk500boot+0xc2>
   3f9c6:	e0 f0       	brcs	.+56     	; 0x3fa00 <processStk500boot+0xb4>
   3f9c8:	46 30       	cpi	r20, 0x06	; 6
   3f9ca:	91 f1       	breq	.+100    	; 0x3fa30 <processStk500boot+0xe4>
   3f9cc:	7c c0       	rjmp	.+248    	; 0x3fac6 <processStk500boot+0x17a>
				case ST_START:

					if(c == MESSAGE_START) {
   3f9ce:	8b 31       	cpi	r24, 0x1B	; 27
   3f9d0:	31 f7       	brne	.-52     	; 0x3f99e <processStk500boot+0x52>
						msgParseState	=	ST_GET_SEQ_NUM;
						checksum		=	MESSAGE_START ^ 0;
   3f9d2:	8b e1       	ldi	r24, 0x1B	; 27
   3f9d4:	88 2e       	mov	r8, r24

			switch(msgParseState) {
				case ST_START:

					if(c == MESSAGE_START) {
						msgParseState	=	ST_GET_SEQ_NUM;
   3f9d6:	41 e0       	ldi	r20, 0x01	; 1
   3f9d8:	e2 cf       	rjmp	.-60     	; 0x3f99e <processStk500boot+0x52>

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
					checksum		^=	c;
   3f9da:	88 26       	eor	r8, r24
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
// 			if(boot_state == 1) {
// 				boot_state	=	0;
 				c			=	getch();
   3f9dc:	c2 5e       	subi	r28, 0xE2	; 226
   3f9de:	de 4f       	sbci	r29, 0xFE	; 254
   3f9e0:	88 83       	st	Y, r24
   3f9e2:	ce 51       	subi	r28, 0x1E	; 30
   3f9e4:	d1 40       	sbci	r29, 0x01	; 1
					break;

				case ST_GET_SEQ_NUM:
#ifdef _FIX_ISSUE_505_
					seqNum			=	c;
					msgParseState	=	ST_MSG_SIZE_1;
   3f9e6:	42 e0       	ldi	r20, 0x02	; 2
					} else {
						msgParseState	=	ST_START;
					}

#endif
					break;
   3f9e8:	da cf       	rjmp	.-76     	; 0x3f99e <processStk500boot+0x52>

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
   3f9ea:	08 2f       	mov	r16, r24
   3f9ec:	10 e0       	ldi	r17, 0x00	; 0
   3f9ee:	10 2f       	mov	r17, r16
   3f9f0:	00 27       	eor	r16, r16
					msgParseState	=	ST_MSG_SIZE_2;
					checksum		^=	c;
   3f9f2:	88 26       	eor	r8, r24
#endif
					break;

				case ST_MSG_SIZE_1:
					msgLength		=	c << 8;
					msgParseState	=	ST_MSG_SIZE_2;
   3f9f4:	43 e0       	ldi	r20, 0x03	; 3
					checksum		^=	c;
					break;
   3f9f6:	d3 cf       	rjmp	.-90     	; 0x3f99e <processStk500boot+0x52>

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
   3f9f8:	08 2b       	or	r16, r24
					msgParseState	=	ST_GET_TOKEN;
					checksum		^=	c;
   3f9fa:	88 26       	eor	r8, r24
					checksum		^=	c;
					break;

				case ST_MSG_SIZE_2:
					msgLength		|=	c;
					msgParseState	=	ST_GET_TOKEN;
   3f9fc:	44 e0       	ldi	r20, 0x04	; 4
					checksum		^=	c;
					break;
   3f9fe:	cf cf       	rjmp	.-98     	; 0x3f99e <processStk500boot+0x52>

				case ST_GET_TOKEN:

					if(c == TOKEN) {
   3fa00:	8e 30       	cpi	r24, 0x0E	; 14
   3fa02:	61 f6       	brne	.-104    	; 0x3f99c <processStk500boot+0x50>
						msgParseState	=	ST_GET_DATA;
						checksum		^=	c;
   3fa04:	88 26       	eor	r8, r24
						ii				=	0;
   3fa06:	21 2c       	mov	r2, r1
   3fa08:	31 2c       	mov	r3, r1
					break;

				case ST_GET_TOKEN:

					if(c == TOKEN) {
						msgParseState	=	ST_GET_DATA;
   3fa0a:	45 e0       	ldi	r20, 0x05	; 5
   3fa0c:	c8 cf       	rjmp	.-112    	; 0x3f99e <processStk500boot+0x52>
					}

					break;

				case ST_GET_DATA:
					msgBuffer[ii++]	=	c;
   3fa0e:	91 01       	movw	r18, r2
   3fa10:	2f 5f       	subi	r18, 0xFF	; 255
   3fa12:	3f 4f       	sbci	r19, 0xFF	; 255
   3fa14:	e1 e0       	ldi	r30, 0x01	; 1
   3fa16:	f0 e0       	ldi	r31, 0x00	; 0
   3fa18:	ec 0f       	add	r30, r28
   3fa1a:	fd 1f       	adc	r31, r29
   3fa1c:	e2 0d       	add	r30, r2
   3fa1e:	f3 1d       	adc	r31, r3
   3fa20:	80 83       	st	Z, r24
					checksum		^=	c;
   3fa22:	88 26       	eor	r8, r24

					if(ii == msgLength) {
   3fa24:	20 17       	cp	r18, r16
   3fa26:	31 07       	cpc	r19, r17
   3fa28:	09 f4       	brne	.+2      	; 0x3fa2c <processStk500boot+0xe0>
   3fa2a:	2e c2       	rjmp	.+1116   	; 0x3fe88 <processStk500boot+0x53c>
   3fa2c:	19 01       	movw	r2, r18
   3fa2e:	b7 cf       	rjmp	.-146    	; 0x3f99e <processStk500boot+0x52>

					break;

				case ST_GET_CHECK:

					if(c == checksum) {
   3fa30:	88 11       	cpse	r24, r8
   3fa32:	b4 cf       	rjmp	.-152    	; 0x3f99c <processStk500boot+0x50>

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3fa34:	49 81       	ldd	r20, Y+1	; 0x01
   3fa36:	43 31       	cpi	r20, 0x13	; 19
   3fa38:	09 f4       	brne	.+2      	; 0x3fa3c <processStk500boot+0xf0>
   3fa3a:	e2 c0       	rjmp	.+452    	; 0x3fc00 <processStk500boot+0x2b4>
   3fa3c:	60 f5       	brcc	.+88     	; 0x3fa96 <processStk500boot+0x14a>
   3fa3e:	46 30       	cpi	r20, 0x06	; 6
   3fa40:	09 f4       	brne	.+2      	; 0x3fa44 <processStk500boot+0xf8>
   3fa42:	cb c0       	rjmp	.+406    	; 0x3fbda <processStk500boot+0x28e>
   3fa44:	00 f5       	brcc	.+64     	; 0x3fa86 <processStk500boot+0x13a>
   3fa46:	42 30       	cpi	r20, 0x02	; 2
   3fa48:	09 f4       	brne	.+2      	; 0x3fa4c <processStk500boot+0x100>
   3fa4a:	41 c0       	rjmp	.+130    	; 0x3face <processStk500boot+0x182>
   3fa4c:	43 30       	cpi	r20, 0x03	; 3
   3fa4e:	09 f4       	brne	.+2      	; 0x3fa52 <processStk500boot+0x106>
   3fa50:	6b c0       	rjmp	.+214    	; 0x3fb28 <processStk500boot+0x1dc>
   3fa52:	41 30       	cpi	r20, 0x01	; 1
   3fa54:	09 f0       	breq	.+2      	; 0x3fa58 <processStk500boot+0x10c>
   3fa56:	96 c1       	rjmp	.+812    	; 0x3fd84 <processStk500boot+0x438>
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
				msgBuffer[1] 	=	STATUS_CMD_OK;
   3fa58:	1a 82       	std	Y+2, r1	; 0x02
				msgBuffer[2] 	=	8;
   3fa5a:	88 e0       	ldi	r24, 0x08	; 8
   3fa5c:	8b 83       	std	Y+3, r24	; 0x03
				msgBuffer[3] 	=	'A';
   3fa5e:	81 e4       	ldi	r24, 0x41	; 65
   3fa60:	8c 83       	std	Y+4, r24	; 0x04
				msgBuffer[4] 	=	'V';
   3fa62:	86 e5       	ldi	r24, 0x56	; 86
   3fa64:	8d 83       	std	Y+5, r24	; 0x05
				msgBuffer[5] 	=	'R';
   3fa66:	82 e5       	ldi	r24, 0x52	; 82
   3fa68:	8e 83       	std	Y+6, r24	; 0x06
				msgBuffer[6] 	=	'I';
   3fa6a:	89 e4       	ldi	r24, 0x49	; 73
   3fa6c:	8f 83       	std	Y+7, r24	; 0x07
				msgBuffer[7] 	=	'S';
   3fa6e:	83 e5       	ldi	r24, 0x53	; 83
   3fa70:	88 87       	std	Y+8, r24	; 0x08
				msgBuffer[8] 	=	'P';
   3fa72:	80 e5       	ldi	r24, 0x50	; 80
   3fa74:	89 87       	std	Y+9, r24	; 0x09
				msgBuffer[9] 	=	'_';
   3fa76:	8f e5       	ldi	r24, 0x5F	; 95
   3fa78:	8a 87       	std	Y+10, r24	; 0x0a
				msgBuffer[10]	=	'2';
   3fa7a:	82 e3       	ldi	r24, 0x32	; 50
   3fa7c:	8b 87       	std	Y+11, r24	; 0x0b
				break;
   3fa7e:	20 e0       	ldi	r18, 0x00	; 0
				}
			}
			break;
#endif
			case CMD_SIGN_ON:
				msgLength		=	11;
   3fa80:	0b e0       	ldi	r16, 0x0B	; 11
   3fa82:	10 e0       	ldi	r17, 0x00	; 0
				msgBuffer[6] 	=	'I';
				msgBuffer[7] 	=	'S';
				msgBuffer[8] 	=	'P';
				msgBuffer[9] 	=	'_';
				msgBuffer[10]	=	'2';
				break;
   3fa84:	84 c1       	rjmp	.+776    	; 0x3fd8e <processStk500boot+0x442>

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3fa86:	41 31       	cpi	r20, 0x11	; 17
   3fa88:	09 f4       	brne	.+2      	; 0x3fa8c <processStk500boot+0x140>
   3fa8a:	5b c0       	rjmp	.+182    	; 0x3fb42 <processStk500boot+0x1f6>
   3fa8c:	08 f0       	brcs	.+2      	; 0x3fa90 <processStk500boot+0x144>
   3fa8e:	9c c0       	rjmp	.+312    	; 0x3fbc8 <processStk500boot+0x27c>
   3fa90:	40 31       	cpi	r20, 0x10	; 16
   3fa92:	e9 f0       	breq	.+58     	; 0x3face <processStk500boot+0x182>
   3fa94:	77 c1       	rjmp	.+750    	; 0x3fd84 <processStk500boot+0x438>
   3fa96:	48 31       	cpi	r20, 0x18	; 24
   3fa98:	09 f4       	brne	.+2      	; 0x3fa9c <processStk500boot+0x150>
   3fa9a:	6e c0       	rjmp	.+220    	; 0x3fb78 <processStk500boot+0x22c>
   3fa9c:	48 f4       	brcc	.+18     	; 0x3fab0 <processStk500boot+0x164>
   3fa9e:	45 31       	cpi	r20, 0x15	; 21
   3faa0:	09 f4       	brne	.+2      	; 0x3faa4 <processStk500boot+0x158>
   3faa2:	ae c0       	rjmp	.+348    	; 0x3fc00 <processStk500boot+0x2b4>
   3faa4:	08 f4       	brcc	.+2      	; 0x3faa8 <processStk500boot+0x15c>
   3faa6:	22 c1       	rjmp	.+580    	; 0x3fcec <processStk500boot+0x3a0>
   3faa8:	46 31       	cpi	r20, 0x16	; 22
   3faaa:	09 f4       	brne	.+2      	; 0x3faae <processStk500boot+0x162>
   3faac:	1f c1       	rjmp	.+574    	; 0x3fcec <processStk500boot+0x3a0>
   3faae:	6a c1       	rjmp	.+724    	; 0x3fd84 <processStk500boot+0x438>
   3fab0:	4a 31       	cpi	r20, 0x1A	; 26
   3fab2:	09 f4       	brne	.+2      	; 0x3fab6 <processStk500boot+0x16a>
   3fab4:	54 c0       	rjmp	.+168    	; 0x3fb5e <processStk500boot+0x212>
   3fab6:	08 f4       	brcc	.+2      	; 0x3faba <processStk500boot+0x16e>
   3fab8:	75 c0       	rjmp	.+234    	; 0x3fba4 <processStk500boot+0x258>
   3faba:	4b 31       	cpi	r20, 0x1B	; 27
   3fabc:	09 f4       	brne	.+2      	; 0x3fac0 <processStk500boot+0x174>
   3fabe:	44 c0       	rjmp	.+136    	; 0x3fb48 <processStk500boot+0x1fc>
   3fac0:	4d 31       	cpi	r20, 0x1D	; 29
   3fac2:	39 f0       	breq	.+14     	; 0x3fad2 <processStk500boot+0x186>
   3fac4:	5f c1       	rjmp	.+702    	; 0x3fd84 <processStk500boot+0x438>
		/*
		 * Collect received bytes to a complete message
		 */
		msgParseState	=	ST_START;

		while(msgParseState != ST_PROCESS) {
   3fac6:	47 30       	cpi	r20, 0x07	; 7
   3fac8:	09 f4       	brne	.+2      	; 0x3facc <processStk500boot+0x180>
   3faca:	b4 cf       	rjmp	.-152    	; 0x3fa34 <processStk500boot+0xe8>
   3facc:	68 cf       	rjmp	.-304    	; 0x3f99e <processStk500boot+0x52>

		/*
		 * Now process the STK500 commands, see Atmel Appnote AVR068
		 */

		switch(msgBuffer[0]) {
   3face:	20 e0       	ldi	r18, 0x00	; 0
   3fad0:	39 c0       	rjmp	.+114    	; 0x3fb44 <processStk500boot+0x1f8>
#ifndef REMOVE_CMD_SPI_MULTI
			case CMD_SPI_MULTI: {
				unsigned char answerByte;
				unsigned char flag = 0;

				if(msgBuffer[4] == 0x30) {
   3fad2:	8d 81       	ldd	r24, Y+5	; 0x05
   3fad4:	80 33       	cpi	r24, 0x30	; 48
   3fad6:	39 f4       	brne	.+14     	; 0x3fae6 <processStk500boot+0x19a>
					unsigned char signatureIndex	=	msgBuffer[6];
   3fad8:	9f 81       	ldd	r25, Y+7	; 0x07

					if(signatureIndex == 0) {
   3fada:	99 23       	and	r25, r25
   3fadc:	b1 f0       	breq	.+44     	; 0x3fb0a <processStk500boot+0x1be>
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
					} else if(signatureIndex == 1) {
   3fade:	91 30       	cpi	r25, 0x01	; 1
   3fae0:	b1 f4       	brne	.+44     	; 0x3fb0e <processStk500boot+0x1c2>
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
   3fae2:	98 e9       	ldi	r25, 0x98	; 152
   3fae4:	17 c0       	rjmp	.+46     	; 0x3fb14 <processStk500boot+0x1c8>
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
					}
				} else if(msgBuffer[4] & 0x50) {
   3fae6:	98 2f       	mov	r25, r24
   3fae8:	90 75       	andi	r25, 0x50	; 80
   3faea:	99 f0       	breq	.+38     	; 0x3fb12 <processStk500boot+0x1c6>
					//*	Issue 544: 	stk500v2 bootloader doesn't support reading fuses
					//*	I cant find the docs that say what these are supposed to be but this was figured out by trial and error
					//	answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					//	answerByte	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
					if(msgBuffer[4] == 0x50) {
   3faec:	80 35       	cpi	r24, 0x50	; 80
   3faee:	21 f4       	brne	.+8      	; 0x3faf8 <processStk500boot+0x1ac>
						answerByte	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3faf0:	99 e0       	ldi	r25, 0x09	; 9
   3faf2:	e0 e0       	ldi	r30, 0x00	; 0
   3faf4:	f0 e0       	ldi	r31, 0x00	; 0
   3faf6:	05 c0       	rjmp	.+10     	; 0x3fb02 <processStk500boot+0x1b6>
					} else if(msgBuffer[4] == 0x58) {
   3faf8:	88 35       	cpi	r24, 0x58	; 88
   3fafa:	59 f4       	brne	.+22     	; 0x3fb12 <processStk500boot+0x1c6>
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3fafc:	e3 e0       	ldi	r30, 0x03	; 3
   3fafe:	f0 e0       	ldi	r31, 0x00	; 0
   3fb00:	99 e0       	ldi	r25, 0x09	; 9
   3fb02:	90 93 57 00 	sts	0x0057, r25
   3fb06:	94 91       	lpm	r25, Z
   3fb08:	05 c0       	rjmp	.+10     	; 0x3fb14 <processStk500boot+0x1c8>
				if(msgBuffer[4] == 0x30) {
					unsigned char signatureIndex	=	msgBuffer[6];

					if(signatureIndex == 0) {
						//answerByte	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
						answerByte	=	SIGNATURE_0;
   3fb0a:	9e e1       	ldi	r25, 0x1E	; 30
   3fb0c:	03 c0       	rjmp	.+6      	; 0x3fb14 <processStk500boot+0x1c8>
					} else if(signatureIndex == 1) {
						//answerByte	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
						answerByte	=	SIGNATURE_1;
					} else {
						//answerByte	=	SIGNATURE_BYTES & 0x000000FF;
						answerByte	=	SIGNATURE_2;
   3fb0e:	91 e0       	ldi	r25, 0x01	; 1
   3fb10:	01 c0       	rjmp	.+2      	; 0x3fb14 <processStk500boot+0x1c8>
						answerByte	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
					} else {
						answerByte	=	0;
					}
				} else {
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
   3fb12:	90 e0       	ldi	r25, 0x00	; 0
				}

				if(!flag) {
					msgLength		=	7;
					msgBuffer[1]	=	STATUS_CMD_OK;
   3fb14:	1a 82       	std	Y+2, r1	; 0x02
					msgBuffer[2]	=	0;
   3fb16:	1b 82       	std	Y+3, r1	; 0x03
					msgBuffer[3]	=	msgBuffer[4];
   3fb18:	8c 83       	std	Y+4, r24	; 0x04
					msgBuffer[4]	=	0;
   3fb1a:	1d 82       	std	Y+5, r1	; 0x05
					msgBuffer[5]	=	answerByte;
   3fb1c:	9e 83       	std	Y+6, r25	; 0x06
					msgBuffer[6]	=	STATUS_CMD_OK;
   3fb1e:	1f 82       	std	Y+7, r1	; 0x07
   3fb20:	20 e0       	ldi	r18, 0x00	; 0
				} else {
					answerByte	=	0; // for all others command are not implemented, return dummy value for AVRDUDE happy <Worapoht>
				}

				if(!flag) {
					msgLength		=	7;
   3fb22:	07 e0       	ldi	r16, 0x07	; 7
   3fb24:	10 e0       	ldi	r17, 0x00	; 0
   3fb26:	33 c1       	rjmp	.+614    	; 0x3fd8e <processStk500boot+0x442>
   3fb28:	ea 81       	ldd	r30, Y+2	; 0x02
   3fb2a:	e0 59       	subi	r30, 0x90	; 144
   3fb2c:	e3 30       	cpi	r30, 0x03	; 3
   3fb2e:	28 f4       	brcc	.+10     	; 0x3fb3a <processStk500boot+0x1ee>
   3fb30:	f0 e0       	ldi	r31, 0x00	; 0
   3fb32:	e4 5e       	subi	r30, 0xE4	; 228
   3fb34:	fd 4f       	sbci	r31, 0xFD	; 253
   3fb36:	80 81       	ld	r24, Z
   3fb38:	01 c0       	rjmp	.+2      	; 0x3fb3c <processStk500boot+0x1f0>
				break;

			case CMD_GET_PARAMETER: {
				unsigned char value;

				switch(msgBuffer[1]) {
   3fb3a:	80 e0       	ldi	r24, 0x00	; 0
						value	=	0;
						break;
				}

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3fb3c:	1a 82       	std	Y+2, r1	; 0x02
				msgBuffer[2]	=	value;
   3fb3e:	8b 83       	std	Y+3, r24	; 0x03
   3fb40:	3f c0       	rjmp	.+126    	; 0x3fbc0 <processStk500boot+0x274>
			}
			break;

			case CMD_LEAVE_PROGMODE_ISP:
				isLeave	=	1;
   3fb42:	21 e0       	ldi	r18, 0x01	; 1
				//*	fall thru

			case CMD_SET_PARAMETER:
			case CMD_ENTER_PROGMODE_ISP:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3fb44:	1a 82       	std	Y+2, r1	; 0x02
   3fb46:	21 c1       	rjmp	.+578    	; 0x3fd8a <processStk500boot+0x43e>
				break;

			case CMD_READ_SIGNATURE_ISP: {
				unsigned char signatureIndex	=	msgBuffer[4];
   3fb48:	8d 81       	ldd	r24, Y+5	; 0x05
				unsigned char signature;

				if(signatureIndex == 0)
   3fb4a:	88 23       	and	r24, r24
   3fb4c:	21 f0       	breq	.+8      	; 0x3fb56 <processStk500boot+0x20a>
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
				else if(signatureIndex == 1)
   3fb4e:	81 30       	cpi	r24, 0x01	; 1
   3fb50:	21 f4       	brne	.+8      	; 0x3fb5a <processStk500boot+0x20e>
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
   3fb52:	88 e9       	ldi	r24, 0x98	; 152
   3fb54:	24 c0       	rjmp	.+72     	; 0x3fb9e <processStk500boot+0x252>
				unsigned char signatureIndex	=	msgBuffer[4];
				unsigned char signature;

				if(signatureIndex == 0)
					//signature	=	(SIGNATURE_BYTES >> 16) & 0x000000FF;
					signature	=	SIGNATURE_0;
   3fb56:	8e e1       	ldi	r24, 0x1E	; 30
   3fb58:	22 c0       	rjmp	.+68     	; 0x3fb9e <processStk500boot+0x252>
				else if(signatureIndex == 1)
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
				else
					//signature	=	SIGNATURE_BYTES & 0x000000FF;
					signature	=	SIGNATURE_2;
   3fb5a:	81 e0       	ldi	r24, 0x01	; 1
   3fb5c:	20 c0       	rjmp	.+64     	; 0x3fb9e <processStk500boot+0x252>
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3fb5e:	1a 82       	std	Y+2, r1	; 0x02
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
   3fb60:	e1 e0       	ldi	r30, 0x01	; 1
   3fb62:	f0 e0       	ldi	r31, 0x00	; 0
   3fb64:	89 e0       	ldi	r24, 0x09	; 9
   3fb66:	80 93 57 00 	sts	0x0057, r24
   3fb6a:	e4 91       	lpm	r30, Z
   3fb6c:	eb 83       	std	Y+3, r30	; 0x03
				msgBuffer[3]	=	STATUS_CMD_OK;
   3fb6e:	1c 82       	std	Y+4, r1	; 0x04
				break;
   3fb70:	20 e0       	ldi	r18, 0x00	; 0
				msgBuffer[3]	=	STATUS_CMD_OK;
			}
			break;

			case CMD_READ_LOCK_ISP:
				msgLength		=	4;
   3fb72:	04 e0       	ldi	r16, 0x04	; 4
   3fb74:	10 e0       	ldi	r17, 0x00	; 0
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	boot_lock_fuse_bits_get(GET_LOCK_BITS);
				msgBuffer[3]	=	STATUS_CMD_OK;
				break;
   3fb76:	0b c1       	rjmp	.+534    	; 0x3fd8e <processStk500boot+0x442>

			case CMD_READ_FUSE_ISP: {
				unsigned char fuseBits;

				if(msgBuffer[2] == 0x50) {
   3fb78:	8b 81       	ldd	r24, Y+3	; 0x03
   3fb7a:	80 35       	cpi	r24, 0x50	; 80
   3fb7c:	51 f4       	brne	.+20     	; 0x3fb92 <processStk500boot+0x246>
					if(msgBuffer[3] == 0x08)
   3fb7e:	8c 81       	ldd	r24, Y+4	; 0x04
   3fb80:	88 30       	cpi	r24, 0x08	; 8
   3fb82:	19 f4       	brne	.+6      	; 0x3fb8a <processStk500boot+0x23e>
						fuseBits	=	boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS);
   3fb84:	e2 e0       	ldi	r30, 0x02	; 2
   3fb86:	f0 e0       	ldi	r31, 0x00	; 0
   3fb88:	06 c0       	rjmp	.+12     	; 0x3fb96 <processStk500boot+0x24a>
					else
						fuseBits	=	boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS);
   3fb8a:	89 e0       	ldi	r24, 0x09	; 9
   3fb8c:	e0 e0       	ldi	r30, 0x00	; 0
   3fb8e:	f0 e0       	ldi	r31, 0x00	; 0
   3fb90:	03 c0       	rjmp	.+6      	; 0x3fb98 <processStk500boot+0x24c>
				} else {
					fuseBits	=	boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS);
   3fb92:	e3 e0       	ldi	r30, 0x03	; 3
   3fb94:	f0 e0       	ldi	r31, 0x00	; 0
   3fb96:	89 e0       	ldi	r24, 0x09	; 9
   3fb98:	80 93 57 00 	sts	0x0057, r24
   3fb9c:	84 91       	lpm	r24, Z
				}

				msgLength		=	4;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3fb9e:	1a 82       	std	Y+2, r1	; 0x02
				msgBuffer[2]	=	fuseBits;
   3fba0:	8b 83       	std	Y+3, r24	; 0x03
   3fba2:	e5 cf       	rjmp	.-54     	; 0x3fb6e <processStk500boot+0x222>

#ifndef REMOVE_PROGRAM_LOCK_BIT_SUPPORT
			case CMD_PROGRAM_LOCK_ISP: {
				unsigned char lockBits	=	msgBuffer[4];

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
   3fba4:	8d 81       	ldd	r24, Y+5	; 0x05
				boot_lock_bits_set(lockBits);		// and program it
   3fba6:	83 6c       	ori	r24, 0xC3	; 195
   3fba8:	99 e0       	ldi	r25, 0x09	; 9
   3fbaa:	e1 e0       	ldi	r30, 0x01	; 1
   3fbac:	f0 e0       	ldi	r31, 0x00	; 0
   3fbae:	08 2e       	mov	r0, r24
   3fbb0:	90 93 57 00 	sts	0x0057, r25
   3fbb4:	e8 95       	spm
				boot_spm_busy_wait();
   3fbb6:	07 b6       	in	r0, 0x37	; 55
   3fbb8:	00 fc       	sbrc	r0, 0
   3fbba:	fd cf       	rjmp	.-6      	; 0x3fbb6 <processStk500boot+0x26a>

				msgLength		=	3;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3fbbc:	1a 82       	std	Y+2, r1	; 0x02
				msgBuffer[2]	=	STATUS_CMD_OK;
   3fbbe:	1b 82       	std	Y+3, r1	; 0x03
			}
			break;
   3fbc0:	20 e0       	ldi	r18, 0x00	; 0

				lockBits	=	(~lockBits) & 0x3C;	// mask BLBxx bits
				boot_lock_bits_set(lockBits);		// and program it
				boot_spm_busy_wait();

				msgLength		=	3;
   3fbc2:	03 e0       	ldi	r16, 0x03	; 3
   3fbc4:	10 e0       	ldi	r17, 0x00	; 0
				msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
   3fbc6:	e3 c0       	rjmp	.+454    	; 0x3fd8e <processStk500boot+0x442>
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
   3fbc8:	80 ec       	ldi	r24, 0xC0	; 192
   3fbca:	8a 83       	std	Y+2, r24	; 0x02
				break;
   3fbcc:	20 e0       	ldi	r18, 0x00	; 0
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
				msgLength		=	2;
   3fbce:	02 e0       	ldi	r16, 0x02	; 2
   3fbd0:	10 e0       	ldi	r17, 0x00	; 0
				msgBuffer[2]	=	STATUS_CMD_OK;
			}
			break;
#endif
			case CMD_CHIP_ERASE_ISP:
				eraseAddress	=	0;
   3fbd2:	41 2c       	mov	r4, r1
   3fbd4:	51 2c       	mov	r5, r1
   3fbd6:	32 01       	movw	r6, r4
				msgLength		=	2;
				//	msgBuffer[1]	=	STATUS_CMD_OK;
				msgBuffer[1]	=	STATUS_CMD_FAILED;	//*	isue 543, return FAILED instead of OK
				break;
   3fbd8:	da c0       	rjmp	.+436    	; 0x3fd8e <processStk500boot+0x442>

			case CMD_LOAD_ADDRESS:
#if defined(RAMPZ)
				address	=	(((address_t)(msgBuffer[1]) << 24) | ((address_t)(msgBuffer[2]) << 16) | ((address_t)(msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;
   3fbda:	8a 81       	ldd	r24, Y+2	; 0x02
   3fbdc:	cb 80       	ldd	r12, Y+3	; 0x03
   3fbde:	d1 2c       	mov	r13, r1
   3fbe0:	e1 2c       	mov	r14, r1
   3fbe2:	f1 2c       	mov	r15, r1
   3fbe4:	76 01       	movw	r14, r12
   3fbe6:	dd 24       	eor	r13, r13
   3fbe8:	cc 24       	eor	r12, r12
   3fbea:	f8 2a       	or	r15, r24
   3fbec:	8d 81       	ldd	r24, Y+5	; 0x05
   3fbee:	c8 2a       	or	r12, r24
   3fbf0:	8c 81       	ldd	r24, Y+4	; 0x04
   3fbf2:	d8 2a       	or	r13, r24
   3fbf4:	cc 0c       	add	r12, r12
   3fbf6:	dd 1c       	adc	r13, r13
   3fbf8:	ee 1c       	adc	r14, r14
   3fbfa:	ff 1c       	adc	r15, r15
#else
				address	=	(((msgBuffer[3]) << 8) | (msgBuffer[4])) << 1;		//convert word to byte address
#endif
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3fbfc:	1a 82       	std	Y+2, r1	; 0x02
   3fbfe:	c4 c0       	rjmp	.+392    	; 0x3fd88 <processStk500boot+0x43c>
				break;

			case CMD_PROGRAM_FLASH_ISP:
			case CMD_PROGRAM_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3fc00:	8a 81       	ldd	r24, Y+2	; 0x02
   3fc02:	90 e0       	ldi	r25, 0x00	; 0
   3fc04:	98 2f       	mov	r25, r24
   3fc06:	88 27       	eor	r24, r24
   3fc08:	2b 81       	ldd	r18, Y+3	; 0x03
   3fc0a:	82 2b       	or	r24, r18
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3fc0c:	43 31       	cpi	r20, 0x13	; 19
   3fc0e:	09 f0       	breq	.+2      	; 0x3fc12 <processStk500boot+0x2c6>
   3fc10:	44 c0       	rjmp	.+136    	; 0x3fc9a <processStk500boot+0x34e>
					// erase only main section (bootloader protection)
					if(eraseAddress < APP_END) {
   3fc12:	41 14       	cp	r4, r1
   3fc14:	f0 ec       	ldi	r31, 0xC0	; 192
   3fc16:	5f 06       	cpc	r5, r31
   3fc18:	f3 e0       	ldi	r31, 0x03	; 3
   3fc1a:	6f 06       	cpc	r6, r31
   3fc1c:	71 04       	cpc	r7, r1
   3fc1e:	70 f4       	brcc	.+28     	; 0x3fc3c <processStk500boot+0x2f0>
						boot_page_erase(eraseAddress);	// Perform page erase
   3fc20:	23 e0       	ldi	r18, 0x03	; 3
   3fc22:	f2 01       	movw	r30, r4
   3fc24:	60 92 5b 00 	sts	0x005B, r6
   3fc28:	20 93 57 00 	sts	0x0057, r18
   3fc2c:	e8 95       	spm
						boot_spm_busy_wait();		// Wait until the memory is erased.
   3fc2e:	07 b6       	in	r0, 0x37	; 55
   3fc30:	00 fc       	sbrc	r0, 0
   3fc32:	fd cf       	rjmp	.-6      	; 0x3fc2e <processStk500boot+0x2e2>
						eraseAddress += SPM_PAGESIZE;	// point to next page to be erase
   3fc34:	4f ef       	ldi	r20, 0xFF	; 255
   3fc36:	54 1a       	sub	r5, r20
   3fc38:	64 0a       	sbc	r6, r20
   3fc3a:	74 0a       	sbc	r7, r20
   3fc3c:	4b 85       	ldd	r20, Y+11	; 0x0b
				else if(signatureIndex == 1)
					//signature	=	(SIGNATURE_BYTES >> 8) & 0x000000FF;
					signature	=	SIGNATURE_1;
				else
					//signature	=	SIGNATURE_BYTES & 0x000000FF;
					signature	=	SIGNATURE_2;
   3fc3e:	46 01       	movw	r8, r12
   3fc40:	57 01       	movw	r10, r14
   3fc42:	9e 01       	movw	r18, r28
   3fc44:	25 5f       	subi	r18, 0xF5	; 245
   3fc46:	3f 4f       	sbci	r19, 0xFF	; 255
   3fc48:	d9 01       	movw	r26, r18
   3fc4a:	12 96       	adiw	r26, 0x02	; 2
   3fc4c:	9d 01       	movw	r18, r26
   3fc4e:	fd 01       	movw	r30, r26
   3fc50:	31 97       	sbiw	r30, 0x01	; 1
					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;

						data		=	(highByte << 8) | lowByte;
   3fc52:	60 81       	ld	r22, Z
   3fc54:	50 e0       	ldi	r21, 0x00	; 0
   3fc56:	56 2b       	or	r21, r22
						boot_page_fill(address, data);
   3fc58:	61 e0       	ldi	r22, 0x01	; 1
   3fc5a:	0a 01       	movw	r0, r20
   3fc5c:	f4 01       	movw	r30, r8
   3fc5e:	a0 92 5b 00 	sts	0x005B, r10
   3fc62:	60 93 57 00 	sts	0x0057, r22
   3fc66:	e8 95       	spm
   3fc68:	11 24       	eor	r1, r1

						address	=	address + 2;	// Select next word in memory
   3fc6a:	e2 e0       	ldi	r30, 0x02	; 2
   3fc6c:	8e 0e       	add	r8, r30
   3fc6e:	91 1c       	adc	r9, r1
   3fc70:	a1 1c       	adc	r10, r1
   3fc72:	b1 1c       	adc	r11, r1
						size	-=	2;				// Reduce number of bytes to write by two
   3fc74:	02 97       	sbiw	r24, 0x02	; 2
					} while(size);					// Loop until all bytes written
   3fc76:	11 f0       	breq	.+4      	; 0x3fc7c <processStk500boot+0x330>
					}

					/* Write FLASH */
					do {
						lowByte		=	*p++;
						highByte 	=	*p++;
   3fc78:	4c 91       	ld	r20, X
   3fc7a:	e6 cf       	rjmp	.-52     	; 0x3fc48 <processStk500boot+0x2fc>

						address	=	address + 2;	// Select next word in memory
						size	-=	2;				// Reduce number of bytes to write by two
					} while(size);					// Loop until all bytes written

					boot_page_write(tempaddress);
   3fc7c:	85 e0       	ldi	r24, 0x05	; 5
   3fc7e:	f6 01       	movw	r30, r12
   3fc80:	e0 92 5b 00 	sts	0x005B, r14
   3fc84:	80 93 57 00 	sts	0x0057, r24
   3fc88:	e8 95       	spm
					boot_spm_busy_wait();
   3fc8a:	07 b6       	in	r0, 0x37	; 55
   3fc8c:	00 fc       	sbrc	r0, 0
   3fc8e:	fd cf       	rjmp	.-6      	; 0x3fc8a <processStk500boot+0x33e>
					boot_rww_enable();				// Re-enable the RWW section
   3fc90:	81 e1       	ldi	r24, 0x11	; 17
   3fc92:	80 93 57 00 	sts	0x0057, r24
   3fc96:	e8 95       	spm
   3fc98:	25 c0       	rjmp	.+74     	; 0x3fce4 <processStk500boot+0x398>
   3fc9a:	fe 01       	movw	r30, r28
   3fc9c:	3b 96       	adiw	r30, 0x0b	; 11
				unsigned int	data;
				unsigned char	highByte, lowByte;
				address_t		tempaddress	=	address;


				if(msgBuffer[0] == CMD_PROGRAM_FLASH_ISP) {
   3fc9e:	9c 01       	movw	r18, r24
   3fca0:	b7 01       	movw	r22, r14
   3fca2:	a6 01       	movw	r20, r12
					//*	issue 543, this should work, It has not been tested.
					//	#if (!defined(__AVR_ATmega1280__) && !defined(__AVR_ATmega2560__)  && !defined(__AVR_ATmega2561__)  && !defined(__AVR_ATmega1284P__)  && !defined(__AVR_ATmega640__))
#if (defined(EEARL) && defined(EEARH)  && defined(EEMWE)  && defined(EEWE)  && defined(EEDR))
					/* write EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3fca4:	41 bd       	out	0x21, r20	; 33
						EEARH	=	(address >> 8);
   3fca6:	85 2e       	mov	r8, r21
   3fca8:	96 2e       	mov	r9, r22
   3fcaa:	a7 2e       	mov	r10, r23
   3fcac:	bb 24       	eor	r11, r11
   3fcae:	82 bc       	out	0x22, r8	; 34
						address++;						// Select next EEPROM byte
   3fcb0:	4f 5f       	subi	r20, 0xFF	; 255
   3fcb2:	5f 4f       	sbci	r21, 0xFF	; 255
   3fcb4:	6f 4f       	sbci	r22, 0xFF	; 255
   3fcb6:	7f 4f       	sbci	r23, 0xFF	; 255

						EEDR	=	*p++;				// get byte from buffer
   3fcb8:	a1 91       	ld	r26, Z+
   3fcba:	a0 bd       	out	0x20, r26	; 32
						EECR	|=	(1 << EEMWE);			// Write data into EEPROM
   3fcbc:	fa 9a       	sbi	0x1f, 2	; 31
						EECR	|=	(1 << EEWE);
   3fcbe:	f9 9a       	sbi	0x1f, 1	; 31

						while(EECR & (1 << EEWE))
   3fcc0:	f9 99       	sbic	0x1f, 1	; 31
   3fcc2:	fe cf       	rjmp	.-4      	; 0x3fcc0 <processStk500boot+0x374>
							;	// Wait for write operation to finish

						size--;						// Decrease number of bytes to write
   3fcc4:	21 50       	subi	r18, 0x01	; 1
   3fcc6:	31 09       	sbc	r19, r1
					} while(size);					// Loop until all bytes written
   3fcc8:	69 f7       	brne	.-38     	; 0x3fca4 <processStk500boot+0x358>
   3fcca:	01 97       	sbiw	r24, 0x01	; 1
   3fccc:	4c 01       	movw	r8, r24
   3fcce:	a1 2c       	mov	r10, r1
   3fcd0:	b1 2c       	mov	r11, r1
   3fcd2:	ff ef       	ldi	r31, 0xFF	; 255
   3fcd4:	8f 1a       	sub	r8, r31
   3fcd6:	9f 0a       	sbc	r9, r31
   3fcd8:	af 0a       	sbc	r10, r31
   3fcda:	bf 0a       	sbc	r11, r31
   3fcdc:	8c 0c       	add	r8, r12
   3fcde:	9d 1c       	adc	r9, r13
   3fce0:	ae 1c       	adc	r10, r14
   3fce2:	bf 1c       	adc	r11, r15

#endif
				}

				msgLength	=	2;
				msgBuffer[1]	=	STATUS_CMD_OK;
   3fce4:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;
   3fce6:	75 01       	movw	r14, r10
   3fce8:	64 01       	movw	r12, r8
   3fcea:	4e c0       	rjmp	.+156    	; 0x3fd88 <processStk500boot+0x43c>

			case CMD_READ_FLASH_ISP:
			case CMD_READ_EEPROM_ISP: {
				unsigned int	size	=	((msgBuffer[1]) << 8) | msgBuffer[2];
   3fcec:	2a 81       	ldd	r18, Y+2	; 0x02
   3fcee:	30 e0       	ldi	r19, 0x00	; 0
   3fcf0:	32 2f       	mov	r19, r18
   3fcf2:	22 27       	eor	r18, r18
   3fcf4:	8b 81       	ldd	r24, Y+3	; 0x03
   3fcf6:	28 2b       	or	r18, r24
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;
   3fcf8:	89 01       	movw	r16, r18
   3fcfa:	0d 5f       	subi	r16, 0xFD	; 253
   3fcfc:	1f 4f       	sbci	r17, 0xFF	; 255

				*p++	=	STATUS_CMD_OK;
   3fcfe:	1a 82       	std	Y+2, r1	; 0x02

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3fd00:	44 31       	cpi	r20, 0x14	; 20
   3fd02:	a1 f4       	brne	.+40     	; 0x3fd2c <processStk500boot+0x3e0>
   3fd04:	de 01       	movw	r26, r28
   3fd06:	13 96       	adiw	r26, 0x03	; 3

					// Read FLASH
					do {
						//#if defined(RAMPZ)
#if (FLASHEND > 0x10000)
						data	=	pgm_read_word_far(address);
   3fd08:	eb be       	out	0x3b, r14	; 59
   3fd0a:	f6 01       	movw	r30, r12
   3fd0c:	87 91       	elpm	r24, Z+
   3fd0e:	96 91       	elpm	r25, Z
#else
						data	=	pgm_read_word_near(address);
#endif
						*p++	=	(unsigned char)data;		//LSB
   3fd10:	8c 93       	st	X, r24
   3fd12:	12 96       	adiw	r26, 0x02	; 2
   3fd14:	fd 01       	movw	r30, r26
   3fd16:	31 97       	sbiw	r30, 0x01	; 1
						*p++	=	(unsigned char)(data >> 8);	//MSB
   3fd18:	90 83       	st	Z, r25
						address	+=	2;							// Select next word in memory
   3fd1a:	42 e0       	ldi	r20, 0x02	; 2
   3fd1c:	c4 0e       	add	r12, r20
   3fd1e:	d1 1c       	adc	r13, r1
   3fd20:	e1 1c       	adc	r14, r1
   3fd22:	f1 1c       	adc	r15, r1
						size	-=	2;
   3fd24:	22 50       	subi	r18, 0x02	; 2
   3fd26:	31 09       	sbc	r19, r1
					} while(size);
   3fd28:	79 f7       	brne	.-34     	; 0x3fd08 <processStk500boot+0x3bc>
   3fd2a:	29 c0       	rjmp	.+82     	; 0x3fd7e <processStk500boot+0x432>
   3fd2c:	ce 01       	movw	r24, r28
   3fd2e:	03 96       	adiw	r24, 0x03	; 3
   3fd30:	5c 01       	movw	r10, r24
				unsigned char*	p		=	msgBuffer + 1;
				msgLength				=	size + 3;

				*p++	=	STATUS_CMD_OK;

				if(msgBuffer[0] == CMD_READ_FLASH_ISP) {
   3fd32:	49 01       	movw	r8, r18
   3fd34:	d7 01       	movw	r26, r14
   3fd36:	c6 01       	movw	r24, r12
						size	-=	2;
					} while(size);
				} else {
					/* Read EEPROM */
					do {
						EEARL	=	address;			// Setup EEPROM address
   3fd38:	81 bd       	out	0x21, r24	; 33
						EEARH	=	((address >> 8));
   3fd3a:	49 2f       	mov	r20, r25
   3fd3c:	5a 2f       	mov	r21, r26
   3fd3e:	6b 2f       	mov	r22, r27
   3fd40:	77 27       	eor	r23, r23
   3fd42:	42 bd       	out	0x22, r20	; 34
						address++;					// Select next EEPROM byte
   3fd44:	01 96       	adiw	r24, 0x01	; 1
   3fd46:	a1 1d       	adc	r26, r1
   3fd48:	b1 1d       	adc	r27, r1
						EECR	|=	(1 << EERE);			// Read EEPROM
   3fd4a:	f8 9a       	sbi	0x1f, 0	; 31
						*p++	=	EEDR;				// Send EEPROM data
   3fd4c:	40 b5       	in	r20, 0x20	; 32
   3fd4e:	f5 01       	movw	r30, r10
   3fd50:	41 93       	st	Z+, r20
   3fd52:	5f 01       	movw	r10, r30
						size--;
   3fd54:	f1 e0       	ldi	r31, 0x01	; 1
   3fd56:	8f 1a       	sub	r8, r31
   3fd58:	91 08       	sbc	r9, r1
					} while(size);
   3fd5a:	71 f7       	brne	.-36     	; 0x3fd38 <processStk500boot+0x3ec>
   3fd5c:	c9 01       	movw	r24, r18
   3fd5e:	01 97       	sbiw	r24, 0x01	; 1
   3fd60:	a0 e0       	ldi	r26, 0x00	; 0
   3fd62:	b0 e0       	ldi	r27, 0x00	; 0
   3fd64:	01 96       	adiw	r24, 0x01	; 1
   3fd66:	a1 1d       	adc	r26, r1
   3fd68:	b1 1d       	adc	r27, r1
   3fd6a:	c8 0e       	add	r12, r24
   3fd6c:	d9 1e       	adc	r13, r25
   3fd6e:	ea 1e       	adc	r14, r26
   3fd70:	fb 1e       	adc	r15, r27
   3fd72:	a3 e0       	ldi	r26, 0x03	; 3
   3fd74:	b0 e0       	ldi	r27, 0x00	; 0
   3fd76:	ac 0f       	add	r26, r28
   3fd78:	bd 1f       	adc	r27, r29
   3fd7a:	a2 0f       	add	r26, r18
   3fd7c:	b3 1f       	adc	r27, r19
				}

				*p++	=	STATUS_CMD_OK;
   3fd7e:	1c 92       	st	X, r1
			}
			break;
   3fd80:	20 e0       	ldi	r18, 0x00	; 0
   3fd82:	05 c0       	rjmp	.+10     	; 0x3fd8e <processStk500boot+0x442>

			default:
				msgLength		=	2;
				msgBuffer[1]	=	STATUS_CMD_FAILED;
   3fd84:	80 ec       	ldi	r24, 0xC0	; 192
   3fd86:	8a 83       	std	Y+2, r24	; 0x02
				break;
   3fd88:	20 e0       	ldi	r18, 0x00	; 0
				*p++	=	STATUS_CMD_OK;
			}
			break;

			default:
				msgLength		=	2;
   3fd8a:	02 e0       	ldi	r16, 0x02	; 2
   3fd8c:	10 e0       	ldi	r17, 0x00	; 0
		}

		/*
		 * Now send answer message back
		 */
		putch(MESSAGE_START);
   3fd8e:	8b e1       	ldi	r24, 0x1B	; 27
   3fd90:	c0 5e       	subi	r28, 0xE0	; 224
   3fd92:	de 4f       	sbci	r29, 0xFE	; 254
   3fd94:	28 83       	st	Y, r18
   3fd96:	c0 52       	subi	r28, 0x20	; 32
   3fd98:	d1 40       	sbci	r29, 0x01	; 1
   3fd9a:	77 dd       	rcall	.-1298   	; 0x3f88a <putch>
		checksum	=	MESSAGE_START ^ 0;

		putch(seqNum);
   3fd9c:	c2 5e       	subi	r28, 0xE2	; 226
   3fd9e:	de 4f       	sbci	r29, 0xFE	; 254
   3fda0:	88 81       	ld	r24, Y
   3fda2:	ce 51       	subi	r28, 0x1E	; 30
   3fda4:	d1 40       	sbci	r29, 0x01	; 1
   3fda6:	71 dd       	rcall	.-1310   	; 0x3f88a <putch>
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
   3fda8:	a1 2e       	mov	r10, r17
   3fdaa:	bb 24       	eor	r11, r11
		putch(c);
   3fdac:	8a 2d       	mov	r24, r10
   3fdae:	6d dd       	rcall	.-1318   	; 0x3f88a <putch>
		checksum	^=	c;

		c			=	msgLength & 0x00FF;
		putch(c);
   3fdb0:	80 2f       	mov	r24, r16
   3fdb2:	6b dd       	rcall	.-1322   	; 0x3f88a <putch>
		checksum ^= c;

		putch(TOKEN);
   3fdb4:	8e e0       	ldi	r24, 0x0E	; 14
   3fdb6:	69 dd       	rcall	.-1326   	; 0x3f88a <putch>
		putch(seqNum);
		checksum	^=	seqNum;

		c			=	((msgLength >> 8) & 0xFF);
		putch(c);
		checksum	^=	c;
   3fdb8:	25 e1       	ldi	r18, 0x15	; 21
   3fdba:	82 2e       	mov	r8, r18
   3fdbc:	c2 5e       	subi	r28, 0xE2	; 226
   3fdbe:	de 4f       	sbci	r29, 0xFE	; 254
   3fdc0:	48 81       	ld	r20, Y
   3fdc2:	ce 51       	subi	r28, 0x1E	; 30
   3fdc4:	d1 40       	sbci	r29, 0x01	; 1
   3fdc6:	84 26       	eor	r8, r20

		c			=	msgLength & 0x00FF;
		putch(c);
		checksum ^= c;
   3fdc8:	80 26       	eor	r8, r16

		putch(TOKEN);
		checksum ^= TOKEN;
   3fdca:	8a 24       	eor	r8, r10
   3fdcc:	ce 01       	movw	r24, r28
   3fdce:	01 96       	adiw	r24, 0x01	; 1
   3fdd0:	5c 01       	movw	r10, r24
   3fdd2:	08 0f       	add	r16, r24
   3fdd4:	19 1f       	adc	r17, r25
		p	=	msgBuffer;

		while(msgLength) {
			c	=	*p++;
			putch(c);
			checksum ^= c;
   3fdd6:	c0 5e       	subi	r28, 0xE0	; 224
   3fdd8:	de 4f       	sbci	r29, 0xFE	; 254
   3fdda:	28 81       	ld	r18, Y
   3fddc:	c0 52       	subi	r28, 0x20	; 32
   3fdde:	d1 40       	sbci	r29, 0x01	; 1
		putch(TOKEN);
		checksum ^= TOKEN;

		p	=	msgBuffer;

		while(msgLength) {
   3fde0:	a0 16       	cp	r10, r16
   3fde2:	b1 06       	cpc	r11, r17
   3fde4:	b1 f0       	breq	.+44     	; 0x3fe12 <processStk500boot+0x4c6>
			c	=	*p++;
   3fde6:	f5 01       	movw	r30, r10
   3fde8:	31 91       	ld	r19, Z+
   3fdea:	5f 01       	movw	r10, r30
			putch(c);
   3fdec:	83 2f       	mov	r24, r19
   3fdee:	c0 5e       	subi	r28, 0xE0	; 224
   3fdf0:	de 4f       	sbci	r29, 0xFE	; 254
   3fdf2:	28 83       	st	Y, r18
   3fdf4:	c0 52       	subi	r28, 0x20	; 32
   3fdf6:	d1 40       	sbci	r29, 0x01	; 1
   3fdf8:	c1 5e       	subi	r28, 0xE1	; 225
   3fdfa:	de 4f       	sbci	r29, 0xFE	; 254
   3fdfc:	38 83       	st	Y, r19
   3fdfe:	cf 51       	subi	r28, 0x1F	; 31
   3fe00:	d1 40       	sbci	r29, 0x01	; 1
   3fe02:	43 dd       	rcall	.-1402   	; 0x3f88a <putch>
			checksum ^= c;
   3fe04:	c1 5e       	subi	r28, 0xE1	; 225
   3fe06:	de 4f       	sbci	r29, 0xFE	; 254
   3fe08:	38 81       	ld	r19, Y
   3fe0a:	cf 51       	subi	r28, 0x1F	; 31
   3fe0c:	d1 40       	sbci	r29, 0x01	; 1
   3fe0e:	83 26       	eor	r8, r19
   3fe10:	e2 cf       	rjmp	.-60     	; 0x3fdd6 <processStk500boot+0x48a>
			msgLength--;
		}

		putch(checksum);
   3fe12:	88 2d       	mov	r24, r8
   3fe14:	c0 5e       	subi	r28, 0xE0	; 224
   3fe16:	de 4f       	sbci	r29, 0xFE	; 254
   3fe18:	28 83       	st	Y, r18
   3fe1a:	c0 52       	subi	r28, 0x20	; 32
   3fe1c:	d1 40       	sbci	r29, 0x01	; 1
   3fe1e:	35 dd       	rcall	.-1430   	; 0x3f88a <putch>
		seqNum++;
   3fe20:	c2 5e       	subi	r28, 0xE2	; 226
   3fe22:	de 4f       	sbci	r29, 0xFE	; 254
   3fe24:	48 81       	ld	r20, Y
   3fe26:	ce 51       	subi	r28, 0x1E	; 30
   3fe28:	d1 40       	sbci	r29, 0x01	; 1
   3fe2a:	4f 5f       	subi	r20, 0xFF	; 255
   3fe2c:	c2 5e       	subi	r28, 0xE2	; 226
   3fe2e:	de 4f       	sbci	r29, 0xFE	; 254
   3fe30:	48 83       	st	Y, r20
   3fe32:	ce 51       	subi	r28, 0x1E	; 30
   3fe34:	d1 40       	sbci	r29, 0x01	; 1
	unsigned int	msgLength		=	0;
	unsigned char	msgBuffer[285];
	unsigned char	c, *p;
	unsigned char   isLeave = 0;

	while(!isLeave) {
   3fe36:	c0 5e       	subi	r28, 0xE0	; 224
   3fe38:	de 4f       	sbci	r29, 0xFE	; 254
   3fe3a:	28 81       	ld	r18, Y
   3fe3c:	c0 52       	subi	r28, 0x20	; 32
   3fe3e:	d1 40       	sbci	r29, 0x01	; 1
   3fe40:	22 23       	and	r18, r18
   3fe42:	09 f4       	brne	.+2      	; 0x3fe46 <processStk500boot+0x4fa>
   3fe44:	a9 cd       	rjmp	.-1198   	; 0x3f998 <processStk500boot+0x4c>
		putch(checksum);
		seqNum++;

	}

	asm volatile("nop");			// wait until port has changed
   3fe46:	00 00       	nop
	 * Now leave bootloader
	 */
	//TODO: find out what this does
	//UART_STATUS_REG	&=	0xfd;
#if defined(RWWSRE)
	boot_rww_enable();				// enable application section
   3fe48:	81 e1       	ldi	r24, 0x11	; 17
   3fe4a:	80 93 57 00 	sts	0x0057, r24
   3fe4e:	e8 95       	spm
#endif
	eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
   3fe50:	6e ee       	ldi	r22, 0xEE	; 238
   3fe52:	82 e0       	ldi	r24, 0x02	; 2
   3fe54:	90 e0       	ldi	r25, 0x00	; 0
   3fe56:	2d d0       	rcall	.+90     	; 0x3feb2 <__eewr_byte_m2560>
	return(0);
}
   3fe58:	80 e0       	ldi	r24, 0x00	; 0
   3fe5a:	c0 5e       	subi	r28, 0xE0	; 224
   3fe5c:	de 4f       	sbci	r29, 0xFE	; 254
   3fe5e:	de bf       	out	0x3e, r29	; 62
   3fe60:	cd bf       	out	0x3d, r28	; 61
   3fe62:	df 91       	pop	r29
   3fe64:	cf 91       	pop	r28
   3fe66:	1f 91       	pop	r17
   3fe68:	0f 91       	pop	r16
   3fe6a:	ff 90       	pop	r15
   3fe6c:	ef 90       	pop	r14
   3fe6e:	df 90       	pop	r13
   3fe70:	cf 90       	pop	r12
   3fe72:	bf 90       	pop	r11
   3fe74:	af 90       	pop	r10
   3fe76:	9f 90       	pop	r9
   3fe78:	8f 90       	pop	r8
   3fe7a:	7f 90       	pop	r7
   3fe7c:	6f 90       	pop	r6
   3fe7e:	5f 90       	pop	r5
   3fe80:	4f 90       	pop	r4
   3fe82:	3f 90       	pop	r3
   3fe84:	2f 90       	pop	r2
   3fe86:	08 95       	ret
   3fe88:	18 01       	movw	r2, r16
				case ST_GET_DATA:
					msgBuffer[ii++]	=	c;
					checksum		^=	c;

					if(ii == msgLength) {
						msgParseState	=	ST_GET_CHECK;
   3fe8a:	46 e0       	ldi	r20, 0x06	; 6
   3fe8c:	88 cd       	rjmp	.-1264   	; 0x3f99e <processStk500boot+0x52>

0003fe8e <memcpy_PF>:
   3fe8e:	6b bf       	out	0x3b, r22	; 59
   3fe90:	fa 01       	movw	r30, r20
   3fe92:	dc 01       	movw	r26, r24
   3fe94:	02 c0       	rjmp	.+4      	; 0x3fe9a <memcpy_PF+0xc>
   3fe96:	07 90       	elpm	r0, Z+
   3fe98:	0d 92       	st	X+, r0
   3fe9a:	21 50       	subi	r18, 0x01	; 1
   3fe9c:	30 40       	sbci	r19, 0x00	; 0
   3fe9e:	d8 f7       	brcc	.-10     	; 0x3fe96 <memcpy_PF+0x8>
   3fea0:	08 95       	ret

0003fea2 <__eerd_byte_m2560>:
   3fea2:	f9 99       	sbic	0x1f, 1	; 31
   3fea4:	fe cf       	rjmp	.-4      	; 0x3fea2 <__eerd_byte_m2560>
   3fea6:	92 bd       	out	0x22, r25	; 34
   3fea8:	81 bd       	out	0x21, r24	; 33
   3feaa:	f8 9a       	sbi	0x1f, 0	; 31
   3feac:	99 27       	eor	r25, r25
   3feae:	80 b5       	in	r24, 0x20	; 32
   3feb0:	08 95       	ret

0003feb2 <__eewr_byte_m2560>:
   3feb2:	26 2f       	mov	r18, r22

0003feb4 <__eewr_r18_m2560>:
   3feb4:	f9 99       	sbic	0x1f, 1	; 31
   3feb6:	fe cf       	rjmp	.-4      	; 0x3feb4 <__eewr_r18_m2560>
   3feb8:	1f ba       	out	0x1f, r1	; 31
   3feba:	92 bd       	out	0x22, r25	; 34
   3febc:	81 bd       	out	0x21, r24	; 33
   3febe:	20 bd       	out	0x20, r18	; 32
   3fec0:	0f b6       	in	r0, 0x3f	; 63
   3fec2:	f8 94       	cli
   3fec4:	fa 9a       	sbi	0x1f, 2	; 31
   3fec6:	f9 9a       	sbi	0x1f, 1	; 31
   3fec8:	0f be       	out	0x3f, r0	; 63
   3feca:	01 96       	adiw	r24, 0x01	; 1
   3fecc:	08 95       	ret

0003fece <_exit>:
   3fece:	f8 94       	cli

0003fed0 <__stop_program>:
   3fed0:	ff cf       	rjmp	.-2      	; 0x3fed0 <__stop_program>
